{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738632597371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738632597378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  3 19:29:57 2025 " "Processing started: Mon Feb  3 19:29:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738632597378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632597378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab1 -c minilab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab1 -c minilab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632597378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738632599888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738632599888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632604521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632604521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ minilab1.sv(52) " "Verilog HDL Declaration information at minilab1.sv(52): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738632604624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/minilab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minilab1 " "Found entity 1: minilab1" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632604636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632604636 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(53) " "Verilog HDL Event Control warning at minilab_test.sv(53): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 53 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632604728 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(75) " "Verilog HDL Event Control warning at minilab_test.sv(75): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 75 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632604729 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(112) " "Verilog HDL Event Control warning at minilab_test.sv(112): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 112 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632604731 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "minilab_test.sv(115) " "Verilog HDL Event Control warning at minilab_test.sv(115): event expression contains \"\|\" or \"\|\|\"" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 115 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1738632604731 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(147) " "Verilog HDL Event Control warning at minilab_test.sv(147): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 147 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632604731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/minilab_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minilab_test " "Found entity 1: minilab_test" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632604745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632604745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632604870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632604870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../mac.sv" "" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632604984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632604984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/lpm_mult_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_mult_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT_ip " "Found entity 1: LPM_MULT_ip" {  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632605111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632605111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/lpm_add_sub_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_add_sub_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_ADD_SUB_ip " "Found entity 1: LPM_ADD_SUB_ip" {  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632605227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632605227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632605359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632605359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minilab1 " "Elaborating entity \"minilab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738632606209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_reg minilab1.sv(78) " "Verilog HDL or VHDL warning at minilab1.sv(78): object \"cout_reg\" assigned a value but never read" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738632606210 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 minilab1.sv(177) " "Verilog HDL assignment warning at minilab1.sv(177): truncated value with size 32 to match size of target (3)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632606211 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 minilab1.sv(195) " "Verilog HDL assignment warning at minilab1.sv(195): truncated value with size 32 to match size of target (3)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632606211 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1.sv(260) " "Verilog HDL assignment warning at minilab1.sv(260): truncated value with size 32 to match size of target (8)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632606212 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1.sv(304) " "Verilog HDL assignment warning at minilab1.sv(304): truncated value with size 32 to match size of target (8)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632606212 "|minilab1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "minilab1.sv(217) " "Verilog HDL Case Statement information at minilab1.sv(217): all case item expressions in this case statement are onehot" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1738632606213 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 minilab1.sv(9) " "Output port \"HEX0\" at minilab1.sv(9) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606215 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 minilab1.sv(10) " "Output port \"HEX1\" at minilab1.sv(10) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606216 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 minilab1.sv(11) " "Output port \"HEX2\" at minilab1.sv(11) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606216 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 minilab1.sv(12) " "Output port \"HEX3\" at minilab1.sv(12) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606216 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 minilab1.sv(13) " "Output port \"HEX4\" at minilab1.sv(13) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606216 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 minilab1.sv(14) " "Output port \"HEX5\" at minilab1.sv(14) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606216 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR minilab1.sv(17) " "Output port \"LEDR\" at minilab1.sv(17) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632606216 "|minilab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:mac " "Elaborating entity \"mac\" for hierarchy \"mac:mac\"" {  } { { "../minilab1.sv" "mac" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632606708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT_ip mac:mac\|LPM_MULT_ip:mult " "Elaborating entity \"LPM_MULT_ip\" for hierarchy \"mac:mac\|LPM_MULT_ip:mult\"" {  } { { "../mac.sv" "mult" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632606777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\"" {  } { { "../LPM_MULT_ip.v" "lpm_mult_component" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632606867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\"" {  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632606885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632606886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632606886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632606886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632606886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632606886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632606886 ""}  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738632606886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d5n " "Found entity 1: mult_d5n" {  } { { "db/mult_d5n.v" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/mult_d5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632607064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632607064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d5n mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\|mult_d5n:auto_generated " "Elaborating entity \"mult_d5n\" for hierarchy \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\|mult_d5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB_ip mac:mac\|LPM_ADD_SUB_ip:accum " "Elaborating entity \"LPM_ADD_SUB_ip\" for hierarchy \"mac:mac\|LPM_ADD_SUB_ip:accum\"" {  } { { "../mac.sv" "accum" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../LPM_ADD_SUB_ip.v" "LPM_ADD_SUB_component" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607239 ""}  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738632607239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uih " "Found entity 1: add_sub_uih" {  } { { "db/add_sub_uih.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/add_sub_uih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632607399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632607399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uih mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated " "Elaborating entity \"add_sub_uih\" for hierarchy \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wrapper mem_wrapper:memory " "Elaborating entity \"mem_wrapper\" for hierarchy \"mem_wrapper:memory\"" {  } { { "../minilab1.sv" "memory" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(44) " "Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5)" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632607495 "|minilab1|mem_wrapper:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(52) " "Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632607495 "|minilab1|mem_wrapper:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom mem_wrapper:memory\|rom:memory " "Elaborating entity \"rom\" for hierarchy \"mem_wrapper:memory\|rom:memory\"" {  } { { "../memory.v" "memory" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "../rom.v" "altsyncram_component" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file input_mem.mif " "Parameter \"init_file\" = \"input_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632607633 ""}  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738632607633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdg1 " "Found entity 1: altsyncram_tdg1" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632607796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632607796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdg1 mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated " "Elaborating entity \"altsyncram_tdg1\" for hierarchy \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632607803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:A_fifo_gen\[0\].A_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\"" {  } { { "../minilab1.sv" "A_fifo_gen\[0\].A_fifo" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632608983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\"" {  } { { "../fifo.v" "dcfifo_component" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632609174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\"" {  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632609188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738632609188 ""}  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738632609188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e0q1 " "Found entity 1: dcfifo_e0q1" {  } { { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632609341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632609341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e0q1 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated " "Elaborating entity \"dcfifo_e0q1\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632609348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_au6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_au6 " "Found entity 1: a_graycounter_au6" {  } { { "db/a_graycounter_au6.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_au6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632609554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632609554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_au6 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_au6:rdptr_g1p " "Elaborating entity \"a_graycounter_au6\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_au6:rdptr_g1p\"" {  } { { "db/dcfifo_e0q1.tdf" "rdptr_g1p" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632609560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6cc " "Found entity 1: a_graycounter_6cc" {  } { { "db/a_graycounter_6cc.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_6cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632609772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632609772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6cc fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_6cc:wrptr_g1p " "Elaborating entity \"a_graycounter_6cc\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_6cc:wrptr_g1p\"" {  } { { "db/dcfifo_e0q1.tdf" "wrptr_g1p" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632609779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2d1 " "Found entity 1: altsyncram_u2d1" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632609988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632609988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2d1 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram " "Elaborating entity \"altsyncram_u2d1\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\"" {  } { { "db/dcfifo_e0q1.tdf" "fifo_ram" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632609995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_088.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_088.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_088 " "Found entity 1: alt_synch_pipe_088" {  } { { "db/alt_synch_pipe_088.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632610203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632610203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_088 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp " "Elaborating entity \"alt_synch_pipe_088\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp\"" {  } { { "db/dcfifo_e0q1.tdf" "rs_dgwp" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632610209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dffpipe_bd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632610409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632610409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp\|dffpipe_bd9:dffpipe6 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp\|dffpipe_bd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_088.tdf" "dffpipe6" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632610416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hc8 " "Found entity 1: alt_synch_pipe_hc8" {  } { { "db/alt_synch_pipe_hc8.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_hc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632610621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632610621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hc8 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_hc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hc8\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_hc8:ws_dgrp\"" {  } { { "db/dcfifo_e0q1.tdf" "ws_dgrp" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632610629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_qu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632610852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632610852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_e0q1.tdf" "rdempty_eq_comp1_lsb" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632610859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632611080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632611080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_e0q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632611087 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[7\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[6\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[5\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[4\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[3\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[2\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[1\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613068 "|minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1738632613068 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1738632613068 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 42 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 74 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 106 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 138 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 170 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 202 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 234 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:B_fifo_gen.B_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 266 2 0 } } { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[0\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[1\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[2\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[3\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[4\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[5\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[6\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[7\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[8\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[9\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[10\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[11\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[12\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[13\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[14\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[15\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[16\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[17\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[18\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[19\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[20\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[21\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[22\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[23\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[24\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[25\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[26\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[27\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[28\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[29\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[30\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[31\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[32\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[33\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[34\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[35\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 770 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[36\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[37\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[38\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[39\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[40\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[41\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[42\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[43\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[44\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[45\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[46\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[47\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[48\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[49\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[50\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[51\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[52\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[53\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[54\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[55\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[56\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[57\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[58\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[59\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[60\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[61\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[62\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[63\] " "Synthesized away node \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } } { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } } { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632613088 "|minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1738632613088 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1738632613088 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738632613642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738632613668 "|minilab1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738632613668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "359 " "359 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738632613730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece554/ECE554_Minilab1/quartus_project/output_files/minilab1.map.smsg " "Generated suppressed messages file I:/ece554/ECE554_Minilab1/quartus_project/output_files/minilab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632614033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738632614896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738632614896 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738632615516 "|minilab1|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738632615516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738632615519 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738632615519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738632615519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738632615791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  3 19:30:15 2025 " "Processing ended: Mon Feb  3 19:30:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738632615791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738632615791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738632615791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632615791 ""}
