#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sat Dec 13 15:31:33 2025
# Process ID         : 7644
# Current directory  : C:/Users/benma/Documents/FPGA/1st Project - Blinking LED
# Command line       : vivado.exe -mode batch -source scripts/create_project.tcl
# Log file           : C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/vivado.log
# Journal file       : C:/Users/benma/Documents/FPGA/1st Project - Blinking LED\vivado.jou
# Running On         : LEE
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 33963 MB
# Swap memory        : 16642 MB
# Total Virtual      : 50606 MB
# Available Virtual  : 26920 MB
#-----------------------------------------------------------
source scripts/create_project.tcl
# create_project BlinkingLED ./BlinkingLED -part xc7a35tcpg236-1 -force
# add_files ./src/Blinking_LED.sv
# add_files ./src/tb_Blinking_LED.sv
# set_property top tb_Blinking_LED [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Sat Dec 13 15:31:40 2025

INFO: [Vivado 12-12493] Simulation top is 'tb_Blinking_LED'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/BlinkingLED/BlinkingLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Blinking_LED' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/BlinkingLED/BlinkingLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_Blinking_LED_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/src/Blinking_LED.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blinking_LED
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/src/tb_Blinking_LED.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Blinking_LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/BlinkingLED/BlinkingLED.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/BlinkingLED/BlinkingLED.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Blinking_LED_behav xil_defaultlib.tb_Blinking_LED xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Blinking_LED_behav xil_defaultlib.tb_Blinking_LED xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Blinking_LED
Compiling module xil_defaultlib.tb_Blinking_LED
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Blinking_LED_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/benma/Documents/FPGA/1st Project - Blinking LED/BlinkingLED/BlinkingLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Blinking_LED_behav -key {Behavioral:sim_1:Functional:tb_Blinking_LED} -tclbatch {tb_Blinking_LED.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Blinking_LED.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Blinking_LED_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 536.562 ; gain = 6.629
INFO: [Common 17-206] Exiting Vivado at Sat Dec 13 15:31:46 2025...
