<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="30" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>ANALOG</data>
            <data>CCS</data>
            <data>DDRPHY_CPD</data>
            <data>DDRPHY_IOCLK_DIV</data>
            <data>DDR_PHY</data>
            <data>GCLK_INBUF_SYN</data>
            <data>GPLL</data>
            <data>HCKB</data>
            <data>HSSTHP</data>
            <data>IO</data>
            <data>IOCKB</data>
            <data>KEYRAM</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>MRCKB</data>
            <data>PCIEGEN3</data>
            <data>PPLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>ipsxe_floating_point_div_inv_v1_0</data>
            <data>116</data>
            <data>0</data>
            <data>0</data>
            <data>8</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>69</data>
            <data>0</data>
            <data>0</data>
            <data>81</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>u_reci</data>
                <data>80</data>
                <data>0</data>
                <data>0</data>
                <data>8</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>73</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>u_rom</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>33</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 33 input ports with no input delay specified.</data>
                        <row>
                            <data>i_op_in[0]</data>
                        </row>
                        <row>
                            <data>i_op_in[1]</data>
                        </row>
                        <row>
                            <data>i_op_in[2]</data>
                        </row>
                        <row>
                            <data>i_op_in[3]</data>
                        </row>
                        <row>
                            <data>i_op_in[4]</data>
                        </row>
                        <row>
                            <data>i_op_in[5]</data>
                        </row>
                        <row>
                            <data>i_op_in[6]</data>
                        </row>
                        <row>
                            <data>i_op_in[7]</data>
                        </row>
                        <row>
                            <data>i_op_in[8]</data>
                        </row>
                        <row>
                            <data>i_op_in[9]</data>
                        </row>
                        <row>
                            <data>i_op_in[10]</data>
                        </row>
                        <row>
                            <data>i_op_in[11]</data>
                        </row>
                        <row>
                            <data>i_op_in[12]</data>
                        </row>
                        <row>
                            <data>i_op_in[13]</data>
                        </row>
                        <row>
                            <data>i_op_in[14]</data>
                        </row>
                        <row>
                            <data>i_op_in[15]</data>
                        </row>
                        <row>
                            <data>i_op_in[16]</data>
                        </row>
                        <row>
                            <data>i_op_in[17]</data>
                        </row>
                        <row>
                            <data>i_op_in[18]</data>
                        </row>
                        <row>
                            <data>i_op_in[19]</data>
                        </row>
                        <row>
                            <data>i_op_in[20]</data>
                        </row>
                        <row>
                            <data>i_op_in[21]</data>
                        </row>
                        <row>
                            <data>i_op_in[22]</data>
                        </row>
                        <row>
                            <data>i_op_in[23]</data>
                        </row>
                        <row>
                            <data>i_op_in[24]</data>
                        </row>
                        <row>
                            <data>i_op_in[25]</data>
                        </row>
                        <row>
                            <data>i_op_in[26]</data>
                        </row>
                        <row>
                            <data>i_op_in[27]</data>
                        </row>
                        <row>
                            <data>i_op_in[28]</data>
                        </row>
                        <row>
                            <data>i_op_in[29]</data>
                        </row>
                        <row>
                            <data>i_op_in[30]</data>
                        </row>
                        <row>
                            <data>i_op_in[31]</data>
                        </row>
                        <row>
                            <data>i_tvalid</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>35</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 35 output ports with no output delay specified.</data>
                        <row>
                            <data>o_divide_by_zero</data>
                        </row>
                        <row>
                            <data>o_q_valid</data>
                        </row>
                        <row>
                            <data>o_resul[0]</data>
                        </row>
                        <row>
                            <data>o_resul[1]</data>
                        </row>
                        <row>
                            <data>o_resul[2]</data>
                        </row>
                        <row>
                            <data>o_resul[3]</data>
                        </row>
                        <row>
                            <data>o_resul[4]</data>
                        </row>
                        <row>
                            <data>o_resul[5]</data>
                        </row>
                        <row>
                            <data>o_resul[6]</data>
                        </row>
                        <row>
                            <data>o_resul[7]</data>
                        </row>
                        <row>
                            <data>o_resul[8]</data>
                        </row>
                        <row>
                            <data>o_resul[9]</data>
                        </row>
                        <row>
                            <data>o_resul[10]</data>
                        </row>
                        <row>
                            <data>o_resul[11]</data>
                        </row>
                        <row>
                            <data>o_resul[12]</data>
                        </row>
                        <row>
                            <data>o_resul[13]</data>
                        </row>
                        <row>
                            <data>o_resul[14]</data>
                        </row>
                        <row>
                            <data>o_resul[15]</data>
                        </row>
                        <row>
                            <data>o_resul[16]</data>
                        </row>
                        <row>
                            <data>o_resul[17]</data>
                        </row>
                        <row>
                            <data>o_resul[18]</data>
                        </row>
                        <row>
                            <data>o_resul[19]</data>
                        </row>
                        <row>
                            <data>o_resul[20]</data>
                        </row>
                        <row>
                            <data>o_resul[21]</data>
                        </row>
                        <row>
                            <data>o_resul[22]</data>
                        </row>
                        <row>
                            <data>o_resul[23]</data>
                        </row>
                        <row>
                            <data>o_resul[24]</data>
                        </row>
                        <row>
                            <data>o_resul[25]</data>
                        </row>
                        <row>
                            <data>o_resul[26]</data>
                        </row>
                        <row>
                            <data>o_resul[27]</data>
                        </row>
                        <row>
                            <data>o_resul[28]</data>
                        </row>
                        <row>
                            <data>o_resul[29]</data>
                        </row>
                        <row>
                            <data>o_resul[30]</data>
                        </row>
                        <row>
                            <data>o_resul[31]</data>
                        </row>
                        <row>
                            <data>o_underflow</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>i_clk</data>
            <data>Declared</data>
            <data>5.000</data>
            <data>200.000MHz</data>
            <data>0.000</data>
            <data>2.500</data>
            <data>2</data>
            <data>0</data>
            <data/>
            <data>{ i_clk }</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>i_clk (200.00MHZ) (drive 2 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v" line_number="10">i_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v" line_number="10">i_clk_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v" line_number="10">i_clk_ibuf/O (1.026, 1.026, 0.921, 0.921)</data>
                        <row>
                            <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v" line_number="10">nt_i_clk (net)</data>
                            <row>
                                <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v" line_number="72">u_reci/u0_GTP_APM_E2/CLK (4.140, 4.140, 4.035, 4.035)</data>
                            </row>
                            <row>
                                <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v" line_number="164">u_reci/u1_GTP_APM_E2/CLK (4.140, 4.140, 4.035, 4.035)</data>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>i_clk</data>
            <data>1.846</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>1.846</data>
            <data>2.500</data>
            <data>0.654</data>
            <data>i_clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v" line_number="72">u_reci/u0_GTP_APM_E2/CLK</data>
        </row>
        <row>
            <data>1.846</data>
            <data>2.500</data>
            <data>0.654</data>
            <data>i_clk</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v" line_number="72">u_reci/u0_GTP_APM_E2/CLK</data>
        </row>
        <row>
            <data>1.846</data>
            <data>2.500</data>
            <data>0.654</data>
            <data>i_clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v" line_number="164">u_reci/u1_GTP_APM_E2/CLK</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 116 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 116
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 8.00 of 840 (0.95%)

Total I/O ports = 69 of 500 (13.80%)
</data>
        </comment>
        <row>
            <data>GTP_APM_E2                   </data>
            <data>8</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT3                     </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT4                     </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_LUT5                     </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_LUT6                     </data>
            <data>6</data>
        </row>
        <row>
            <data>GTP_LUT6CARRY               </data>
            <data>81</data>
        </row>
        <row>
            <data>GTP_LUT6D                   </data>
            <data>20</data>
        </row>
        <row>
            <data>GTP_INBUF                 </data>
            <data>34</data>
        </row>
        <row>
            <data>GTP_OUTBUF                </data>
            <data>35</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/ipsxe_floating_point_core_only.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:24s</data>
            <data>0h:0m:25s</data>
            <data>0h:0m:26s</data>
            <data>446</data>
            <data>CENTOS 7 x86_64</data>
            <data>Intel(R) Xeon(R) Gold 6246 CPU @ 3.30GHz</data>
            <data>251</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="4">Removed bmsREDOR inst u_reci/N39 that is redundant to N7</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N52 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N53 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_1 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_2 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_3 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_4 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_5 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_6 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_7 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2T390H-6FFBG900</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ipsxe_floating_point_div_inv_v1_0</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Pipelining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>