INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sources_1/new/Practice2_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Practice2_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Practice2_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v:32]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v:36]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v:40]
