Library ieee;
Use ieee.std_logic_1164.all;
Entity inv is
Port (
	A : in std_logic;
	Z : out std_logic
);
end and2;
architecture dataflow of and2 is
begin
Z <= A and B;
end dataflow;
