# 1 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama-apollo.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama-apollo.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 8 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-sdm845.h" 1
# 9 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sdm845.h" 1
# 10 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sdm845.h" 1
# 11 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sdm845.h" 1
# 12 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,lpass-sdm845.h" 1
# 13 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 14 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sdm845.h" 1
# 15 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 16 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 17 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 18 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sdm845.h" 1
# 19 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 20 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qusb2.h" 1
# 21 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 22 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-aoss.h" 1
# 23 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-pdc.h" 1
# 24 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,apr.h" 1
# 25 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 26 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 28 "arch/arm64/boot/dts/qcom/sdm845.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
  i2c12 = &i2c12;
  i2c13 = &i2c13;
  i2c14 = &i2c14;
  i2c15 = &i2c15;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &spi4;
  spi5 = &spi5;
  spi6 = &spi6;
  spi7 = &spi7;
  spi8 = &spi8;
  spi9 = &spi9;
  spi10 = &spi10;
  spi11 = &spi11;
  spi12 = &spi12;
  spi13 = &spi13;
  spi14 = &spi14;
  spi15 = &spi15;
 };

 chosen { };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp-mem@85700000 {
   reg = <0 0x85700000 0 0x600000>;
   no-map;
  };

  xbl_mem: xbl-mem@85e00000 {
   reg = <0 0x85e00000 0 0x100000>;
   no-map;
  };

  aop_mem: aop-mem@85fc0000 {
   reg = <0 0x85fc0000 0 0x20000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db-mem@85fe0000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x85fe0000 0 0x20000>;
   no-map;
  };

  smem@86000000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86000000 0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };

  tz_mem: tz@86200000 {
   reg = <0 0x86200000 0 0x2d00000>;
   no-map;
  };

  rmtfs_mem: rmtfs@88f00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0 0x88f00000 0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  qseecom_mem: qseecom@8ab00000 {
   reg = <0 0x8ab00000 0 0x1400000>;
   no-map;
  };

  camera_mem: camera-mem@8bf00000 {
   reg = <0 0x8bf00000 0 0x500000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@8c400000 {
   reg = <0 0x8c400000 0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@8c410000 {
   reg = <0 0x8c410000 0 0x5000>;
   no-map;
  };

  gpu_mem: gpu@8c415000 {
   reg = <0 0x8c415000 0 0x2000>;
   no-map;
  };

  adsp_mem: adsp@8c500000 {
   reg = <0 0x8c500000 0 0x1a00000>;
   no-map;
  };

  wlan_msa_mem: wlan-msa@8df00000 {
   reg = <0 0x8df00000 0 0x100000>;
   no-map;
  };

  mpss_region: mpss@8e000000 {
   reg = <0 0x8e000000 0 0x7800000>;
   no-map;
  };

  venus_mem: venus@95800000 {
   reg = <0 0x95800000 0 0x500000>;
   no-map;
  };

  cdsp_mem: cdsp@95d00000 {
   reg = <0 0x95d00000 0 0x800000>;
   no-map;
  };

  mba_region: mba@96500000 {
   reg = <0 0x96500000 0 0x200000>;
   no-map;
  };

  slpi_mem: slpi@96700000 {
   reg = <0 0x96700000 0 0x1400000>;
   no-map;
  };

  spss_mem: spss@97b00000 {
   reg = <0 0x97b00000 0 0x100000>;
   no-map;
  };
 };

 cpus: cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <611>;
   dynamic-power-coefficient = <290>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
          compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <611>;
   dynamic-power-coefficient = <290>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_100>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x200>;
   enable-method = "psci";
   capacity-dmips-mhz = <611>;
   dynamic-power-coefficient = <290>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_200>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x300>;
   enable-method = "psci";
   capacity-dmips-mhz = <611>;
   dynamic-power-coefficient = <290>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   next-level-cache = <&L2_300>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x400>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <442>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_400>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x500>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <442>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_500>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x600>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <442>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_600>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x700>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <442>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 14 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   next-level-cache = <&L2_700>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  cpu_idle_states: idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <350>;
    exit-latency-us = <461>;
    min-residency-us = <1890>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <264>;
    exit-latency-us = <621>;
    min-residency-us = <952>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    idle-state-name = "cluster-power-collapse";
    arm,psci-suspend-param = <0x4100c244>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
    local-timer-stop;
   };
  };
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu0_opp1: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <800000 4800000>;
  };

  cpu0_opp2: opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-peak-kBps = <800000 4800000>;
  };

  cpu0_opp3: opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-peak-kBps = <800000 6451200>;
  };

  cpu0_opp4: opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <800000 6451200>;
  };

  cpu0_opp5: opp-652800000 {
   opp-hz = /bits/ 64 <652800000>;
   opp-peak-kBps = <800000 7680000>;
  };

  cpu0_opp6: opp-748800000 {
   opp-hz = /bits/ 64 <748800000>;
   opp-peak-kBps = <1804000 9216000>;
  };

  cpu0_opp7: opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <1804000 9216000>;
  };

  cpu0_opp8: opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <1804000 10444800>;
  };

  cpu0_opp9: opp-979200000 {
   opp-hz = /bits/ 64 <979200000>;
   opp-peak-kBps = <1804000 11980800>;
  };

  cpu0_opp10: opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <1804000 11980800>;
  };

  cpu0_opp11: opp-1132800000 {
   opp-hz = /bits/ 64 <1132800000>;
   opp-peak-kBps = <2188000 13516800>;
  };

  cpu0_opp12: opp-1228800000 {
   opp-hz = /bits/ 64 <1228800000>;
   opp-peak-kBps = <2188000 15052800>;
  };

  cpu0_opp13: opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <2188000 16588800>;
  };

  cpu0_opp14: opp-1420800000 {
   opp-hz = /bits/ 64 <1420800000>;
   opp-peak-kBps = <3072000 18124800>;
  };

  cpu0_opp15: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <3072000 19353600>;
  };

  cpu0_opp16: opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <4068000 19353600>;
  };

  cpu0_opp17: opp-1689600000 {
   opp-hz = /bits/ 64 <1689600000>;
   opp-peak-kBps = <4068000 20889600>;
  };

  cpu0_opp18: opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <4068000 22425600>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu4_opp1: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <800000 4800000>;
  };

  cpu4_opp2: opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-peak-kBps = <800000 4800000>;
  };

  cpu4_opp3: opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-peak-kBps = <1804000 4800000>;
  };

  cpu4_opp4: opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <1804000 4800000>;
  };

  cpu4_opp5: opp-652800000 {
   opp-hz = /bits/ 64 <652800000>;
   opp-peak-kBps = <1804000 4800000>;
  };

  cpu4_opp6: opp-748800000 {
   opp-hz = /bits/ 64 <748800000>;
   opp-peak-kBps = <1804000 4800000>;
  };

  cpu4_opp7: opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <2188000 9216000>;
  };

  cpu4_opp8: opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <2188000 9216000>;
  };

  cpu4_opp9: opp-979200000 {
   opp-hz = /bits/ 64 <979200000>;
   opp-peak-kBps = <2188000 9216000>;
  };

  cpu4_opp10: opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <3072000 9216000>;
  };

  cpu4_opp11: opp-1132800000 {
   opp-hz = /bits/ 64 <1132800000>;
   opp-peak-kBps = <3072000 11980800>;
  };

  cpu4_opp12: opp-1209600000 {
   opp-hz = /bits/ 64 <1209600000>;
   opp-peak-kBps = <4068000 11980800>;
  };

  cpu4_opp13: opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <4068000 11980800>;
  };

  cpu4_opp14: opp-1363200000 {
   opp-hz = /bits/ 64 <1363200000>;
   opp-peak-kBps = <4068000 15052800>;
  };

  cpu4_opp15: opp-1459200000 {
   opp-hz = /bits/ 64 <1459200000>;
   opp-peak-kBps = <4068000 15052800>;
  };

  cpu4_opp16: opp-1536000000 {
   opp-hz = /bits/ 64 <1536000000>;
   opp-peak-kBps = <5412000 15052800>;
  };

  cpu4_opp17: opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <5412000 15052800>;
  };

  cpu4_opp18: opp-1689600000 {
   opp-hz = /bits/ 64 <1689600000>;
   opp-peak-kBps = <5412000 19353600>;
  };

  cpu4_opp19: opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <6220000 19353600>;
  };

  cpu4_opp20: opp-1843200000 {
   opp-hz = /bits/ 64 <1843200000>;
   opp-peak-kBps = <6220000 19353600>;
  };

  cpu4_opp21: opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-peak-kBps = <7216000 19353600>;
  };

  cpu4_opp22: opp-1996800000 {
   opp-hz = /bits/ 64 <1996800000>;
   opp-peak-kBps = <7216000 20889600>;
  };

  cpu4_opp23: opp-2092800000 {
   opp-hz = /bits/ 64 <2092800000>;
   opp-peak-kBps = <7216000 20889600>;
  };

  cpu4_opp24: opp-2169600000 {
   opp-hz = /bits/ 64 <2169600000>;
   opp-peak-kBps = <7216000 20889600>;
  };

  cpu4_opp25: opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <7216000 20889600>;
  };

  cpu4_opp26: opp-2323200000 {
   opp-hz = /bits/ 64 <2323200000>;
   opp-peak-kBps = <7216000 20889600>;
  };

  cpu4_opp27: opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <7216000 22425600>;
  };

  cpu4_opp28: opp-2476800000 {
   opp-hz = /bits/ 64 <2476800000>;
   opp-peak-kBps = <7216000 22425600>;
  };

  cpu4_opp29: opp-2553600000 {
   opp-hz = /bits/ 64 <2553600000>;
   opp-peak-kBps = <7216000 22425600>;
  };

  cpu4_opp30: opp-2649600000 {
   opp-hz = /bits/ 64 <2649600000>;
   opp-peak-kBps = <7216000 22425600>;
  };

  cpu4_opp31: opp-2745600000 {
   opp-hz = /bits/ 64 <2745600000>;
   opp-peak-kBps = <7216000 25497600>;
  };

  cpu4_opp32: opp-2803200000 {
   opp-hz = /bits/ 64 <2803200000>;
   opp-peak-kBps = <7216000 25497600>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-sdm845", "qcom,scm";
  };
 };

 adsp_pas: remoteproc-adsp {
  compatible = "qcom,sdm845-adsp-pas";

  interrupts-extended = <&intc 0 162 1>,
          <&adsp_smp2p_in 0 1>,
          <&adsp_smp2p_in 1 1>,
          <&adsp_smp2p_in 2 1>,
          <&adsp_smp2p_in 3 1>;
  interrupt-names = "wdog", "fatal", "ready",
      "handover", "stop-ack";

  clocks = <&rpmhcc 0>;
  clock-names = "xo";

  memory-region = <&adsp_mem>;

  qcom,qmp = <&aoss_qmp>;

  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "stop";

  status = "disabled";

  glink-edge {
   interrupts = <0 156 1>;
   label = "lpass";
   qcom,remote-pid = <2>;
   mboxes = <&apss_shared 8>;

   apr {
    compatible = "qcom,apr-v2";
    qcom,glink-channels = "apr_audio_svc";
    qcom,domain = <0x4>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,intents = <512 20>;

    apr-service@3 {
     reg = <0x3>;
     compatible = "qcom,q6core";
     qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
    };

    q6afe: apr-service@4 {
     compatible = "qcom,q6afe";
     reg = <0x4>;
     qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
     q6afedai: dais {
      compatible = "qcom,q6afe-dais";
      #address-cells = <1>;
      #size-cells = <0>;
      #sound-dai-cells = <1>;
     };
    };

    q6asm: apr-service@7 {
     compatible = "qcom,q6asm";
     reg = <0x7>;
     qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
     q6asmdai: dais {
      compatible = "qcom,q6asm-dais";
      #address-cells = <1>;
      #size-cells = <0>;
      #sound-dai-cells = <1>;
      iommus = <&apps_smmu 0x1821 0x0>;
     };
    };

    q6adm: apr-service@8 {
     compatible = "qcom,q6adm";
     reg = <0x8>;
     qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
     q6routing: routing {
      compatible = "qcom,q6adm-routing";
      #sound-dai-cells = <0>;
     };
    };
   };

   fastrpc {
    compatible = "qcom,fastrpc";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    label = "adsp";
    qcom,non-secure-domain;
    #address-cells = <1>;
    #size-cells = <0>;

    compute-cb@3 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <3>;
     iommus = <&apps_smmu 0x1823 0x0>;
    };

    compute-cb@4 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <4>;
     iommus = <&apps_smmu 0x1824 0x0>;
    };
   };
  };
 };

 cdsp_pas: remoteproc-cdsp {
  compatible = "qcom,sdm845-cdsp-pas";

  interrupts-extended = <&intc 0 578 1>,
          <&cdsp_smp2p_in 0 1>,
          <&cdsp_smp2p_in 1 1>,
          <&cdsp_smp2p_in 2 1>,
          <&cdsp_smp2p_in 3 1>;
  interrupt-names = "wdog", "fatal", "ready",
      "handover", "stop-ack";

  clocks = <&rpmhcc 0>;
  clock-names = "xo";

  memory-region = <&cdsp_mem>;

  qcom,qmp = <&aoss_qmp>;

  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "stop";

  status = "disabled";

  glink-edge {
   interrupts = <0 574 1>;
   label = "turing";
   qcom,remote-pid = <5>;
   mboxes = <&apss_shared 4>;
   fastrpc {
    compatible = "qcom,fastrpc";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    label = "cdsp";
    qcom,non-secure-domain;
    #address-cells = <1>;
    #size-cells = <0>;

    compute-cb@1 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <1>;
     iommus = <&apps_smmu 0x1401 0x30>;
    };

    compute-cb@2 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <2>;
     iommus = <&apps_smmu 0x1402 0x30>;
    };

    compute-cb@3 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <3>;
     iommus = <&apps_smmu 0x1403 0x30>;
    };

    compute-cb@4 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <4>;
     iommus = <&apps_smmu 0x1404 0x30>;
    };

    compute-cb@5 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <5>;
     iommus = <&apps_smmu 0x1405 0x30>;
    };

    compute-cb@6 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <6>;
     iommus = <&apps_smmu 0x1406 0x30>;
    };

    compute-cb@7 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <7>;
     iommus = <&apps_smmu 0x1407 0x30>;
    };

    compute-cb@8 {
     compatible = "qcom,fastrpc-compute-cb";
     reg = <8>;
     iommus = <&apps_smmu 0x1408 0x30>;
    };
   };
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;

  interrupts = <0 576 1>;

  mboxes = <&apss_shared 6>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-lpass {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  mboxes = <&apss_shared 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 451 1>;
  mboxes = <&apss_shared 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupts = <0 172 1>;
  mboxes = <&apss_shared 26>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  slpi_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  slpi_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sdm845";
   reg = <0 0x00100000 0 0x1f0000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>,
     <&pcie0_lane>,
     <&pcie1_lane>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk",
          "pcie_0_pipe_clk",
          "pcie_1_pipe_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  qfprom@784000 {
   compatible = "qcom,sdm845-qfprom", "qcom,qfprom";
   reg = <0 0x00784000 0 0x8ff>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2p_hstx_trim: hstx-trim-primary@1eb {
    reg = <0x1eb 0x1>;
    bits = <1 4>;
   };

   qusb2s_hstx_trim: hstx-trim-secondary@1eb {
    reg = <0x1eb 0x2>;
    bits = <6 4>;
   };
  };

  rng: rng@793000 {
   compatible = "qcom,prng-ee";
   reg = <0 0x00793000 0 0x1000>;
   clocks = <&gcc 64>;
   clock-names = "core";
  };

  qup_opp_table: opp-table-qup {
   compatible = "operating-points-v2";

   opp-50000000 {
    opp-hz = /bits/ 64 <50000000>;
    required-opps = <&rpmhpd_opp_min_svs>;
   };

   opp-75000000 {
    opp-hz = /bits/ 64 <75000000>;
    required-opps = <&rpmhpd_opp_low_svs>;
   };

   opp-100000000 {
    opp-hz = /bits/ 64 <100000000>;
    required-opps = <&rpmhpd_opp_svs>;
   };

   opp-128000000 {
    opp-hz = /bits/ 64 <128000000>;
    required-opps = <&rpmhpd_opp_nom>;
   };
  };

  gpi_dma0: dma-controller@800000 {
   #dma-cells = <3>;
   compatible = "qcom,sdm845-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>,
         <0 256 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x0016 0x0>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 100>,
     <&gcc 101>;
   iommus = <&apps_smmu 0x3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   interconnects = <&aggre1_noc 10 0 &config_noc 29 0>;
   interconnect-names = "qup-core";
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi0: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart0: serial@880000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart0_default>;
    interrupts = <0 601 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi1: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart1: serial@884000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart1_default>;
    interrupts = <0 602 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi2: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart2: serial@888000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart2_default>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi3: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart3: serial@88c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart3_default>;
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c4: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi4: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart4: serial@890000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart4_default>;
    interrupts = <0 605 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c5: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi5: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart5: serial@894000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart5_default>;
    interrupts = <0 606 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c6: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00898000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>,
      <&aggre1_noc 10 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi6: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00898000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart6: serial@898000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00898000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart6_default>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c7: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0089c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   spi7: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0089c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 7 1>,
           <&gpi_dma0 1 7 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart7: serial@89c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0089c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart7_default>;
    interrupts = <0 608 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre1_noc 10 0 &config_noc 29 0>,
      <&gladiator_noc 0 0 &config_noc 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@0xa00000 {
   #dma-cells = <3>;
   compatible = "qcom,sdm845-gpi-dma";
   reg = <0 0x00a00000 0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>,
         <0 299 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x06d6 0x0>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 102>,
     <&gcc 103>;
   iommus = <&apps_smmu 0x6c3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   interconnects = <&aggre2_noc 12 0 &config_noc 28 0>;
   interconnect-names = "qup-core";
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart8: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart8_default>;
    interrupts = <0 353 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart9: serial@a84000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart9_default>;
    interrupts = <0 354 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart10: serial@a88000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart10_default>;
    interrupts = <0 355 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart11: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart11_default>;
    interrupts = <0 356 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart12: serial@a90000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart12_default>;
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart13: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart13_default>;
    interrupts = <0 358 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a98000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 359 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a98000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi14_default>;
    interrupts = <0 359 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 6 1>,
           <&gpi_dma1 1 6 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart14: serial@a98000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a98000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart14_default>;
    interrupts = <0 359 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a9c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 360 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>,
      <&aggre2_noc 12 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 7 3>,
           <&gpi_dma1 1 7 3>;
    dma-names = "tx", "rx";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a9c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi15_default>;
    interrupts = <0 360 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 7 1>,
           <&gpi_dma1 1 7 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart15: serial@a9c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a9c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart15_default>;
    interrupts = <0 360 4>;
    power-domains = <&rpmhpd 3>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&aggre2_noc 12 0 &config_noc 28 0>,
      <&gladiator_noc 0 0 &config_noc 28 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  llcc: system-cache-controller@1100000 {
   compatible = "qcom,sdm845-llcc";
   reg = <0 0x01100000 0 0x31000>, <0 0x01300000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  pmu@114a000 {
   compatible = "qcom,sdm845-llcc-bwmon";
   reg = <0 0x0114a000 0 0x1000>;
   interrupts = <0 580 4>;
   interconnects = <&mem_noc 13 3 &mem_noc 14 3>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";
# 2159 "arch/arm64/boot/dts/qcom/sdm845.dtsi"
    opp-0 {
     opp-peak-kBps = <800000>;
    };
    opp-1 {
     opp-peak-kBps = <1804000>;
    };
    opp-2 {
     opp-peak-kBps = <3072000>;
    };
    opp-3 {
     opp-peak-kBps = <5412000>;
    };
    opp-4 {
     opp-peak-kBps = <7216000>;
    };
   };
  };

  pmu@1436400 {
   compatible = "qcom,sdm845-bwmon", "qcom,msm8998-bwmon";
   reg = <0 0x01436400 0 0x600>;
   interrupts = <0 581 4>;
   interconnects = <&gladiator_noc 0 3 &mem_noc 10 3>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";
# 2196 "arch/arm64/boot/dts/qcom/sdm845.dtsi"
    opp-0 {
     opp-peak-kBps = <4800000>;
    };
    opp-1 {
     opp-peak-kBps = <9216000>;
    };
    opp-2 {
     opp-peak-kBps = <15052800>;
    };
    opp-3 {
     opp-peak-kBps = <20889600>;
    };
    opp-4 {
     opp-peak-kBps = <25497600>;
    };
   };
  };

  pcie0: pci@1c00000 {
   compatible = "qcom,pcie-sdm845";
   reg = <0 0x01c00000 0 0x2000>,
         <0 0x60000000 0 0xf1d>,
         <0 0x60000f20 0 0xa8>,
         <0 0x60100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x60200000 0 0x60200000 0x0 0x100000>,
     <0x02000000 0x0 0x60300000 0 0x60300000 0x0 0xd00000>;

   interrupts = <0 141 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 149 4>,
     <0 0 0 2 &intc 0 0 0 150 4>,
     <0 0 0 3 &intc 0 0 0 151 4>,
     <0 0 0 4 &intc 0 0 0 152 4>;

   clocks = <&gcc 46>,
     <&gcc 41>,
     <&gcc 43>,
     <&gcc 45>,
     <&gcc 47>,
     <&gcc 48>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "tbu";

   iommus = <&apps_smmu 0x1c10 0xf>;
   iommu-map = <0x0 &apps_smmu 0x1c10 0x1>,
        <0x100 &apps_smmu 0x1c11 0x1>,
        <0x200 &apps_smmu 0x1c12 0x1>,
        <0x300 &apps_smmu 0x1c13 0x1>,
        <0x400 &apps_smmu 0x1c14 0x1>,
        <0x500 &apps_smmu 0x1c15 0x1>,
        <0x600 &apps_smmu 0x1c16 0x1>,
        <0x700 &apps_smmu 0x1c17 0x1>,
        <0x800 &apps_smmu 0x1c18 0x1>,
        <0x900 &apps_smmu 0x1c19 0x1>,
        <0xa00 &apps_smmu 0x1c1a 0x1>,
        <0xb00 &apps_smmu 0x1c1b 0x1>,
        <0xc00 &apps_smmu 0x1c1c 0x1>,
        <0xd00 &apps_smmu 0x1c1d 0x1>,
        <0xe00 &apps_smmu 0x1c1e 0x1>,
        <0xf00 &apps_smmu 0x1c1f 0x1>;

   resets = <&gcc 1>;
   reset-names = "pci";

   power-domains = <&gcc 0>;

   phys = <&pcie0_lane>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie0_phy: phy@1c06000 {
   compatible = "qcom,sdm845-qmp-pcie-phy";
   reg = <0 0x01c06000 0 0x18c>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 57>,
     <&gcc 43>,
     <&gcc 44>,
     <&gcc 58>;
   clock-names = "aux", "cfg_ahb", "ref", "refgen";

   resets = <&gcc 24>;
   reset-names = "phy";

   assigned-clocks = <&gcc 58>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie0_lane: phy@1c06200 {
    reg = <0 0x01c06200 0 0x128>,
          <0 0x01c06400 0 0x1fc>,
          <0 0x01c06800 0 0x218>,
          <0 0x01c06600 0 0x70>;
    clocks = <&gcc 46>;
    clock-names = "pipe0";

    #clock-cells = <0>;
    #phy-cells = <0>;
    clock-output-names = "pcie_0_pipe_clk";
   };
  };

  pcie1: pci@1c08000 {
   compatible = "qcom,pcie-sdm845";
   reg = <0 0x01c08000 0 0x2000>,
         <0 0x40000000 0 0xf1d>,
         <0 0x40000f20 0 0xa8>,
         <0 0x40100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;

   interrupts = <0 307 1>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 434 4>,
     <0 0 0 2 &intc 0 0 0 435 4>,
     <0 0 0 3 &intc 0 0 0 438 4>,
     <0 0 0 4 &intc 0 0 0 439 4>;

   clocks = <&gcc 54>,
     <&gcc 49>,
     <&gcc 51>,
     <&gcc 53>,
     <&gcc 55>,
     <&gcc 56>,
     <&gcc 52>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu";

   assigned-clocks = <&gcc 49>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1c00 0xf>;
   iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
        <0x100 &apps_smmu 0x1c01 0x1>,
        <0x200 &apps_smmu 0x1c02 0x1>,
        <0x300 &apps_smmu 0x1c03 0x1>,
        <0x400 &apps_smmu 0x1c04 0x1>,
        <0x500 &apps_smmu 0x1c05 0x1>,
        <0x600 &apps_smmu 0x1c06 0x1>,
        <0x700 &apps_smmu 0x1c07 0x1>,
        <0x800 &apps_smmu 0x1c08 0x1>,
        <0x900 &apps_smmu 0x1c09 0x1>,
        <0xa00 &apps_smmu 0x1c0a 0x1>,
        <0xb00 &apps_smmu 0x1c0b 0x1>,
        <0xc00 &apps_smmu 0x1c0c 0x1>,
        <0xd00 &apps_smmu 0x1c0d 0x1>,
        <0xe00 &apps_smmu 0x1c0e 0x1>,
        <0xf00 &apps_smmu 0x1c0f 0x1>;

   resets = <&gcc 2>;
   reset-names = "pci";

   power-domains = <&gcc 1>;

   phys = <&pcie1_lane>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie1_phy: phy@1c0a000 {
   compatible = "qcom,sdm845-qhp-pcie-phy";
   reg = <0 0x01c0a000 0 0x800>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 57>,
     <&gcc 51>,
     <&gcc 52>,
     <&gcc 58>;
   clock-names = "aux", "cfg_ahb", "ref", "refgen";

   resets = <&gcc 25>;
   reset-names = "phy";

   assigned-clocks = <&gcc 58>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie1_lane: phy@1c06200 {
    reg = <0 0x01c0a800 0 0x800>,
          <0 0x01c0a800 0 0x800>,
          <0 0x01c0b800 0 0x400>;
    clocks = <&gcc 54>;
    clock-names = "pipe0";

    #clock-cells = <0>;
    #phy-cells = <0>;
    clock-output-names = "pcie_1_pipe_clk";
   };
  };

  mem_noc: interconnect@1380000 {
   compatible = "qcom,sdm845-mem-noc";
   reg = <0 0x01380000 0 0x27200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  dc_noc: interconnect@14e0000 {
   compatible = "qcom,sdm845-dc-noc";
   reg = <0 0x014e0000 0 0x400>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sdm845-config-noc";
   reg = <0 0x01500000 0 0x5080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sdm845-system-noc";
   reg = <0 0x01620000 0 0x18080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sdm845-aggre1-noc";
   reg = <0 0x016e0000 0 0x15080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sdm845-aggre2-noc";
   reg = <0 0x01700000 0 0x1f300>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sdm845-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sdm845-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x2500>,
         <0 0x01d90000 0 0x8000>;
   reg-names = "std", "ice";
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   power-domains = <&gcc 3>;
   #reset-cells = <1>;
   resets = <&gcc 14>;
   reset-names = "rst";

   iommus = <&apps_smmu 0x100 0xf>;

   clock-names =
    "core_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk",
    "rx_lane1_sync_clk",
    "ice_core_clk";
   clocks =
    <&gcc 130>,
    <&gcc 2>,
    <&gcc 129>,
    <&gcc 139>,
    <&rpmhcc 0>,
    <&gcc 138>,
    <&gcc 136>,
    <&gcc 137>,
    <&gcc 132>;
   freq-table-hz =
    <50000000 200000000>,
    <0 0>,
    <0 0>,
    <37500000 150000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 300000000>;

   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sdm845-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x18c>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "ref",
          "ref_aux";
   clocks = <&gcc 128>,
     <&gcc 134>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x108>,
          <0 0x01d87600 0 0x1e0>,
          <0 0x01d87c00 0 0x1dc>,
          <0 0x01d87800 0 0x108>,
          <0 0x01d87a00 0 0x1e0>;
    #phy-cells = <0>;
   };
  };

  cryptobam: dma-controller@1dc4000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0 0x01dc4000 0 0x24000>;
   interrupts = <0 272 4>;
   clocks = <&rpmhcc 15>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   iommus = <&apps_smmu 0x704 0x1>,
     <&apps_smmu 0x706 0x1>,
     <&apps_smmu 0x714 0x1>,
     <&apps_smmu 0x716 0x1>;
  };

  crypto: crypto@1dfa000 {
   compatible = "qcom,crypto-v5.4";
   reg = <0 0x01dfa000 0 0x6000>;
   clocks = <&gcc 9>,
     <&gcc 10>,
     <&rpmhcc 15>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 6>, <&cryptobam 7>;
   dma-names = "rx", "tx";
   iommus = <&apps_smmu 0x704 0x1>,
     <&apps_smmu 0x706 0x1>,
     <&apps_smmu 0x714 0x1>,
     <&apps_smmu 0x716 0x1>;
  };

  ipa: ipa@1e40000 {
   compatible = "qcom,sdm845-ipa";

   iommus = <&apps_smmu 0x720 0x0>,
     <&apps_smmu 0x722 0x0>;
   reg = <0 0x1e40000 0 0x7000>,
         <0 0x1e47000 0 0x2000>,
         <0 0x1e04000 0 0x2c000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 311 1>,
           <&intc 0 432 4>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 4 0 &mem_noc 14 0>,
     <&aggre2_noc 4 0 &system_noc 12 0>,
     <&gladiator_noc 0 0 &config_noc 19 0>;
   interconnect-names = "memory",
          "imem",
          "config";

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0 0x01f40000 0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_regs_1: syscon@1f60000 {
   compatible = "qcom,sdm845-tcsr", "syscon";
   reg = <0 0x01f60000 0 0x20000>;
  };

  tlmm: pinctrl@3400000 {
   compatible = "qcom,sdm845-pinctrl";
   reg = <0 0x03400000 0 0xc00000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 151>;
   wakeup-parent = <&pdc_intc>;

   cci0_default: cci0-default {

    pins = "gpio17", "gpio18";
    function = "cci_i2c";

    bias-pull-up;
    drive-strength = <2>;
   };

   cci0_sleep: cci0-sleep {

    pins = "gpio17", "gpio18";
    function = "cci_i2c";

    drive-strength = <2>;
    bias-pull-down;
   };

   cci1_default: cci1-default {

    pins = "gpio19", "gpio20";
    function = "cci_i2c";

    bias-pull-up;
    drive-strength = <2>;
   };

   cci1_sleep: cci1-sleep {

    pins = "gpio19", "gpio20";
    function = "cci_i2c";

    drive-strength = <2>;
    bias-pull-down;
   };

   qspi_clk: qspi-clk {
    pinmux {
     pins = "gpio95";
     function = "qspi_clk";
    };
   };

   qspi_cs0: qspi-cs0 {
    pinmux {
     pins = "gpio90";
     function = "qspi_cs";
    };
   };

   qspi_cs1: qspi-cs1 {
    pinmux {
     pins = "gpio89";
     function = "qspi_cs";
    };
   };

   qspi_data01: qspi-data01 {
    pinmux-data {
     pins = "gpio91", "gpio92";
     function = "qspi_data";
    };
   };

   qspi_data12: qspi-data12 {
    pinmux-data {
     pins = "gpio93", "gpio94";
     function = "qspi_data";
    };
   };

   qup_i2c0_default: qup-i2c0-default {
    pinmux {
     pins = "gpio0", "gpio1";
     function = "qup0";
    };
   };

   qup_i2c1_default: qup-i2c1-default {
    pinmux {
     pins = "gpio17", "gpio18";
     function = "qup1";
    };
   };

   qup_i2c2_default: qup-i2c2-default {
    pinmux {
     pins = "gpio27", "gpio28";
     function = "qup2";
    };
   };

   qup_i2c3_default: qup-i2c3-default {
    pinmux {
     pins = "gpio41", "gpio42";
     function = "qup3";
    };
   };

   qup_i2c4_default: qup-i2c4-default {
    pinmux {
     pins = "gpio89", "gpio90";
     function = "qup4";
    };
   };

   qup_i2c5_default: qup-i2c5-default {
    pinmux {
     pins = "gpio85", "gpio86";
     function = "qup5";
    };
   };

   qup_i2c6_default: qup-i2c6-default {
    pinmux {
     pins = "gpio45", "gpio46";
     function = "qup6";
    };
   };

   qup_i2c7_default: qup-i2c7-default {
    pinmux {
     pins = "gpio93", "gpio94";
     function = "qup7";
    };
   };

   qup_i2c8_default: qup-i2c8-default {
    pinmux {
     pins = "gpio65", "gpio66";
     function = "qup8";
    };
   };

   qup_i2c9_default: qup-i2c9-default {
    pinmux {
     pins = "gpio6", "gpio7";
     function = "qup9";
    };
   };

   qup_i2c10_default: qup-i2c10-default {
    pinmux {
     pins = "gpio55", "gpio56";
     function = "qup10";
    };
   };

   qup_i2c11_default: qup-i2c11-default {
    pinmux {
     pins = "gpio31", "gpio32";
     function = "qup11";
    };
   };

   qup_i2c12_default: qup-i2c12-default {
    pinmux {
     pins = "gpio49", "gpio50";
     function = "qup12";
    };
   };

   qup_i2c13_default: qup-i2c13-default {
    pinmux {
     pins = "gpio105", "gpio106";
     function = "qup13";
    };
   };

   qup_i2c14_default: qup-i2c14-default {
    pinmux {
     pins = "gpio33", "gpio34";
     function = "qup14";
    };
   };

   qup_i2c15_default: qup-i2c15-default {
    pinmux {
     pins = "gpio81", "gpio82";
     function = "qup15";
    };
   };

   qup_spi0_default: qup-spi0-default {
    pinmux {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi1_default: qup-spi1-default {
    pinmux {
     pins = "gpio17", "gpio18",
            "gpio19", "gpio20";
     function = "qup1";
    };
   };

   qup_spi2_default: qup-spi2-default {
    pinmux {
     pins = "gpio27", "gpio28",
            "gpio29", "gpio30";
     function = "qup2";
    };
   };

   qup_spi3_default: qup-spi3-default {
    pinmux {
     pins = "gpio41", "gpio42",
            "gpio43", "gpio44";
     function = "qup3";
    };
   };

   qup_spi4_default: qup-spi4-default {
    pinmux {
     pins = "gpio89", "gpio90",
            "gpio91", "gpio92";
     function = "qup4";
    };
   };

   qup_spi5_default: qup-spi5-default {
    pinmux {
     pins = "gpio85", "gpio86",
            "gpio87", "gpio88";
     function = "qup5";
    };
   };

   qup_spi6_default: qup-spi6-default {
    pinmux {
     pins = "gpio45", "gpio46",
            "gpio47", "gpio48";
     function = "qup6";
    };
   };

   qup_spi7_default: qup-spi7-default {
    pinmux {
     pins = "gpio93", "gpio94",
            "gpio95", "gpio96";
     function = "qup7";
    };
   };

   qup_spi8_default: qup-spi8-default {
    pinmux {
     pins = "gpio65", "gpio66",
            "gpio67", "gpio68";
     function = "qup8";
    };
   };

   qup_spi9_default: qup-spi9-default {
    pinmux {
     pins = "gpio6", "gpio7",
            "gpio4", "gpio5";
     function = "qup9";
    };
   };

   qup_spi10_default: qup-spi10-default {
    pinmux {
     pins = "gpio55", "gpio56",
            "gpio53", "gpio54";
     function = "qup10";
    };
   };

   qup_spi11_default: qup-spi11-default {
    pinmux {
     pins = "gpio31", "gpio32",
            "gpio33", "gpio34";
     function = "qup11";
    };
   };

   qup_spi12_default: qup-spi12-default {
    pinmux {
     pins = "gpio49", "gpio50",
            "gpio51", "gpio52";
     function = "qup12";
    };
   };

   qup_spi13_default: qup-spi13-default {
    pinmux {
     pins = "gpio105", "gpio106",
            "gpio107", "gpio108";
     function = "qup13";
    };
   };

   qup_spi14_default: qup-spi14-default {
    pinmux {
     pins = "gpio33", "gpio34",
            "gpio31", "gpio32";
     function = "qup14";
    };
   };

   qup_spi15_default: qup-spi15-default {
    pinmux {
     pins = "gpio81", "gpio82",
            "gpio83", "gpio84";
     function = "qup15";
    };
   };

   qup_uart0_default: qup-uart0-default {
    pinmux {
     pins = "gpio2", "gpio3";
     function = "qup0";
    };
   };

   qup_uart1_default: qup-uart1-default {
    pinmux {
     pins = "gpio19", "gpio20";
     function = "qup1";
    };
   };

   qup_uart2_default: qup-uart2-default {
    pinmux {
     pins = "gpio29", "gpio30";
     function = "qup2";
    };
   };

   qup_uart3_default: qup-uart3-default {
    pinmux {
     pins = "gpio43", "gpio44";
     function = "qup3";
    };
   };

   qup_uart4_default: qup-uart4-default {
    pinmux {
     pins = "gpio91", "gpio92";
     function = "qup4";
    };
   };

   qup_uart5_default: qup-uart5-default {
    pinmux {
     pins = "gpio87", "gpio88";
     function = "qup5";
    };
   };

   qup_uart6_default: qup-uart6-default {
    pinmux {
     pins = "gpio47", "gpio48";
     function = "qup6";
    };
   };

   qup_uart7_default: qup-uart7-default {
    pinmux {
     pins = "gpio95", "gpio96";
     function = "qup7";
    };
   };

   qup_uart8_default: qup-uart8-default {
    pinmux {
     pins = "gpio67", "gpio68";
     function = "qup8";
    };
   };

   qup_uart9_default: qup-uart9-default {
    pinmux {
     pins = "gpio4", "gpio5";
     function = "qup9";
    };
   };

   qup_uart10_default: qup-uart10-default {
    pinmux {
     pins = "gpio53", "gpio54";
     function = "qup10";
    };
   };

   qup_uart11_default: qup-uart11-default {
    pinmux {
     pins = "gpio33", "gpio34";
     function = "qup11";
    };
   };

   qup_uart12_default: qup-uart12-default {
    pinmux {
     pins = "gpio51", "gpio52";
     function = "qup12";
    };
   };

   qup_uart13_default: qup-uart13-default {
    pinmux {
     pins = "gpio107", "gpio108";
     function = "qup13";
    };
   };

   qup_uart14_default: qup-uart14-default {
    pinmux {
     pins = "gpio31", "gpio32";
     function = "qup14";
    };
   };

   qup_uart15_default: qup-uart15-default {
    pinmux {
     pins = "gpio83", "gpio84";
     function = "qup15";
    };
   };

   quat_mi2s_sleep: quat_mi2s_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_active: quat_mi2s_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };

   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };

   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <8>;
     bias-disable;
    };
   };

   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio62";
     function = "gpio";
    };

    config {
     pins = "gpio62";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio62";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio62";
     drive-strength = <8>;
     bias-disable;
    };
   };

   quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd3_active: quat_mi2s_sd3_active {
    mux {
     pins = "gpio63";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  mss_pil: remoteproc@4080000 {
   compatible = "qcom,sdm845-mss-pil";
   reg = <0 0x04080000 0 0x408>, <0 0x04180000 0 0x48>;
   reg-names = "qdsp6", "rmb";

   interrupts-extended =
    <&intc 0 266 1>,
    <&modem_smp2p_in 0 1>,
    <&modem_smp2p_in 1 1>,
    <&modem_smp2p_in 2 1>,
    <&modem_smp2p_in 3 1>,
    <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack",
       "shutdown-ack";

   clocks = <&gcc 36>,
     <&gcc 39>,
     <&gcc 5>,
     <&gcc 37>,
     <&gcc 40>,
     <&gcc 38>,
     <&gcc 64>,
     <&rpmhcc 0>;
   clock-names = "iface", "bus", "mem", "gpll0_mss",
          "snoc_axi", "mnoc_axi", "prng", "xo";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&aoss_reset 0>,
     <&pdc_reset 9>;
   reset-names = "mss_restart", "pdc_reset";

   qcom,halt-regs = <&tcsr_regs_1 0x3000 0x5000 0x4000>;

   power-domains = <&rpmhpd 3>,
     <&rpmhpd 1>,
     <&rpmhpd 8>;
   power-domain-names = "cx", "mx", "mss";

   status = "disabled";

   mba {
    memory-region = <&mba_region>;
   };

   mpss {
    memory-region = <&mpss_region>;
   };

   glink-edge {
    interrupts = <0 449 1>;
    label = "modem";
    qcom,remote-pid = <1>;
    mboxes = <&apss_shared 12>;
   };
  };

  gpucc: clock-controller@5090000 {
   compatible = "qcom,sdm845-gpucc";
   reg = <0 0x05090000 0 0x9000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&gcc 31>,
     <&gcc 32>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
  };

  stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0 0x06002000 0 0x1000>,
         <0 0x16280000 0 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint =
        <&funnel0_in7>;
     };
    };
   };
  };

  funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06041000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel@6043000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06043000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel2_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in2>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@5 {
     reg = <5>;
     funnel2_in5: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_out>;
     };
    };
   };
  };

  funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06045000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint =
        <&funnel0_out>;
     };
    };

    port@2 {
     reg = <2>;
     merge_funnel_in2: endpoint {
      remote-endpoint =
        <&funnel2_out>;
     };
    };
   };
  };

  replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06046000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     replicator_out: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etf@6047000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06047000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint =
        <&replicator_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;
     etf_in: endpoint {
      remote-endpoint =
        <&merge_funnel_out>;
     };
    };
   };
  };

  etr@6048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06048000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint =
        <&replicator_out>;
     };
    };
   };
  };

  etm@7040000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07040000 0 0x1000>;

   cpu = <&CPU0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in0>;
     };
    };
   };
  };

  etm@7140000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07140000 0 0x1000>;

   cpu = <&CPU1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in1>;
     };
    };
   };
  };

  etm@7240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07240000 0 0x1000>;

   cpu = <&CPU2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in2>;
     };
    };
   };
  };

  etm@7340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07340000 0 0x1000>;

   cpu = <&CPU3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in3>;
     };
    };
   };
  };

  etm@7440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07440000 0 0x1000>;

   cpu = <&CPU4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in4>;
     };
    };
   };
  };

  etm@7540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07540000 0 0x1000>;

   cpu = <&CPU5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in5>;
     };
    };
   };
  };

  etm@7640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07640000 0 0x1000>;

   cpu = <&CPU6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in6>;
     };
    };
   };
  };

  etm@7740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07740000 0 0x1000>;

   cpu = <&CPU7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in7>;
     };
    };
   };
  };

  funnel@7800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07800000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_funnel_out: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel_in0: endpoint {
      remote-endpoint =
        <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel_in1: endpoint {
      remote-endpoint =
        <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     apss_funnel_in2: endpoint {
      remote-endpoint =
        <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     apss_funnel_in3: endpoint {
      remote-endpoint =
        <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     apss_funnel_in4: endpoint {
      remote-endpoint =
        <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     apss_funnel_in5: endpoint {
      remote-endpoint =
        <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     apss_funnel_in6: endpoint {
      remote-endpoint =
        <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     apss_funnel_in7: endpoint {
      remote-endpoint =
        <&etm7_out>;
     };
    };
   };
  };

  funnel@7810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07810000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint =
        <&funnel2_in5>;
     };
    };
   };

   in-ports {
    port {
     apss_merge_funnel_in: endpoint {
      remote-endpoint =
        <&apss_funnel_out>;
     };
    };
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sdm845-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 204 4>,
         <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 104>,
     <&gcc 105>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0xa0 0xf>;
   power-domains = <&rpmhpd 3>;
   operating-points-v2 = <&sdhc2_opp_table>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-9600000 {
     opp-hz = /bits/ 64 <9600000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-201500000 {
     opp-hz = /bits/ 64 <201500000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  qspi_opp_table: opp-table-qspi {
   compatible = "operating-points-v2";

   opp-19200000 {
    opp-hz = /bits/ 64 <19200000>;
    required-opps = <&rpmhpd_opp_min_svs>;
   };

   opp-100000000 {
    opp-hz = /bits/ 64 <100000000>;
    required-opps = <&rpmhpd_opp_low_svs>;
   };

   opp-150000000 {
    opp-hz = /bits/ 64 <150000000>;
    required-opps = <&rpmhpd_opp_svs>;
   };

   opp-300000000 {
    opp-hz = /bits/ 64 <300000000>;
    required-opps = <&rpmhpd_opp_nom>;
   };
  };

  qspi: spi@88df000 {
   compatible = "qcom,sdm845-qspi", "qcom,qspi-v1";
   reg = <0 0x088df000 0 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 82 4>;
   clocks = <&gcc 189>,
     <&gcc 188>;
   clock-names = "iface", "core";
   power-domains = <&rpmhpd 3>;
   operating-points-v2 = <&qspi_opp_table>;
   status = "disabled";
  };

  slim: slim@171c0000 {
   compatible = "qcom,slim-ngd-v2.1.0";
   reg = <0 0x171c0000 0 0x2c000>;
   interrupts = <0 163 4>;

   qcom,apps-ch-pipes = <0x780000>;
   qcom,ea-pc = <0x270>;
   status = "okay";
   dmas = <&slimbam 3>, <&slimbam 4>,
    <&slimbam 5>, <&slimbam 6>;
   dma-names = "rx", "tx", "tx2", "rx2";

   iommus = <&apps_smmu 0x1806 0x0>;
   #address-cells = <1>;
   #size-cells = <0>;

   ngd@1 {
    reg = <1>;
    #address-cells = <2>;
    #size-cells = <0>;

    wcd9340_ifd: ifd@0{
     compatible = "slim217,250";
     reg = <0 0>;
    };

    wcd9340: codec@1{
     compatible = "slim217,250";
     reg = <1 0>;
     slim-ifc-dev = <&wcd9340_ifd>;

     #sound-dai-cells = <1>;

     interrupts-extended = <&tlmm 54 4>;
     interrupt-controller;
     #interrupt-cells = <1>;

     #clock-cells = <0>;
     clock-frequency = <9600000>;
     clock-output-names = "mclk";
     qcom,micbias1-microvolt = <1800000>;
     qcom,micbias2-microvolt = <1800000>;
     qcom,micbias3-microvolt = <1800000>;
     qcom,micbias4-microvolt = <1800000>;

     #address-cells = <1>;
     #size-cells = <1>;

     wcdgpio: gpio-controller@42 {
      compatible = "qcom,wcd9340-gpio";
      gpio-controller;
      #gpio-cells = <2>;
      reg = <0x42 0x2>;
     };

     swm: swm@c85 {
      compatible = "qcom,soundwire-v1.3.0";
      reg = <0xc85 0x40>;
      interrupts-extended = <&wcd9340 20>;

      qcom,dout-ports = <6>;
      qcom,din-ports = <2>;
      qcom,ports-sinterval-low =/bits/ 8 <0x07 0x1F 0x3F 0x7 0x1F 0x3F 0x0F 0x0F>;
      qcom,ports-offset1 = /bits/ 8 <0x01 0x02 0x0C 0x6 0x12 0x0D 0x07 0x0A >;
      qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x1F 0x00 0x00 0x1F 0x00 0x00>;

      #sound-dai-cells = <1>;
      clocks = <&wcd9340>;
      clock-names = "iface";
      #address-cells = <2>;
      #size-cells = <0>;


     };
    };
   };
  };

  lmh_cluster1: lmh@17d70800 {
   compatible = "qcom,sdm845-lmh";
   reg = <0 0x17d70800 0 0x400>;
   interrupts = <0 33 4>;
   cpus = <&CPU4>;
   qcom,lmh-temp-arm-millicelsius = <65000>;
   qcom,lmh-temp-low-millicelsius = <94500>;
   qcom,lmh-temp-high-millicelsius = <95000>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  lmh_cluster0: lmh@17d78800 {
   compatible = "qcom,sdm845-lmh";
   reg = <0 0x17d78800 0 0x400>;
   interrupts = <0 32 4>;
   cpus = <&CPU0>;
   qcom,lmh-temp-arm-millicelsius = <65000>;
   qcom,lmh-temp-low-millicelsius = <94500>;
   qcom,lmh-temp-high-millicelsius = <95000>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  sound: sound {
  };

  usb_1_hsphy: phy@88e2000 {
   compatible = "qcom,sdm845-qusb2-phy", "qcom,qusb2-v2-phy";
   reg = <0 0x088e2000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&gcc 161>,
     <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 8>;

   nvmem-cells = <&qusb2p_hstx_trim>;
  };

  usb_2_hsphy: phy@88e3000 {
   compatible = "qcom,sdm845-qusb2-phy", "qcom,qusb2-v2-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&gcc 161>,
     <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 9>;

   nvmem-cells = <&qusb2s_hstx_trim>;
  };

  usb_1_qmpphy: phy@88e9000 {
   compatible = "qcom,sdm845-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x18c>,
         <0 0x088e8000 0 0x38>,
         <0 0x088ea000 0 0x40>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 152>,
     <&gcc 161>,
     <&gcc 151>,
     <&gcc 154>;
   clock-names = "aux", "cfg_ahb", "ref", "com_aux";

   resets = <&gcc 17>,
     <&gcc 19>;
   reset-names = "phy", "common";

   usb_1_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x128>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x218>,
          <0 0x088e9600 0 0x128>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 155>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };

   dp_phy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #clock-cells = <1>;
    #phy-cells = <0>;
   };
  };

  usb_2_qmpphy: phy@88eb000 {
   compatible = "qcom,sdm845-qmp-usb3-uni-phy";
   reg = <0 0x088eb000 0 0x18c>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 157>,
     <&gcc 161>,
     <&gcc 156>,
     <&gcc 160>;
   clock-names = "aux", "cfg_ahb", "ref", "com_aux";

   resets = <&gcc 21>,
     <&gcc 20>;
   reset-names = "phy", "common";

   usb_2_ssphy: phy@88eb200 {
    reg = <0 0x088eb200 0 0x128>,
          <0 0x088eb400 0 0x1fc>,
          <0 0x088eb800 0 0x218>,
          <0 0x088eb600 0 0x70>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 159>;
    clock-names = "pipe0";
    clock-output-names = "usb3_uni_phy_pipe_clk_src";
   };
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sdm845-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 12>,
     <&gcc 141>,
     <&gcc 3>,
     <&gcc 145>,
     <&gcc 143>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 143>,
       <&gcc 141>;
   assigned-clock-rates = <19200000>, <150000000>;

   interrupts = <0 131 4>,
         <0 486 4>,
         <0 488 4>,
         <0 489 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 4>;

   resets = <&gcc 15>;

   interconnects = <&aggre2_noc 7 0 &mem_noc 14 0>,
     <&gladiator_noc 0 0 &config_noc 41 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x740 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  usb_2: usb@a8f8800 {
   compatible = "qcom,sdm845-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 13>,
     <&gcc 146>,
     <&gcc 4>,
     <&gcc 150>,
     <&gcc 148>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 148>,
       <&gcc 146>;
   assigned-clock-rates = <19200000>, <150000000>;

   interrupts = <0 136 4>,
         <0 487 4>,
         <0 490 4>,
         <0 491 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 5>;

   resets = <&gcc 16>;

   interconnects = <&aggre2_noc 8 0 &mem_noc 14 0>,
     <&gladiator_noc 0 0 &config_noc 42 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_2_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;
    interrupts = <0 138 4>;
    iommus = <&apps_smmu 0x760 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_2_hsphy>, <&usb_2_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  venus: video-codec@aa00000 {
   compatible = "qcom,sdm845-venus-v2";
   reg = <0 0x0aa00000 0 0xff000>;
   interrupts = <0 174 4>;
   power-domains = <&videocc 0>,
     <&videocc 1>,
     <&videocc 2>,
     <&rpmhpd 3>;
   power-domain-names = "venus", "vcodec0", "vcodec1", "cx";
   operating-points-v2 = <&venus_opp_table>;
   clocks = <&videocc 11>,
     <&videocc 8>,
     <&videocc 10>,
     <&videocc 5>,
     <&videocc 4>,
     <&videocc 7>,
     <&videocc 6>;
   clock-names = "core", "iface", "bus",
          "vcodec0_core", "vcodec0_bus",
          "vcodec1_core", "vcodec1_bus";
   iommus = <&apps_smmu 0x10a0 0x8>,
     <&apps_smmu 0x10b0 0x0>;
   memory-region = <&venus_mem>;
   interconnects = <&mmss_noc 7 0 &mem_noc 14 0>,
     <&gladiator_noc 0 0 &config_noc 43 0>;
   interconnect-names = "video-mem", "cpu-cfg";

   status = "disabled";

   video-core0 {
    compatible = "venus-decoder";
   };

   video-core1 {
    compatible = "venus-encoder";
   };

   venus_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-320000000 {
     opp-hz = /bits/ 64 <320000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-380000000 {
     opp-hz = /bits/ 64 <380000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };

    opp-444000000 {
     opp-hz = /bits/ 64 <444000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };

    opp-533000097 {
     opp-hz = /bits/ 64 <533000097>;
     required-opps = <&rpmhpd_opp_turbo>;
    };
   };
  };

  videocc: clock-controller@ab00000 {
   compatible = "qcom,sdm845-videocc";
   reg = <0 0x0ab00000 0 0x10000>;
   clocks = <&rpmhcc 0>;
   clock-names = "bi_tcxo";
   #clock-cells = <1>;
   #power-domain-cells = <1>;
   #reset-cells = <1>;
  };

  camss: camss@a00000 {
   compatible = "qcom,sdm845-camss";

   reg = <0 0xacb3000 0 0x1000>,
    <0 0xacba000 0 0x1000>,
    <0 0xacc8000 0 0x1000>,
    <0 0xac65000 0 0x1000>,
    <0 0xac66000 0 0x1000>,
    <0 0xac67000 0 0x1000>,
    <0 0xac68000 0 0x1000>,
    <0 0xacaf000 0 0x4000>,
    <0 0xacb6000 0 0x4000>,
    <0 0xacc4000 0 0x4000>;
   reg-names = "csid0",
    "csid1",
    "csid2",
    "csiphy0",
    "csiphy1",
    "csiphy2",
    "csiphy3",
    "vfe0",
    "vfe1",
    "vfe_lite";

   interrupts = <0 464 4>,
    <0 466 4>,
    <0 468 4>,
    <0 477 4>,
    <0 478 4>,
    <0 479 4>,
    <0 448 4>,
    <0 465 4>,
    <0 467 4>,
    <0 469 4>;
   interrupt-names = "csid0",
    "csid1",
    "csid2",
    "csiphy0",
    "csiphy1",
    "csiphy2",
    "csiphy3",
    "vfe0",
    "vfe1",
    "vfe_lite";

   power-domains = <&clock_camcc 3>,
    <&clock_camcc 4>,
    <&clock_camcc 5>;

   clocks = <&clock_camcc 6>,
    <&clock_camcc 9>,
    <&clock_camcc 10>,
    <&clock_camcc 37>,
    <&clock_camcc 38>,
    <&clock_camcc 44>,
    <&clock_camcc 45>,
    <&clock_camcc 50>,
    <&clock_camcc 51>,
    <&clock_camcc 19>,
    <&clock_camcc 11>,
    <&clock_camcc 12>,
    <&clock_camcc 20>,
    <&clock_camcc 13>,
    <&clock_camcc 14>,
    <&clock_camcc 21>,
    <&clock_camcc 15>,
    <&clock_camcc 16>,
    <&clock_camcc 22>,
    <&clock_camcc 17>,
    <&clock_camcc 18>,
    <&gcc 6>,
    <&gcc 7>,
    <&clock_camcc 82>,
    <&clock_camcc 83>,
    <&clock_camcc 33>,
    <&clock_camcc 34>,
    <&clock_camcc 36>,
    <&clock_camcc 35>,
    <&clock_camcc 40>,
    <&clock_camcc 41>,
    <&clock_camcc 43>,
    <&clock_camcc 42>,
    <&clock_camcc 47>,
    <&clock_camcc 49>,
    <&clock_camcc 48>;
   clock-names = "camnoc_axi",
    "cpas_ahb",
    "cphy_rx_src",
    "csi0",
    "csi0_src",
    "csi1",
    "csi1_src",
    "csi2",
    "csi2_src",
    "csiphy0",
    "csiphy0_timer",
    "csiphy0_timer_src",
    "csiphy1",
    "csiphy1_timer",
    "csiphy1_timer_src",
    "csiphy2",
    "csiphy2_timer",
    "csiphy2_timer_src",
    "csiphy3",
    "csiphy3_timer",
    "csiphy3_timer_src",
    "gcc_camera_ahb",
    "gcc_camera_axi",
    "slow_ahb_src",
    "soc_ahb",
    "vfe0_axi",
    "vfe0",
    "vfe0_cphy_rx",
    "vfe0_src",
    "vfe1_axi",
    "vfe1",
    "vfe1_cphy_rx",
    "vfe1_src",
    "vfe_lite",
    "vfe_lite_cphy_rx",
    "vfe_lite_src";

   iommus = <&apps_smmu 0x0808 0x0>,
     <&apps_smmu 0x0810 0x8>,
     <&apps_smmu 0x0c08 0x0>,
     <&apps_smmu 0x0c10 0x8>;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci: cci@ac4a000 {
   compatible = "qcom,sdm845-cci";
   #address-cells = <1>;
   #size-cells = <0>;

   reg = <0 0x0ac4a000 0 0x4000>;
   interrupts = <0 460 1>;
   power-domains = <&clock_camcc 5>;

   clocks = <&clock_camcc 6>,
    <&clock_camcc 83>,
    <&clock_camcc 82>,
    <&clock_camcc 9>,
    <&clock_camcc 7>,
    <&clock_camcc 8>;
   clock-names = "camnoc_axi",
    "soc_ahb",
    "slow_ahb_src",
    "cpas_ahb",
    "cci",
    "cci_src";

   assigned-clocks = <&clock_camcc 6>,
    <&clock_camcc 7>;
   assigned-clock-rates = <80000000>, <37500000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&cci0_default &cci1_default>;
   pinctrl-1 = <&cci0_sleep &cci1_sleep>;

   status = "disabled";

   cci_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  clock_camcc: clock-controller@ad00000 {
   compatible = "qcom,sdm845-camcc";
   reg = <0 0x0ad00000 0 0x10000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>;
   clock-names = "bi_tcxo";
  };

  dsi_opp_table: opp-table-dsi {
   compatible = "operating-points-v2";

   opp-19200000 {
    opp-hz = /bits/ 64 <19200000>;
    required-opps = <&rpmhpd_opp_min_svs>;
   };

   opp-180000000 {
    opp-hz = /bits/ 64 <180000000>;
    required-opps = <&rpmhpd_opp_low_svs>;
   };

   opp-275000000 {
    opp-hz = /bits/ 64 <275000000>;
    required-opps = <&rpmhpd_opp_svs>;
   };

   opp-328580000 {
    opp-hz = /bits/ 64 <328580000>;
    required-opps = <&rpmhpd_opp_svs_l1>;
   };

   opp-358000000 {
    opp-hz = /bits/ 64 <358000000>;
    required-opps = <&rpmhpd_opp_nom>;
   };
  };

  mdss: mdss@ae00000 {
   compatible = "qcom,sdm845-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   power-domains = <&dispcc 0>;

   clocks = <&dispcc 0>,
     <&dispcc 12>;
   clock-names = "iface", "core";

   interrupts = <0 83 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   interconnects = <&mmss_noc 4 0 &mem_noc 14 0>,
     <&mmss_noc 5 0 &mem_noc 14 0>;
   interconnect-names = "mdp0-mem", "mdp1-mem";

   iommus = <&apps_smmu 0x880 0x8>,
            <&apps_smmu 0xc80 0x8>;

   status = "disabled";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   mdss_mdp: display-controller@ae01000 {
    compatible = "qcom,sdm845-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&gcc 20>,
      <&dispcc 0>,
      <&dispcc 1>,
      <&dispcc 12>,
      <&dispcc 23>;
    clock-names = "gcc-bus", "iface", "bus", "core", "vsync";

    assigned-clocks = <&dispcc 23>;
    assigned-clock-rates = <19200000>;
    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmhpd 3>;

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dpu_intf0_out: endpoint {
       remote-endpoint = <&dp_in>;
      };
     };

     port@1 {
      reg = <1>;
      dpu_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };

     port@2 {
      reg = <2>;
      dpu_intf2_out: endpoint {
       remote-endpoint = <&dsi1_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-19200000 {
      opp-hz = /bits/ 64 <19200000>;
      required-opps = <&rpmhpd_opp_min_svs>;
     };

     opp-171428571 {
      opp-hz = /bits/ 64 <171428571>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-344000000 {
      opp-hz = /bits/ 64 <344000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-430000000 {
      opp-hz = /bits/ 64 <430000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dp: displayport-controller@ae90000 {
    status = "disabled";
    compatible = "qcom,sdm845-dp";

    reg = <0 0xae90000 0 0x200>,
          <0 0xae90200 0 0x200>,
          <0 0xae90400 0 0x600>,
          <0 0xae90a00 0 0x600>,
          <0 0xae91000 0 0x600>;

    interrupt-parent = <&mdss>;
    interrupts = <12>;

    clocks = <&dispcc 0>,
      <&dispcc 28>,
      <&dispcc 32>,
      <&dispcc 34>,
      <&dispcc 37>;
    clock-names = "core_iface", "core_aux", "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    #clock-cells = <1>;
    assigned-clocks = <&dispcc 33>,
        <&dispcc 38>;
    assigned-clock-parents = <&dp_phy 0>, <&dp_phy 1>;
    phys = <&dp_phy>;
    phy-names = "dp";

    operating-points-v2 = <&dp_opp_table>;
    power-domains = <&rpmhpd 3>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      dp_in: endpoint {
       remote-endpoint = <&dpu_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;
      dp_out: endpoint { };
     };
    };

    dp_opp_table: dp-opp-table {
     compatible = "operating-points-v2";

     opp-162000000 {
      opp-hz = /bits/ 64 <162000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   dsi0: dsi@ae94000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae94000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&dispcc 2>,
      <&dispcc 4>,
      <&dispcc 15>,
      <&dispcc 8>,
      <&dispcc 0>,
      <&dispcc 1>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";
    assigned-clocks = <&dispcc 3>, <&dispcc 16>;
    assigned-clock-parents = <&dsi0_phy 0>, <&dsi0_phy 1>;

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 3>;

    phys = <&dsi0_phy>;
    phy-names = "dsi";

    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };
   };

   dsi0_phy: dsi-phy@ae94400 {
    compatible = "qcom,dsi-phy-10nm";
    reg = <0 0x0ae94400 0 0x200>,
          <0 0x0ae94600 0 0x280>,
          <0 0x0ae94a00 0 0x1e0>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 0>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };

   dsi1: dsi@ae96000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae96000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <5>;

    clocks = <&dispcc 5>,
      <&dispcc 7>,
      <&dispcc 17>,
      <&dispcc 10>,
      <&dispcc 0>,
      <&dispcc 1>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";
    assigned-clocks = <&dispcc 6>, <&dispcc 18>;
    assigned-clock-parents = <&dsi1_phy 0>, <&dsi1_phy 1>;

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 3>;

    phys = <&dsi1_phy>;
    phy-names = "dsi";

    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi1_in: endpoint {
       remote-endpoint = <&dpu_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi1_out: endpoint {
      };
     };
    };
   };

   dsi1_phy: dsi-phy@ae96400 {
    compatible = "qcom,dsi-phy-10nm";
    reg = <0 0x0ae96400 0 0x200>,
          <0 0x0ae96600 0 0x280>,
          <0 0x0ae96a00 0 0x10e>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 0>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };
  };

  gpu: gpu@5000000 {
   compatible = "qcom,adreno-630.2", "qcom,adreno";

   reg = <0 0x5000000 0 0x40000>, <0 0x509e000 0 0x10>;
   reg-names = "kgsl_3d0_reg_memory", "cx_mem";






   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;

   interconnects = <&mem_noc 7 0 &mem_noc 14 0>;
   interconnect-names = "gfx-mem";

   status = "disabled";

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-710000000 {
     opp-hz = /bits/ 64 <710000000>;
     opp-level = <416>;
     opp-peak-kBps = <7216000>;
    };

    opp-675000000 {
     opp-hz = /bits/ 64 <675000000>;
     opp-level = <384>;
     opp-peak-kBps = <7216000>;
    };

    opp-596000000 {
     opp-hz = /bits/ 64 <596000000>;
     opp-level = <320>;
     opp-peak-kBps = <6220000>;
    };

    opp-520000000 {
     opp-hz = /bits/ 64 <520000000>;
     opp-level = <256>;
     opp-peak-kBps = <6220000>;
    };

    opp-414000000 {
     opp-hz = /bits/ 64 <414000000>;
     opp-level = <192>;
     opp-peak-kBps = <4068000>;
    };

    opp-342000000 {
     opp-hz = /bits/ 64 <342000000>;
     opp-level = <128>;
     opp-peak-kBps = <2724000>;
    };

    opp-257000000 {
     opp-hz = /bits/ 64 <257000000>;
     opp-level = <64>;
     opp-peak-kBps = <1648000>;
    };
   };
  };

  adreno_smmu: iommu@5040000 {
   compatible = "qcom,sdm845-smmu-v2", "qcom,adreno-smmu", "qcom,smmu-v2";
   reg = <0 0x5040000 0 0x10000>;
   #iommu-cells = <1>;
   #global-interrupts = <2>;
   interrupts = <0 229 4>,
         <0 231 4>,
         <0 364 1>,
         <0 365 1>,
         <0 366 1>,
         <0 367 1>,
         <0 368 1>,
         <0 369 1>,
         <0 370 1>,
         <0 371 1>;
   clocks = <&gcc 33>,
            <&gcc 30>;
   clock-names = "bus", "iface";

   power-domains = <&gpucc 0>;
  };

  gmu: gmu@506a000 {
   compatible = "qcom,adreno-gmu-630.2", "qcom,adreno-gmu";

   reg = <0 0x506a000 0 0x30000>,
         <0 0xb280000 0 0x10000>,
         <0 0xb480000 0 0x10000>;
   reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
            <&gpucc 1>,
     <&gcc 18>,
     <&gcc 33>;
   clock-names = "gmu", "cxo", "axi", "memnoc";

   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx", "gx";

   iommus = <&adreno_smmu 5>;

   operating-points-v2 = <&gmu_opp_table>;

   status = "disabled";

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
     opp-level = <128>;
    };

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };
   };
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sdm845-dispcc";
   reg = <0 0x0af00000 0 0x10000>;
   clocks = <&rpmhcc 0>,
     <&gcc 21>,
     <&gcc 22>,
     <&dsi0_phy 0>,
     <&dsi0_phy 1>,
     <&dsi1_phy 0>,
     <&dsi1_phy 1>,
     <&dp_phy 0>,
     <&dp_phy 1>;
   clock-names = "bi_tcxo",
          "gcc_disp_gpll0_clk_src",
          "gcc_disp_gpll0_div_clk_src",
          "dsi0_phy_pll_out_byteclk",
          "dsi0_phy_pll_out_dsiclk",
          "dsi1_phy_pll_out_byteclk",
          "dsi1_phy_pll_out_dsiclk",
          "dp_link_clk_divsel_ten",
          "dp_vco_divided_clk_src_mux";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc_intc: interrupt-controller@b220000 {
   compatible = "qcom,sdm845-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>;
   qcom,pdc-ranges = <0 480 94>, <94 609 15>, <115 630 7>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  pdc_reset: reset-controller@b2e0000 {
   compatible = "qcom,sdm845-pdc-global";
   reg = <0 0x0b2e0000 0 0x20000>;
   #reset-cells = <1>;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sdm845-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <13>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sdm845-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <8>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_reset: reset-controller@c2a0000 {
   compatible = "qcom,sdm845-aoss-cc";
   reg = <0 0x0c2a0000 0 0x31000>;
   #reset-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sdm845-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupts = <0 389 1>;
   mboxes = <&apss_shared 0>;

   #clock-cells = <0>;

   cx_cdev: cx {
    #cooling-cells = <2>;
   };

   ebi_cdev: ebi {
    #cooling-cells = <2>;
   };
  };

  sram@c3f0000 {
   compatible = "qcom,sdm845-rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 481 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  sram@146bf000 {
   compatible = "qcom,sdm845-imem", "syscon", "simple-mfd";
   reg = <0 0x146bf000 0 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0 0 0x146bf000 0x1000>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sdm845-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>;
  };

  lpasscc: clock-controller@17014000 {
   compatible = "qcom,sdm845-lpasscc";
   reg = <0 0x17014000 0 0x1f004>, <0 0x17300000 0 0x200>;
   reg-names = "cc", "qdsp6ss";
   #clock-cells = <1>;
   status = "disabled";
  };

  gladiator_noc: interconnect@17900000 {
   compatible = "qcom,sdm845-gladiator-noc";
   reg = <0 0x17900000 0 0xd080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  watchdog@17980000 {
   compatible = "qcom,apss-wdt-sdm845", "qcom,kpss-wdt";
   reg = <0 0x17980000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  apss_shared: mailbox@17990000 {
   compatible = "qcom,sdm845-apss-shared";
   reg = <0 0x17990000 0 0x1000>;
   #mbox-cells = <1>;
  };

  apps_rsc: rsc@179c0000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x179c0000 0 0x10000>,
         <0 0x179d0000 0 0x10000>,
         <0 0x179e0000 0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sdm845-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sdm845-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0 0x17a00000 0 0x10000>,
         <0 0x17a60000 0 0x100000>;
   interrupts = <1 9 4>;

   msi-controller@17a40000 {
    compatible = "arm,gic-v3-its";
    msi-controller;
    #msi-cells = <1>;
    reg = <0 0x17a40000 0 0x20000>;
    status = "disabled";
   };
  };

  slimbam: dma-controller@17184000 {
   compatible = "qcom,bam-v1.7.0";
   qcom,controlled-remotely;
   reg = <0 0x17184000 0 0x2a000>;
   num-channels = <31>;
   interrupts = <0 164 4>;
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,num-ees = <2>;
   iommus = <&apps_smmu 0x1806 0x0>;
  };

  timer@17c90000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x17c90000 0 0x1000>;

   frame@17ca0000 {
    frame-number = <0>;
    interrupts = <0 7 4>,
          <0 6 4>;
    reg = <0x17ca0000 0x1000>,
          <0x17cb0000 0x1000>;
   };

   frame@17cc0000 {
    frame-number = <1>;
    interrupts = <0 8 4>;
    reg = <0x17cc0000 0x1000>;
    status = "disabled";
   };

   frame@17cd0000 {
    frame-number = <2>;
    interrupts = <0 9 4>;
    reg = <0x17cd0000 0x1000>;
    status = "disabled";
   };

   frame@17ce0000 {
    frame-number = <3>;
    interrupts = <0 10 4>;
    reg = <0x17ce0000 0x1000>;
    status = "disabled";
   };

   frame@17cf0000 {
    frame-number = <4>;
    interrupts = <0 11 4>;
    reg = <0x17cf0000 0x1000>;
    status = "disabled";
   };

   frame@17d00000 {
    frame-number = <5>;
    interrupts = <0 12 4>;
    reg = <0x17d00000 0x1000>;
    status = "disabled";
   };

   frame@17d10000 {
    frame-number = <6>;
    interrupts = <0 13 4>;
    reg = <0x17d10000 0x1000>;
    status = "disabled";
   };
  };

  osm_l3: interconnect@17d41000 {
   compatible = "qcom,sdm845-osm-l3";
   reg = <0 0x17d41000 0 0x1400>;

   clocks = <&rpmhcc 0>, <&gcc 165>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@17d43000 {
   compatible = "qcom,cpufreq-hw";
   reg = <0 0x17d43000 0 0x1400>, <0 0x17d45800 0 0x1400>;
   reg-names = "freq-domain0", "freq-domain1";

   interrupts-extended = <&lmh_cluster0 0>, <&lmh_cluster1 0>;

   clocks = <&rpmhcc 0>, <&gcc 165>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   status = "disabled";
   reg = <0 0x18800000 0 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_msa_mem>;
   clock-names = "cxo_ref_clk_pin";
   clocks = <&rpmhcc 8>;
   interrupts =
    <0 414 4>,
    <0 415 4>,
    <0 416 4>,
    <0 417 4>,
    <0 418 4>,
    <0 419 4>,
    <0 420 4>,
    <0 421 4>,
    <0 422 4>,
    <0 423 4>,
    <0 424 4>,
    <0 425 4>;
   iommus = <&apps_smmu 0x0040 0x1>;
  };
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster0_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster1_crit: cluster1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-modem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    q6_modem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6_hvx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    modem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };
};
# 9 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8005.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 5 "arch/arm64/boot/dts/qcom/pm8005.dtsi" 2


&spmi_bus {
 pm8005_lsid0: pmic@4 {
  compatible = "qcom,pm8005", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8005_gpio: gpios@c000 {
   compatible = "qcom,pm8005-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8005_gpio 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 pm8005_lsid1: pmic@5 {
  compatible = "qcom,pm8005", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8005_regulators: regulators {
   compatible = "qcom,pm8005-regulators";
  };
 };
};
# 10 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 5 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 2




/ {
 thermal-zones {
  pm8998-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm8998_temp>;

   trips {
    pm8998_alert0: pm8998-alert0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm8998_crit: pm8998-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8998_lsid0: pmic@0 {
  compatible = "qcom,pm8998", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8998_pon: pon@800 {
   compatible = "qcom,pm8998-pon";

   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pm8998_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };
  };

  pm8998_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm8998_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8998_coincell: coincell@2800 {
   compatible = "qcom,pm8941-coincell";
   reg = <0x2800>;

   status = "disabled";
  };

  pm8998_adc: adc@3100 {
   compatible = "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@6 {
    reg = <0x06>;
    label = "die_temp";
   };
  };

  pm8998_adc_tm: adc-tm@3400 {
   compatible = "qcom,spmi-adc-tm-hc";
   reg = <0x3400>;
   interrupts = <0x0 0x34 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pm8998_gpio: gpios@c000 {
   compatible = "qcom,pm8998-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8998_gpio 0 0 26>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 pm8998_lsid1: pmic@1 {
  compatible = "qcom,pm8998", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pmi8998.dtsi" 1




&spmi_bus {
 pmi8998_lsid0: pmic@2 {
  compatible = "qcom,pmi8998", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8998_gpio: gpios@c000 {
   compatible = "qcom,pmi8998-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmi8998_gpio 0 0 14>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmi8998_lsid1: pmic@3 {
  compatible = "qcom,pmi8998", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  labibb {
   compatible = "qcom,pmi8998-lab-ibb";

   ibb: ibb {
    interrupts = <0x3 0xdc 0x2 1>,
          <0x3 0xdc 0x0 4>;
    interrupt-names = "sc-err", "ocp";
   };

   lab: lab {
    interrupts = <0x3 0xde 0x1 1>,
          <0x3 0xde 0x0 8>;
    interrupt-names = "sc-err", "ocp";
   };
  };

  pmi8998_lpg: pwm {
   compatible = "qcom,pmi8998-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };

  pmi8998_wled: leds@d800 {
   compatible = "qcom,pmi8998-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <0x3 0xd8 0x1 1>,
         <0x3 0xd8 0x2 1>;
   interrupt-names = "ovp", "short";
   label = "backlight";

   status = "disabled";
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama.dtsi" 2

/ {
 qcom,msm-id = <321 0x20001>;
 qcom,board-id = <8 0>;

 gpio-keys {
  compatible = "gpio-keys";



  key-vol-down {
   label = "volume_down";
   gpios = <&pm8998_gpio 5 1>;
   linux,code = <114>;
   debounce-interval = <15>;
   gpio-key,wakeup;
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
 };

 vreg_s4a_1p8: pm8998-smps4 {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s4a_1p8";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&vph_pwr>;
 };

 reserved-memory {

  cont_splash_mem: memory@9d400000 {
   reg = <0x0 0x9d400000 0x0 0x2400000>;
   no-map;
  };

  ramoops@ffc00000 {
   compatible = "ramoops";
   reg = <0x0 0xffc00000 0x0 0x100000>;
   record-size = <0x10000>;
   console-size = <0x60000>;
   ftrace-size = <0x10000>;
   pmsg-size = <0x20000>;
   ecc-size = <16>;
   no-map;
  };
 };
};

&apps_rsc {
 pm8998-rpmh-regulators {
  compatible = "qcom,pm8998-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;
  vdd-s11-supply = <&vph_pwr>;
  vdd-s12-supply = <&vph_pwr>;
  vdd-s13-supply = <&vph_pwr>;
  vdd-l1-l27-supply = <&vreg_s7a_0p9>;
  vdd-l2-l8-l17-supply = <&vreg_s3a_1p3>;
  vdd-l3-l11-supply = <&vreg_s7a_0p9>;
  vdd-l4-l5-supply = <&vreg_s7a_0p9>;
  vdd-l6-supply = <&vph_pwr>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5a_1p9>;
  vdd-l9-supply = <&vreg_s5a_1p9>;
  vdd-l10-l23-l25-supply = <&src_vreg_bob>;
  vdd-l13-l19-l21-supply = <&src_vreg_bob>;
  vdd-l16-l28-supply = <&src_vreg_bob>;
  vdd-l18-l22-supply = <&src_vreg_bob>;
  vdd-l20-l24-supply = <&src_vreg_bob>;
  vdd-l26-supply = <&vreg_s3a_1p3>;
  vin-lvs-1-2-supply = <&vreg_s4a_1p8>;

  vreg_s2a_1p1: smps2 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1100000>;
  };

  vreg_s3a_1p3: smps3 {
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_s5a_1p9: smps5 {
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2040000>;
  };

  vreg_s7a_0p9: smps7 {
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1028000>;
  };

  vreg_l1a_0p9: ldo1 {
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2a_1p2: ldo2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-always-on;
  };

  vreg_l3a_1p0: ldo3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5a_0p8: ldo5 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6a_1p8: ldo6 {
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <1856000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a_1p8: ldo7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8a_1p2: ldo8 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1248000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9a_1p7: ldo9 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10a_1p7: ldo10 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11a_1p0: ldo11 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1048000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12a_1p8: ldo12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13a_1p8: ldo13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14a_1p8: ldo14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15a_1p8: ldo15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16a_2p7: ldo16 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
   regulator-initial-mode = <3>;
  };

  vreg_l17a_1p3: ldo17 {
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };

  vreg_l18a_2p7: ldo18 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l19a_2p7: ldo19 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   regulator-initial-mode = <3>;







   status = "disabled";
  };

  vreg_l20a_2p7: ldo20 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l21a_2p7: ldo21 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l22a_2p8: ldo22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l23a_3p0: ldo23 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };

  vreg_l24a_3p1: ldo24 {
   regulator-min-microvolt = <3088000>;
   regulator-max-microvolt = <3088000>;
   regulator-initial-mode = <3>;
  };

  vreg_l25a_3p0: ldo25 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };

  vreg_l26a_1p2: ldo26 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l28a_2p8: ldo28 {
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_lvs1a_1p8: lvs1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_lvs2a_1p8: lvs2 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };
 };

 pmi8998-rpmh-regulators {
  compatible = "qcom,pmi8998-rpmh-regulators";
  qcom,pmic-id = "b";

  src_vreg_bob: bob {
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3600000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8005-rpmh-regulators {
  compatible = "qcom,pm8005-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;

  vreg_s3c_0p6: smps3 {
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <600000>;
  };
 };
};

&gcc {
 protected-clocks = <188>,
   <187>,
   <189>,
   <190>,
   <191>;
};

&i2c5 {
 status = "okay";
 clock-frequency = <400000>;


};

&i2c10 {
 status = "okay";
 clock-frequency = <400000>;




};

&i2c14 {
 status = "okay";
 clock-frequency = <400000>;



};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&sdhc_2 {
 status = "okay";

 vmmc-supply = <&vreg_l21a_2p7>;
 vqmmc-supply = <&vreg_l13a_1p8>;
 cd-gpios = <&tlmm 126 0>;
 pinctrl-0 = <&sdc2_default_state>;
 pinctrl-names = "default";
 bus-width = <4>;
 no-sdio;
 no-emmc;
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <81 4>;

 sdc2_default_state: sdc2-default-state {
  clk {
   pins = "sdc2_clk";
   drive-strength = <16>;
   bias-disable;
  };

  cmd {
   pins = "sdc2_cmd";
   drive-strength = <10>;
   bias-pull-up;
  };

  data {
   pins = "sdc2_data";
   drive-strength = <10>;
   bias-pull-up;
  };
 };
};

&uart6 {
 status = "okay";
};

&uart9 {
 status = "okay";
};


&ufs_mem_hc { status = "disabled"; };
&ufs_mem_phy { status = "disabled"; };

&usb_1 {
 status = "okay";

 qcom,select-utmi-as-pipe-clk;
};

&usb_1_dwc3 {
 dr_mode = "peripheral";

 maximum-speed = "high-speed";
 phys = <&usb_1_hsphy>;
 phy-names = "usb2-phy";
};

&usb_1_hsphy {
 status = "okay";

 vdd-supply = <&vreg_l1a_0p9>;
 vdda-pll-supply = <&vreg_l12a_1p8>;
 vdda-phy-dpdm-supply = <&vreg_l24a_3p1>;
};
# 9 "arch/arm64/boot/dts/qcom/sdm845-sony-xperia-tama-apollo.dts" 2

/ {
 model = "Sony Xperia XZ2 Compact";
 compatible = "sony,apollo-row", "qcom,sdm845";
};
