<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ah_eeprom_v1.h source code [netbsd/sys/external/isc/atheros_hal/dist/ah_eeprom_v1.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="tpcMap "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ah_eeprom_v1.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>sys</a>/<a href='../../..'>external</a>/<a href='../..'>isc</a>/<a href='..'>atheros_hal</a>/<a href='./'>dist</a>/<a href='ah_eeprom_v1.h.html'>ah_eeprom_v1.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ah_eeprom_v1.h,v 1.1.1.1 2008/12/11 04:46:23 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_ATH_AH_EEPROM_V1_H_">_ATH_AH_EEPROM_V1_H_</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_ATH_AH_EEPROM_V1_H_" data-ref="_M/_ATH_AH_EEPROM_V1_H_">_ATH_AH_EEPROM_V1_H_</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="ah_eeprom.h.html">"ah_eeprom.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * EEPROM defines for Version 1 Crete EEPROM.</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> * The EEPROM is segmented into three sections:</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> *    PCI/Cardbus default configuration settings</i></td></tr>
<tr><th id="30">30</th><td><i> *    Cardbus CIS tuples and vendor-specific data</i></td></tr>
<tr><th id="31">31</th><td><i> *    Atheros-specific data</i></td></tr>
<tr><th id="32">32</th><td><i> *</i></td></tr>
<tr><th id="33">33</th><td><i> * EEPROM entries are read 32-bits at a time through the PCI bus</i></td></tr>
<tr><th id="34">34</th><td><i> * interface but are all 16-bit values.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Access to the Atheros-specific data is controlled by protection</i></td></tr>
<tr><th id="37">37</th><td><i> * bits and the data is checksum'd.  The driver reads the Atheros</i></td></tr>
<tr><th id="38">38</th><td><i> * data from the EEPROM at attach and caches it in its private state.</i></td></tr>
<tr><th id="39">39</th><td><i> * This data includes the local regulatory domain, channel calibration</i></td></tr>
<tr><th id="40">40</th><td><i> * settings, and phy-related configuration settings.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_MAC" data-ref="_M/AR_EEPROM_MAC">AR_EEPROM_MAC</dfn>(i)	(0x1f-(i))/* MAC address word */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_MAGIC" data-ref="_M/AR_EEPROM_MAGIC">AR_EEPROM_MAGIC</dfn>		0x3d	/* magic number */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_PROTECT" data-ref="_M/AR_EEPROM_PROTECT">AR_EEPROM_PROTECT</dfn>	0x3f	/* Atheros segment protect register */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_PROTOTECT_WP_128_191" data-ref="_M/AR_EEPROM_PROTOTECT_WP_128_191">AR_EEPROM_PROTOTECT_WP_128_191</dfn>	0x80</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_REG_DOMAIN" data-ref="_M/AR_EEPROM_REG_DOMAIN">AR_EEPROM_REG_DOMAIN</dfn>	0xbf	/* Current regulatory domain register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_ATHEROS_BASE" data-ref="_M/AR_EEPROM_ATHEROS_BASE">AR_EEPROM_ATHEROS_BASE</dfn>	0xc0	/* Base of Atheros-specific data */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_ATHEROS_MAX" data-ref="_M/AR_EEPROM_ATHEROS_MAX">AR_EEPROM_ATHEROS_MAX</dfn>	64	/* 64x2=128 bytes of EEPROM settings */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_ATHEROS" data-ref="_M/AR_EEPROM_ATHEROS">AR_EEPROM_ATHEROS</dfn>(n)	(AR_EEPROM_ATHEROS_BASE+(n))</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_VERSION" data-ref="_M/AR_EEPROM_VERSION">AR_EEPROM_VERSION</dfn>	AR_EEPROM_ATHEROS(1)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_ATHEROS_TP_SETTINGS" data-ref="_M/AR_EEPROM_ATHEROS_TP_SETTINGS">AR_EEPROM_ATHEROS_TP_SETTINGS</dfn>	0x09	/* Transmit power settings */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/AR_REG_DOMAINS_MAX" data-ref="_M/AR_REG_DOMAINS_MAX">AR_REG_DOMAINS_MAX</dfn>	4	/* # of Regulatory Domains */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AR_CHANNELS_MAX" data-ref="_M/AR_CHANNELS_MAX">AR_CHANNELS_MAX</dfn>		5	/* # of Channel calibration groups */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AR_TP_SETTINGS_SIZE" data-ref="_M/AR_TP_SETTINGS_SIZE">AR_TP_SETTINGS_SIZE</dfn>	11	/* # locations/Channel group */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AR_TP_SCALING_ENTRIES" data-ref="_M/AR_TP_SCALING_ENTRIES">AR_TP_SCALING_ENTRIES</dfn>	11	/* # entries in transmit power dBm-&gt;pcdac */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/*</i></td></tr>
<tr><th id="58">58</th><td><i> * NB: we store the rfsilent select+polarity data packed</i></td></tr>
<tr><th id="59">59</th><td><i> *     with the encoding used in later parts so values</i></td></tr>
<tr><th id="60">60</th><td><i> *     returned to applications are consistent.</i></td></tr>
<tr><th id="61">61</th><td><i> */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_RFSILENT_GPIO_SEL" data-ref="_M/AR_EEPROM_RFSILENT_GPIO_SEL">AR_EEPROM_RFSILENT_GPIO_SEL</dfn>	0x001c</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_RFSILENT_GPIO_SEL_S" data-ref="_M/AR_EEPROM_RFSILENT_GPIO_SEL_S">AR_EEPROM_RFSILENT_GPIO_SEL_S</dfn>	2</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_RFSILENT_POLARITY" data-ref="_M/AR_EEPROM_RFSILENT_POLARITY">AR_EEPROM_RFSILENT_POLARITY</dfn>	0x0002</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_RFSILENT_POLARITY_S" data-ref="_M/AR_EEPROM_RFSILENT_POLARITY_S">AR_EEPROM_RFSILENT_POLARITY_S</dfn>	1</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AR_I2DBM" data-ref="_M/AR_I2DBM">AR_I2DBM</dfn>(x)	((uint8_t)((x * 2) + 3))</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/*</i></td></tr>
<tr><th id="70">70</th><td><i> * Transmit power and channel calibration settings.</i></td></tr>
<tr><th id="71">71</th><td><i> */</i></td></tr>
<tr><th id="72">72</th><td><b>struct</b> <dfn class="type def" id="tpcMap" title='tpcMap' data-ref="tpcMap" data-ref-filename="tpcMap">tpcMap</dfn> {</td></tr>
<tr><th id="73">73</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="tpcMap::pcdac" title='tpcMap::pcdac' data-ref="tpcMap::pcdac" data-ref-filename="tpcMap..pcdac">pcdac</dfn>[<a class="macro" href="#55" title="11" data-ref="_M/AR_TP_SCALING_ENTRIES">AR_TP_SCALING_ENTRIES</a>];</td></tr>
<tr><th id="74">74</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="tpcMap::gainF" title='tpcMap::gainF' data-ref="tpcMap::gainF" data-ref-filename="tpcMap..gainF">gainF</dfn>[<a class="macro" href="#55" title="11" data-ref="_M/AR_TP_SCALING_ENTRIES">AR_TP_SCALING_ENTRIES</a>];</td></tr>
<tr><th id="75">75</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="tpcMap::rate36" title='tpcMap::rate36' data-ref="tpcMap::rate36" data-ref-filename="tpcMap..rate36">rate36</dfn>;</td></tr>
<tr><th id="76">76</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="tpcMap::rate48" title='tpcMap::rate48' data-ref="tpcMap::rate48" data-ref-filename="tpcMap..rate48">rate48</dfn>;</td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="tpcMap::rate54" title='tpcMap::rate54' data-ref="tpcMap::rate54" data-ref-filename="tpcMap..rate54">rate54</dfn>;</td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="tpcMap::regdmn" title='tpcMap::regdmn' data-ref="tpcMap::regdmn" data-ref-filename="tpcMap..regdmn">regdmn</dfn>[<a class="macro" href="#52" title="4" data-ref="_M/AR_REG_DOMAINS_MAX">AR_REG_DOMAINS_MAX</a>];</td></tr>
<tr><th id="79">79</th><td>};</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * Information retrieved from EEPROM.</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="(anonymous)::ee_version" title='(anonymous struct)::ee_version' data-ref="(anonymous)::ee_version" data-ref-filename="(anonymous)..ee_version">ee_version</dfn>;		<i>/* Version field */</i></td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="(anonymous)::ee_protect" title='(anonymous struct)::ee_protect' data-ref="(anonymous)::ee_protect" data-ref-filename="(anonymous)..ee_protect">ee_protect</dfn>;		<i>/* EEPROM protect field */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="(anonymous)::ee_antenna" title='(anonymous struct)::ee_antenna' data-ref="(anonymous)::ee_antenna" data-ref-filename="(anonymous)..ee_antenna">ee_antenna</dfn>;		<i>/* Antenna Settings */</i></td></tr>
<tr><th id="88">88</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="(anonymous)::ee_biasCurrents" title='(anonymous struct)::ee_biasCurrents' data-ref="(anonymous)::ee_biasCurrents" data-ref-filename="(anonymous)..ee_biasCurrents">ee_biasCurrents</dfn>;	<i>/* OB, DB */</i></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_thresh62" title='(anonymous struct)::ee_thresh62' data-ref="(anonymous)::ee_thresh62" data-ref-filename="(anonymous)..ee_thresh62">ee_thresh62</dfn>;		<i>/* thresh62 */</i></td></tr>
<tr><th id="90">90</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_xlnaOn" title='(anonymous struct)::ee_xlnaOn' data-ref="(anonymous)::ee_xlnaOn" data-ref-filename="(anonymous)..ee_xlnaOn">ee_xlnaOn</dfn>;		<i>/* External LNA timing */</i></td></tr>
<tr><th id="91">91</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_xpaOff" title='(anonymous struct)::ee_xpaOff' data-ref="(anonymous)::ee_xpaOff" data-ref-filename="(anonymous)..ee_xpaOff">ee_xpaOff</dfn>;		<i>/* Extern output stage timing */</i></td></tr>
<tr><th id="92">92</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_xpaOn" title='(anonymous struct)::ee_xpaOn' data-ref="(anonymous)::ee_xpaOn" data-ref-filename="(anonymous)..ee_xpaOn">ee_xpaOn</dfn>;		<i>/* Extern output stage timing */</i></td></tr>
<tr><th id="93">93</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_rfKill" title='(anonymous struct)::ee_rfKill' data-ref="(anonymous)::ee_rfKill" data-ref-filename="(anonymous)..ee_rfKill">ee_rfKill</dfn>;		<i>/* Single low bit signalling if RF Kill is implemented */</i></td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_devType" title='(anonymous struct)::ee_devType' data-ref="(anonymous)::ee_devType" data-ref-filename="(anonymous)..ee_devType">ee_devType</dfn>;		<i>/* Type: PCI, miniPCI, CB */</i></td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="(anonymous)::ee_regDomain" title='(anonymous struct)::ee_regDomain' data-ref="(anonymous)::ee_regDomain" data-ref-filename="(anonymous)..ee_regDomain">ee_regDomain</dfn>[<a class="macro" href="#52" title="4" data-ref="_M/AR_REG_DOMAINS_MAX">AR_REG_DOMAINS_MAX</a>];</td></tr>
<tr><th id="96">96</th><td>						<i>/* calibrated reg domains */</i></td></tr>
<tr><th id="97">97</th><td>	<b>struct</b> <a class="type" href="#tpcMap" title='tpcMap' data-ref="tpcMap" data-ref-filename="tpcMap">tpcMap</a>	<dfn class="decl field" id="(anonymous)::ee_tpc" title='(anonymous struct)::ee_tpc' data-ref="(anonymous)::ee_tpc" data-ref-filename="(anonymous)..ee_tpc">ee_tpc</dfn>[<a class="macro" href="#53" title="5" data-ref="_M/AR_CHANNELS_MAX">AR_CHANNELS_MAX</a>];</td></tr>
<tr><th id="98">98</th><td>} <dfn class="typedef" id="HAL_EEPROM_v1" title='HAL_EEPROM_v1' data-type='struct HAL_EEPROM_v1' data-ref="HAL_EEPROM_v1" data-ref-filename="HAL_EEPROM_v1">HAL_EEPROM_v1</dfn>;</td></tr>
<tr><th id="99">99</th><td><u>#<span data-ppcond="19">endif</span> /* _ATH_AH_EEPROM_V1_H_ */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ah_eeprom_v1.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ah_eeprom_v1.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
