# Written by Synplify Pro version map202003act, Build 065R. Synopsys Run ID: sid1599221187 
# Top Level Design Parameters 

# Clocks 
create_clock -period 4.000 -waveform {0.000 2.000} -name {RX_CLK_P} [get_ports {RX_CLK_P}] 
create_clock -period 6.250 -waveform {0.000 3.125} -name {PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160/CLK} [get_pins {PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160/CLK}] 
create_clock -period 10.000 -waveform {0.000 5.000} -name {PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock} [get_pins {PF_IOD_GENERIC_TX_C0_0/LANECTRL_ADDR_CMD_0/I_LANECTRL/TX_DQS_270}] 
create_clock -period 10.000 -waveform {0.000 5.000} -name {PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock} [get_pins {PF_IOD_GENERIC_TX_C0_0/LANECTRL_ADDR_CMD_0/I_LANECTRL/TX_DQS}] 

# Virtual Clocks 

# Generated Clocks 
create_generated_clock -name {PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0} -multiply_by {25} -divide_by {32} -source [get_pins {PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/REF_CLK_0}]  [get_pins {PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0}] 
create_generated_clock -name {PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV} -divide_by {4} -source [get_pins {PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/A}]  [get_pins {PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV}] 
create_generated_clock -name {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0} -multiply_by {4} -source [get_pins {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/REF_CLK_0}]  [get_pins {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0}] 
create_generated_clock -name {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1} -multiply_by {4} -source [get_pins {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/REF_CLK_0}]  [get_pins {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1}] 
create_generated_clock -name {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2} -divide_by {1} -source [get_pins {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/REF_CLK_0}]  [get_pins {PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2}] 

# Paths Between Clocks 

# Multicycle Constraints 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[1]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[10] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[6]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[1]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[10] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[2]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[1]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[10]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[1]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[10] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[3]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[1]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/cnt[1]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[10] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_msb[2]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/wait_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/wait_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/wait_cnt[2]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_lsb[10]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[10] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_flags_msb[3]}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[4]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_val[4]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_final[7]}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[5]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_val[5]}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_val[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[127] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[112] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[113] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[114] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[115] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[116] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[117] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[118] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[119] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[120] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[121] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[122] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[123] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[124] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[125] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[126] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[97] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[98] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[99] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[100] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[101] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[102] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[103] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[104] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[105] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[106] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[107] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[108] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[109] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[110] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[111] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[82] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[83] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[84] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[85] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[86] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[87] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[88] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[89] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[90] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[91] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[92] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[93] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[94] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[95] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[96] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[67] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[68] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[69] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[70] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[71] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[72] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[73] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[74] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[75] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[76] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[77] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[78] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[79] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[80] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[81] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[52] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[53] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[54] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[55] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[56] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[57] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[58] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[59] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[60] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[61] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[62] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[63] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[64] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[65] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[66] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[37] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[38] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[39] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[40] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[41] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[42] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[43] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[44] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[45] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[46] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[47] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[48] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[49] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[50] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[51] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[22] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[23] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[24] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[25] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[26] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[27] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[28] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[29] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[30] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[31] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[32] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[33] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[34] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[35] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[36] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[7] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[8] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[9] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[10] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[11] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[12] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[13] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[14] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[15] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[16] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[17] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[18] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[19] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[20] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[21] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_flags_lsb[6]}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_val[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/rx_trng_done}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/calc_done}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_set}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_end_set}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_set}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_nxt_set}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/rx_err}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_CLR_FLGS}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_LOAD}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_MOVE}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_RESET_LANE}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_set}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_start_set}] 
set_multicycle_path 3 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_set}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_late_init_set}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clk_align_done}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tapcnt_offset[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/tap_cnt[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state[2]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/timeout_cnt[7]}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_found_lsb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_found_lsb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_found_msb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_found_msb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_not_found_lsb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_not_found_lsb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/early_not_found_msb_d}] 
set_multicycle_path 2 -setup -from [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[0] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[1] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[2] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[3] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[4] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[6] PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[7]}] -to [get_cells {PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/late_not_found_msb_d}] 

# Point-to-point Delay Constraints 

# False Path Constraints 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[1]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[1]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[1]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[1]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[7] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[7] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[124] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[125] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[126] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[127] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[109] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[110] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[111] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[112] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[113] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[114] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[115] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[116] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[117] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[118] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[119] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[120] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[121] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[122] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[123] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[94] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[95] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[96] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[97] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[98] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[99] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[100] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[101] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[102] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[103] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[104] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[105] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[106] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[107] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[108] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[79] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[80] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[81] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[82] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[83] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[84] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[85] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[86] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[87] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[88] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[89] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[90] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[91] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[92] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[93] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[64] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[65] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[66] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[67] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[68] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[69] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[70] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[71] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[72] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[73] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[74] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[75] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[76] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[77] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[78] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[49] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[50] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[51] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[52] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[53] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[54] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[55] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[56] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[57] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[58] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[59] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[60] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[61] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[62] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[63] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[34] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[35] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[36] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[37] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[38] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[39] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[40] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[41] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[42] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[43] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[44] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[45] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[46] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[47] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[48] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[19] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[20] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[21] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[22] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[23] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[24] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[25] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[26] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[27] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[28] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[29] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[30] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[31] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[32] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[33] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[7] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[8] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[9] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[10] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[11] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[12] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[13] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[14] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[15] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[16] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[17] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[18] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[117] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[118] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[119] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[120] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[121] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[122] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[123] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[124] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[125] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[126] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[127] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[102] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[103] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[104] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[105] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[106] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[107] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[108] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[109] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[110] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[111] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[112] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[113] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[114] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[115] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[116] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[87] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[88] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[89] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[90] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[91] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[92] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[93] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[94] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[95] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[96] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[97] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[98] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[99] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[100] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[101] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[72] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[73] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[74] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[75] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[76] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[77] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[78] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[79] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[80] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[81] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[82] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[83] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[84] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[85] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[86] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[57] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[58] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[59] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[60] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[61] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[62] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[63] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[64] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[65] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[66] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[67] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[68] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[69] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[70] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[71] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[42] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[43] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[44] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[45] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[46] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[47] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[48] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[49] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[50] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[51] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[52] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[53] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[54] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[55] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[56] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[27] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[28] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[29] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[30] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[31] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[32] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[33] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[34] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[35] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[36] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[37] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[38] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[39] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[40] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[41] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[12] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[13] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[14] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[15] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[16] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[17] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[18] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[19] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[20] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[21] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[22] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[23] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[24] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[25] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[26] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[7] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[8] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[9] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[10] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[11]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[7]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[7] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[7] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/sig_rx_BIT_ALGN_CLR_FLGS}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_cur_set}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/mv_up_fg}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/mv_dn_fg}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[1]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[1]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tap_cnt[1]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/cnt[1]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st1[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end2[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[7] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[7] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_nxt[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_upd[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[124] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[125] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[126] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[127] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[109] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[110] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[111] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[112] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[113] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[114] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[115] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[116] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[117] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[118] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[119] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[120] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[121] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[122] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[123] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[94] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[95] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[96] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[97] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[98] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[99] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[100] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[101] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[102] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[103] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[104] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[105] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[106] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[107] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[108] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[79] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[80] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[81] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[82] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[83] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[84] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[85] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[86] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[87] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[88] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[89] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[90] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[91] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[92] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[93] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[64] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[65] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[66] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[67] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[68] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[69] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[70] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[71] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[72] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[73] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[74] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[75] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[76] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[77] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[78] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[49] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[50] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[51] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[52] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[53] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[54] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[55] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[56] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[57] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[58] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[59] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[60] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[61] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[62] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[63] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[34] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[35] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[36] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[37] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[38] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[39] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[40] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[41] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[42] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[43] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[44] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[45] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[46] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[47] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[48] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[19] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[20] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[21] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[22] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[23] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[24] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[25] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[26] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[27] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[28] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[29] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[30] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[31] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[32] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[33] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[7] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[8] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[9] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[10] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[11] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[12] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[13] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[14] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[15] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[16] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[17] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[18] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_val[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[117] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[118] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[119] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[120] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[121] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[122] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[123] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[124] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[125] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[126] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[127] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[102] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[103] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[104] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[105] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[106] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[107] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[108] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[109] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[110] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[111] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[112] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[113] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[114] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[115] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[116] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[87] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[88] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[89] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[90] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[91] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[92] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[93] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[94] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[95] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[96] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[97] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[98] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[99] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[100] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[101] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[72] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[73] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[74] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[75] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[76] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[77] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[78] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[79] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[80] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[81] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[82] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[83] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[84] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[85] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[86] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[57] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[58] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[59] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[60] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[61] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[62] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[63] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[64] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[65] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[66] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[67] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[68] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[69] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[70] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[71] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[42] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[43] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[44] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[45] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[46] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[47] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[48] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[49] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[50] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[51] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[52] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[53] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[54] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[55] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[56] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[27] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[28] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[29] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[30] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[31] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[32] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[33] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[34] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[35] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[36] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[37] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[38] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[39] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[40] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[41] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[12] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[13] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[14] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[15] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[16] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[17] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[18] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[19] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[20] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[21] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[22] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[23] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[24] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[25] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[26] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[7] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[8] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[9] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[10] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_flags[11]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/late_val[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_st2[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_late_diff[7]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[7] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[7] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/noearly_nolate_diff_start[3]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[6]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/no_early_no_late_val_end1[6]}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/sig_rx_BIT_ALGN_CLR_FLGS}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_cur_set}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/mv_up_fg}] 
set_false_path -from [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[0] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[1] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[2] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[3] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[4] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[5] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[6] CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/timeout_cnt[7]}] -to [get_cells {CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/mv_dn_fg}] 

# Output Load Constraints 

# Driving Cell Constraints 

# Input Delay Constraints 

# Output Delay Constraints 

# Wire Loads 

# Other Constraints 

# syn_hier Attributes 

# set_case Attributes 

# Clock Delay Constraints 
set_clock_groups -asynchronous -group [get_clocks {PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock}]
set_clock_groups -asynchronous -group [get_clocks {PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock}]

# syn_mode Attributes 

# Cells 

# Port DRC Rules 

# Input Transition Constraints 

# Unused constraints (intentionally commented out) 
# set_false_path -to [get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
# set_false_path -to [get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
# set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.LOAD_PHASE_N }]
# set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_DIRECTION }]
# set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_ROTATE }]
# set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT0_SEL }]
# set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT1_SEL }]
# set_false_path -from [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.hold_state_flag }] -to [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.current_state[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
# set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]
# set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]


# Non-forward-annotatable constraints (intentionally commented out) 

# Block Path constraints 

