{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766596338229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766596338229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 19:12:18 2025 " "Processing started: Wed Dec 24 19:12:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766596338229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766596338229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766596338229 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1766596338385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycle " "Found entity 1: singleCycle" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/alu_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_processor " "Found entity 1: tb_processor" {  } { { "tb_processor.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/tb_processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766596338440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766596338440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycle " "Elaborating entity \"singleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766596338457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst7 " "Elaborating entity \"alu\" for hierarchy \"alu:inst7\"" {  } { { "singleCycle.bdf" "inst7" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 232 1480 1680 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:inst4 " "Elaborating entity \"register_block\" for hierarchy \"register_block:inst4\"" {  } { { "singleCycle.bdf" "inst4" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 192 904 1136 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338461 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_block.v(25) " "Verilog HDL Always Construct warning at register_block.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_block.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/register_block.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766596338463 "|singleCycle|register_block:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "singleCycle.bdf" "control_unit" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 16 424 624 160 "control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inst2 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inst2\"" {  } { { "singleCycle.bdf" "inst2" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 240 304 504 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338464 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_memory.v(5) " "Net \"rom.data_a\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1766596338467 "|singleCycle|instruction_memory:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_memory.v(5) " "Net \"rom.waddr_a\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1766596338467 "|singleCycle|instruction_memory:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_memory.v(5) " "Net \"rom.we_a\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1766596338467 "|singleCycle|instruction_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_block " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_block\"" {  } { { "singleCycle.bdf" "program_counter_block" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 224 40 232 336 "program_counter_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "singleCycle.bdf" "adder" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 112 152 312 192 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:inst11 " "Elaborating entity \"mux16\" for hierarchy \"mux16:inst11\"" {  } { { "singleCycle.bdf" "inst11" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 224 2064 2224 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst9 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst9\"" {  } { { "singleCycle.bdf" "inst9" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 224 1744 1976 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.v(21) " "Verilog HDL assignment warning at data_memory.v(21): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.v" "" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/data_memory.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766596338472 "|singleCycle|data_memory:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:inst6 " "Elaborating entity \"mux3\" for hierarchy \"mux3:inst6\"" {  } { { "singleCycle.bdf" "inst6" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 224 624 776 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:inst8 " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:inst8\"" {  } { { "singleCycle.bdf" "inst8" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 464 1024 1256 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:inst5 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:inst5\"" {  } { { "singleCycle.bdf" "inst5" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 392 344 504 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766596338476 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:inst9\|ram " "RAM logic \"data_memory:inst9\|ram\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "ram" { Text "D:/CSE/7th_term/Arch/arch_project/single_cycle/data_memory.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1766596338639 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1766596338639 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[14\] GND " "Pin \"test_inst\[14\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[12\] GND " "Pin \"test_inst\[12\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[11\] GND " "Pin \"test_inst\[11\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[10\] GND " "Pin \"test_inst\[10\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[8\] GND " "Pin \"test_inst\[8\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[5\] GND " "Pin \"test_inst\[5\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[4\] GND " "Pin \"test_inst\[4\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_inst\[3\] GND " "Pin \"test_inst\[3\]\" is stuck at GND" {  } { { "singleCycle.bdf" "" { Schematic "D:/CSE/7th_term/Arch/arch_project/single_cycle/singleCycle.bdf" { { 536 128 304 552 "test_inst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766596341696 "|singleCycle|test_inst[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1766596341696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1766596341856 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766596345190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766596345460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766596345460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7385 " "Implemented 7385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766596345801 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766596345801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7335 " "Implemented 7335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766596345801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766596345801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766596345817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 19:12:25 2025 " "Processing ended: Wed Dec 24 19:12:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766596345817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766596345817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766596345817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766596345817 ""}
