<!DOCTYPE html>
<html dir="ltr" class="client-js ve-not-available" lang="en"><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta charset="UTF-8"><title>MIPS architecture - Wikipedia, the free encyclopedia</title>
<meta http-equiv="X-UA-Compatible" content="IE=EDGE"><meta name="generator" content="MediaWiki 1.23wmf13">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit">
<link rel="edit" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit">
<link rel="apple-touch-icon" href="http://bits.wikimedia.org/apple-touch/wikipedia.png">
<link rel="shortcut icon" href="http://bits.wikimedia.org/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="http://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="http://en.wikipedia.org/w/api.php?action=rsd">
<link rel="copyright" href="http://creativecommons.org/licenses/by-sa/3.0/">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="http://en.wikipedia.org/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="canonical" href="http://en.wikipedia.org/wiki/MIPS_architecture">
<link rel="stylesheet" href="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load_002.css">
<style>
.wbc-editpage{list-style:none none;text-align:right;padding-right:.5em !important}.wbc-editpage > a{padding-left:11px;background:no-repeat left center}.wbc-editpage > a:link,.wbc-editpage > a:visited{background-image:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAoAAAAKBAMAAAB/HNKOAAAAD1BMVEUZAAD///95eXmqqqrY2NjEIQ0cAAAAAXRSTlMAQObYZgAAACdJREFUCNdjYGBgYGIAASUFENNJCUiqmADZTM5OqExFFZAKRSG4YgBjcwODynSgDwAAAABJRU5ErkJggg==);background-image:url(//bits.wikimedia.org/static-1.23wmf13/extensions/Wikidata/extensions/Wikibase/client/resources/images/WBC-Asset-Pencil.png?2014-02-06T15:18:20Z)!ie;color:#797979 !important}.wbc-editpage > a:hover{background-image:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAoAAAAKBAMAAAB/HNKOAAAAD1BMVEWBAADY2Nj///8GRa0zZrtW2AECAAAAAXRSTlMAQObYZgAAACdJREFUCNdjYGBgYGYAAWMDEFPYGEgaOgLZzCLCqEwjQ5AKI2W4YgBg5QOTQPzBuAAAAABJRU5ErkJggg==);background-image:url(//bits.wikimedia.org/static-1.23wmf13/extensions/Wikidata/extensions/Wikibase/client/resources/images/WBC-Asset-Pencil-Hover.png?2014-02-06T15:18:20Z)!ie;color:#0645AD !important}
/* cache key: enwiki:resourceloader:filter:minify-css:7:24b555862548c96f95a9d3163d25f78d */</style><style>
@media print{#centralNotice{display:none}}
/* cache key: enwiki:resourceloader:filter:minify-css:7:ddb0c98a055632ae8e349c9cf48ac703 */
@-webkit-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-webkit-transform:translateY(-20px)}100%{opacity:1;-webkit-transform:translateY(0)}}@-moz-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-moz-transform:translateY(-20px)}100%{opacity:1;-moz-transform:translateY(0)}}@-o-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-o-transform:translateY(-20px)}100%{opacity:1;-o-transform:translateY(0)}}@keyframes centralAuthPPersonalAnimation{0%{opacity:0;transform:translateY(-20px)}100%{opacity:1;transform:translateY(0)}}.centralAuthPPersonalAnimation{-webkit-animation-duration:1s;-moz-animation-duration:1s;-o-animation-duration:1s;animation-duration:1s;-webkit-animation-fill-mode:both;-moz-animation-fill-mode:both;-o-animation-fill-mode:both;animation-fill-mode:both;-webkit-animation-name:centralAuthPPersonalAnimation;-moz-animation-name:centralAuthPPersonalAnimation;-o-animation-name:centralAuthPPersonalAnimation;animation-name:centralAuthPPersonalAnimation}
/* cache key: enwiki:resourceloader:filter:minify-css:7:0dcacc990dd02e7db9669ab3090b80f1 */
.mw-editsection{white-space:nowrap;padding-right:0.25em; unicode-bidi:-moz-isolate;unicode-bidi:-webkit-isolate;unicode-bidi:isolate}.mw-editsection-divider{color:#555} .mw-content-ltr .mw-editsection-expanded .mw-editsection-bracket:first-of-type,.mw-content-rtl .mw-editsection-expanded .mw-editsection-bracket:not(:first-of-type){margin-left:-0.25em;margin-right:0.25em;color:#555} .mw-content-rtl .mw-editsection-expanded .mw-editsection-bracket:first-of-type,.mw-content-ltr .mw-editsection-expanded .mw-editsection-bracket:not(:first-of-type){margin-right:-0.25em;margin-left:0.25em;color:#555}.ve-tabmessage-appendix{font-size:0.7em;vertical-align:top;line-height:1.43em;padding-left:0.5em; background-image:none !important;display:inline !important}
/* cache key: enwiki:resourceloader:filter:minify-css:7:10d5f32d441941e72673fc73cdfe14a9 */</style><style>
.wp-teahouse-question-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}#wp-th-question-ask{float:right}.wp-teahouse-ask a.external{background-image:none !important}.wp-teahouse-respond-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}.wp-th-respond{float:right}.wp-teahouse-respond a.external{background-image:none !important}
/* cache key: enwiki:resourceloader:filter:minify-css:7:ba4e3603af357b5172e85672664d39a8 */
.referencetooltip{position:absolute;list-style:none;list-style-image:none;opacity:0;font-size:10px;margin:0;z-index:5;padding:0}.referencetooltip li{border:#080086 2px solid;max-width:260px;padding:10px 8px 13px 8px;margin:0px;background-color:#F7F7F7;box-shadow:2px 4px 2px rgba(0,0,0,0.3);-moz-box-shadow:2px 4px 2px rgba(0,0,0,0.3);-webkit-box-shadow:2px 4px 2px rgba(0,0,0,0.3)}.referencetooltip li+li{margin-left:7px;margin-top:-2px;border:0;padding:0;height:3px;width:0px;background-color:transparent;box-shadow:none;-moz-box-shadow:none;-webkit-box-shadow:none;border-top:12px #080086 solid;border-right:7px transparent solid;border-left:7px transparent solid}.referencetooltip>li+li::after{content:'';border-top:8px #F7F7F7 solid;border-right:5px transparent solid;border-left:5px transparent solid;margin-top:-12px;margin-left:-5px;z-index:1;height:0px;width:0px;display:block}.client-js body .referencetooltip li li{border:none;box-shadow:none;-moz-box-shadow:none;-webkit-box-shadow:none;height:auto;width:auto;margin:auto;padding:0;position:static}.RTflipped{padding-top:13px}.referencetooltip.RTflipped li+li{position:absolute;top:2px;border-top:0;border-bottom:12px #080086 solid}.referencetooltip.RTflipped li+li::after{border-top:0;border-bottom:8px #F7F7F7 solid;position:absolute;margin-top:7px}.RTsettings{float:right;height:16px;width:16px;cursor:pointer;background-image:url(//upload.wikimedia.org/wikipedia/commons/e/ed/Cog.png);margin-top:-9px;margin-right:-7px;-webkit-transition:opacity 0.15s;-moz-transition:opacity 0.15s;-o-transition:opacity 0.15s;-ms-transition:opacity 0.15s;transition:opacity 0.15s;opacity:0.6;filter:alpha(opacity=60)}.RTsettings:hover{opacity:1;filter:alpha(opacity=100)}.RTTarget{border:#080086 2px solid}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3c614aa75cecefe56b27b5e3c9197b7e */
div#editpage-specialchars{display:block;margin-top:.5em;border:1px solid #c0c0c0;padding:.3em}
/* cache key: enwiki:resourceloader:filter:minify-css:7:29386c84f9c8f19dfb410df7e5be154b */
#container{position:relative;min-height:100%}#container,video{width:100%;height:100%}#playerContainer{overflow:hidden;position:relative;height:100%;background:#000}#videoHolder{position:relative;overflow:hidden}.fullscreen #playerContainer{position:absolute !important;width:100% !important;height:100%! important;z-index:9999;min-height:100%;top:0;left:0;margin:0}.mwEmbedPlayer{width:100%;height:100%;overflow:hidden;position:absolute;top:0;left:0}.modal_editor{ left:10px;top:10px;right:10px;bottom:10px;position:fixed;z-index:100}.displayHTML a:visited{color:white}.loadingSpinner{width:32px;height:32px;display:block;padding:0px;background-image:url(//bits.wikimedia.org/static-1.23wmf13/extensions/MwEmbedSupport/MwEmbedModules/MwEmbedSupport/skins/common/images/loading_ani.gif?2014-02-06T15:16:40Z)}.mw-imported-resource{border:thin solid black}.kaltura-icon{background-image:url(//bits.wikimedia.org/static-1.23wmf13/extensions/MwEmbedSupport/MwEmbedModules/MwEmbedSupport/skins/common/images/kaltura_logo_sm_transparent.png?2014-02-06T15:16:40Z) !important;background-repeat:no-repeat;display:block;height:12px;width:12px;margin-top:2px !important;margin-left:3px !important}.mw-fullscreen-overlay{background:rgb(0,0,0) none repeat scroll 0% 0%;position:fixed;top:0pt;left:0pt;width:100%;height:100%;-moz-background-clip:border;-moz-background-origin:padding;-moz-background-inline-policy:continuous} .play-btn-large{width:70px;height:53px;background :url(//bits.wikimedia.org/static-1.23wmf13/extensions/MwEmbedSupport/MwEmbedModules/MwEmbedSupport/skins/common/images/player_big_play_button.png?2014-02-06T15:16:40Z);position :absolute;cursor :pointer;border :none !important;z-index :1}.play-btn-large:hover{background :url(//bits.wikimedia.org/static-1.23wmf13/extensions/MwEmbedSupport/MwEmbedModules/MwEmbedSupport/skins/common/images/player_big_play_button_hover.png?2014-02-06T15:16:40Z)}.carouselContainer{position :absolute;width :100%;z-index :2}.carouselVideoTitle{position :absolute;top :0px;left :0px;width :100%;background :rgba(0,0,0,0.8);color :white;font-size :small;font-weight :bold;z-index :2}.carouselVideoTitleText{display :block;padding :10px 10px 10px 20px}.carouselTitleDuration{position :absolute;top :0px;right :0px;padding :2px;background-color :#5A5A5A;color :#D9D9D9;font-size :smaller;z-index :2}.carouselImgTitle{position :absolute;width :100%;text-align :center;color :white;font-size :small;background :rgba(0,0,0,0.4)}.carouselImgDuration{position :absolute;top :2px;left :2px;background :rgba( 0,0,0,0.7 );color :white;padding :1px 6px;font-size :small}.carouselPrevButton,.carouselNextButton{display :block;position :absolute;bottom:23px}.carouselPrevButton{left :5px}.carouselNextButton{right:6px}.alert-container{-webkit-border-radius:3px;-moz-border-radius:3px;border-radius:3px;background-image:linear-gradient(bottom,rgb(215,215,215) 4%,rgb(230,230,230) 55%,rgb(255,255,255) 100%);background-image:-o-linear-gradient(bottom,rgb(215,215,215) 4%,rgb(230,230,230) 55%,rgb(255,255,255) 100%);background-image:-moz-linear-gradient(bottom,rgb(215,215,215) 4%,rgb(230,230,230) 55%,rgb(255,255,255) 100%);background-image:-webkit-linear-gradient(bottom,rgb(215,215,215) 4%,rgb(230,230,230) 55%,rgb(255,255,255) 100%);background-image:-ms-linear-gradient(bottom,rgb(215,215,215) 4%,rgb(230,230,230) 55%,rgb(255,255,255) 100%);background-image:-webkit-gradient(linear,left bottom,left top,color-stop(0.04,rgb(215,215,215)),color-stop(0.55,rgb(230,230,230)),color-stop(1,rgb(255,255,255)));margin:auto;position:absolute;top:0;left:0;right:0;bottom:0;max-width:80%;max-height:30%}.alert-title{background-color :#E6E6E6;padding :5px;border-bottom :1px solid #D1D1D1;font-weight :normal !important;font-size:14px !important;-webkit-border-top-left-radius:3px;-moz-border-radius-topleft:3px;border-top-left-radius:3px;-webkit-border-top-right-radius:3px;-moz-border-radius-topright:3px;border-top-right-radius:3px }.alert-message{padding :5px;font-weight :normal !important;text-align:center;font-size:14px !important}.alert-buttons-container{text-align:center;padding-bottom:5px}.alert-button{background-color:#474747;color:white;-webkit-border-radius:.5em;-moz-border-radius:.5em;border-radius:.5em;padding:2px 10px;background-image:linear-gradient(bottom,rgb(25,25,25) 4%,rgb(47,47,47) 55%,rgb(71,71,71) 68%);background-image:-o-linear-gradient(bottom,rgb(25,25,25) 4%,rgb(47,47,47) 55%,rgb(71,71,71) 68%);background-image:-moz-linear-gradient(bottom,rgb(25,25,25) 4%,rgb(47,47,47) 55%,rgb(71,71,71) 68%);background-image:-webkit-linear-gradient(bottom,rgb(25,25,25) 4%,rgb(47,47,47) 55%,rgb(71,71,71) 68%);background-image:-ms-linear-gradient(bottom,rgb(25,25,25) 4%,rgb(47,47,47) 55%,rgb(71,71,71) 68%);background-image:-webkit-gradient( linear,left bottom,left top,color-stop(0.04,rgb(25,25,25)),color-stop(0.55,rgb(47,47,47)),color-stop(0.68,rgb(71,71,71)) )}.alert-text{color :black !important}
/* cache key: enwiki:resourceloader:filter:minify-css:7:51c6a1c23fe00554dd53040de37fdf09 */</style><style>
.cite-accessibility-label{position:absolute !important; top:-99999px;clip:rect(1px 1px 1px 1px); clip:rect(1px,1px,1px,1px);padding:0 !important;border:0 !important;height:1px !important;width:1px !important;overflow:hidden}
/* cache key: enwiki:resourceloader:filter:minify-css:7:6989008023386f50501783f5c5ff5345 */
.suggestions{overflow:hidden;position:absolute;top:0;left:0;width:0;border:none;z-index:1099;padding:0;margin:-1px -1px 0 0} html > body .suggestions{margin:-1px 0 0 0}.suggestions-special{position:relative;background-color:white;cursor:pointer;border:solid 1px #aaaaaa;padding:0;margin:0;margin-top:-2px;display:none;padding:0.25em 0.25em;line-height:1.25em}.suggestions-results{background-color:white;cursor:pointer;border:solid 1px #aaaaaa;padding:0;margin:0}.suggestions-result{color:black;margin:0;line-height:1.5em;padding:0.01em 0.25em;text-align:left}.suggestions-result-current{background-color:#4C59A6;color:white}.suggestions-special .special-label{color:gray;text-align:left}.suggestions-special .special-query{color:black;font-style:italic;text-align:left}.suggestions-special .special-hover{background-color:silver}.suggestions-result-current .special-label,.suggestions-result-current .special-query{color:white}.autoellipsis-matched,.highlight{font-weight:bold}
/* cache key: enwiki:resourceloader:filter:minify-css:7:9780324491b653a3780e2d029bdc140c */
.mw-collapsible-toggle{float:right;-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none} caption .mw-collapsible-toggle{float:none} li .mw-collapsible-toggle{float:none} .mw-collapsible-toggle-li{list-style:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:6c1d24e90626cec584f0869483f983e7 */
.postedit-container{margin:0 auto;position:fixed;top:0;height:0;left:50%;z-index:1000;font-size:13px}.postedit-container:hover{cursor:pointer}.postedit{position:relative;top:0.6em;left:-50%;padding:.6em 3.6em .6em 1.1em;line-height:1.5625em;color:#626465;background-color:#f4f4f4;border:1px solid #dcd9d9;text-shadow:0 0.0625em 0 rgba(255,255,255,0.5);border-radius:5px;-webkit-box-shadow:0 2px 5px 0 #ccc;box-shadow:0 2px 5px 0 #ccc;-webkit-transition:all 0.25s ease-in-out;-moz-transition:all 0.25s ease-in-out;-ms-transition:all 0.25s ease-in-out;-o-transition:all 0.25s ease-in-out;transition:all 0.25s ease-in-out}.skin-monobook .postedit{top:6em !important}.postedit-faded{opacity:0}.postedit-icon{padding-left:41px;  line-height:25px;background-repeat:no-repeat;background-position:8px 50%}.postedit-icon-checkmark{background-image:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAMAAAAoLQ9TAAABblBMVEUAAAD///////9PfTf///80aRdTgjn///9Feij///////////9Rfzf///////////9PfjZRgDh1o1xOfTb///////+bwYqLtnj///////9PfTa82K////9WhT6YxIL///9QgDdTgzr////////j7uDl7eLq8efi693k7OH///////9UhjuBr2rp9uRUhjr///9YljVKgir///9WiTlYjT3////9/v57vFlbkT5PjC9dlD/5/fhuq09stUTs9uhxuElctCpfnT1huDFloEZloUZmpENmvDZpvDxpvTxqvjxrvT5rvT9rwTxsqktswD5uwkBvuUdxw0NztFBztU9ztVBzwkp0tlJ1xkd2t1R3uVR4w1F4xk54x014yE15uVZ5v1R5xVB6v1R7yFJ8wVh9xVl9yFR9yVd9ylN+xVh+yFd/x1l/yFeAylmEx1+Ny2uY0Hqe04Wj1Ymv3Ze33qLD47TJ5L3O6cPU7Mrq9eb2+/Q4j37OAAAAQHRSTlMAAQIEBAUFBQwPFB4fJCUoKiosQEhJS01RUlZZXmdydXaChYuSlJSWmJmoq6uur8LExcvM19fg5ejt8fX2+Pr7SljgewAAAKpJREFUGBkFwQNCAwAAAMDLtl3LtrG4rWXbtvX77gAgZ6grFwC0bhwNVgKgdPZx8b0dgLi+s7Wn0VoAqpfOI9+BNADZI7fLrz2pSEwGHZuH+78lSK8ZLkLezF3ooyUG3VPXq2USei9WngeyoG195yBYWDF3E/2pAhl1e9Gr8bGT+bfOFCC2fnvh4X7rcqIAQNNu+HT6sxkAjceTL/2ZAIhv+PorBwBJxfkA//dFHSCBy/UTAAAAAElFTkSuQmCC);background-image:url(//bits.wikimedia.org/static-1.23wmf13/resources/mediawiki.action/images/green-checkmark.png?2014-02-06T15:13:20Z)!ie;background-position:left}.postedit-close{position:absolute;padding:0 .8em;right:0;top:0;font-size:1.25em;font-weight:bold;line-height:2.3em;color:black;text-shadow:0 0.0625em 0 white;text-decoration:none;opacity:0.2;filter:alpha(opacity=20)}.postedit-close:hover{color:black;text-decoration:none;opacity:0.4;filter:alpha(opacity=40)}
/* cache key: enwiki:resourceloader:filter:minify-css:7:81000c39900e43590e77342bac525e9a */</style><style>
.suggestions a.mw-searchSuggest-link,.suggestions a.mw-searchSuggest-link:hover,.suggestions a.mw-searchSuggest-link:active,.suggestions a.mw-searchSuggest-link:focus{text-decoration:none;color:black}.suggestions-result-current a.mw-searchSuggest-link,.suggestions-result-current a.mw-searchSuggest-link:hover,.suggestions-result-current a.mw-searchSuggest-link:active,.suggestions-result-current a.mw-searchSuggest-link:focus{color:white}
/* cache key: enwiki:resourceloader:filter:minify-css:7:52b1797f70c7e4094dfa4191101944e8 */</style><meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load.css">
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>

<script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load_004.php"></script><script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load.php"></script><style title="spinjs"></style>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"MIPS_architecture","wgTitle":"MIPS architecture","wgCurRevisionId":594782035,"wgRevisionId":594782035,"wgArticleId":20170,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with unsourced statements","Articles with unsourced statements from February 2014","Wikipedia articles needing clarification from June 2009","Vague or ambiguous time from May 2013","Articles with unsourced statements from May 2013","All articles with specifically marked weasel-worded phrases","Articles with specifically marked weasel-worded phrases from March 2009","Pages containing cite templates with deprecated parameters","Use dmy dates from January 2012","1981 introductions","Advanced RISC Computing","Instruction set architectures","MIPS Technologies"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"MIPS_architecture","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"templateEditor":false,"templates":false,"preview":false,"previewDialog":false,"publish":false,"toc":false},"wgArticleFeedbackv5Permissions":{"aft-reader":true,"aft-member":false,"aft-editor":false,"aft-monitor":false,"aft-administrator":false,"aft-oversighter":false,"aft-noone":false},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"isPageWatched":false,"magnifyClipIconURL":"//bits.wikimedia.org/static-1.23wmf13/skins/common/images/magnify-clip.png","pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":2048},"wikilove-recipient":"","wikilove-anon":0,"wgGuidedTourHelpGuiderUrl":"Help:Guided tours/guider","wgULSAcceptLanguageList":["en-us","en"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","Geo":{"city":"","country":""},"wgNoticeProject":"wikipedia","aftv5Article":{"id":20170,"title":"MIPS architecture","namespace":0,"categories":["1981 introductions","Advanced RISC Computing","All articles with specifically marked weasel-worded phrases","All articles with unsourced statements","Articles with specifically marked weasel-worded phrases from March 2009","Articles with unsourced statements from February 2014","Articles with unsourced statements from May 2013","Instruction set architectures","MIPS Technologies","Pages containing cite templates with deprecated parameters","Use dmy dates from January 2012","Vague or ambiguous time from May 2013","Wikipedia articles needing clarification from June 2009"],"permissionLevel":false},"wgWikibaseItemId":"Q527464"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"editfont":"default","editondblclick":0,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"math":0,"minordefault":0,"newpageshidepatrolled":0,"nickname":"","noconvertlink":0,"norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"showhiddencats":false,"shownumberswatching":1,"showtoolbar":1,"skin":"vector","stubthreshold":0,"thumbsize":4,"underline":2,"uselivepreview":0,"usenewrc":0,"vector-simplesearch":1,"watchcreations":1,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,
"watchlisthidepatrolled":0,"watchmoves":0,"wllimit":250,"useeditwarning":1,"prefershttps":1,"flaggedrevssimpleui":1,"flaggedrevsstable":0,"flaggedrevseditdiffs":true,"flaggedrevsviewdiffs":false,"usebetatoolbar":1,"usebetatoolbar-cgd":1,"aftv5-last-filter":null,"visualeditor-enable":0,"visualeditor-enable-experimental":0,"visualeditor-enable-mwmath":0,"visualeditor-betatempdisable":0,"wikilove-enabled":1,"echo-subscriptions-web-page-review":true,"echo-subscriptions-email-page-review":false,"ep_showtoplink":false,"ep_bulkdelorgs":false,"ep_bulkdelcourses":true,"ep_showdyk":true,"echo-subscriptions-web-education-program":true,"echo-subscriptions-email-education-program":false,"echo-notify-show-link":true,"echo-show-alert":true,"echo-email-frequency":0,"echo-email-format":"html","echo-subscriptions-email-system":true,"echo-subscriptions-web-system":true,"echo-subscriptions-email-other":false,"echo-subscriptions-web-other":true,"echo-subscriptions-email-edit-user-talk":false,
"echo-subscriptions-web-edit-user-talk":true,"echo-subscriptions-email-reverted":false,"echo-subscriptions-web-reverted":true,"echo-subscriptions-email-article-linked":false,"echo-subscriptions-web-article-linked":false,"echo-subscriptions-email-mention":false,"echo-subscriptions-web-mention":true,"echo-subscriptions-web-edit-thank":true,"echo-subscriptions-email-edit-thank":false,"echo-subscriptions-web-flow-discussion":true,"echo-subscriptions-email-flow-discussion":true,"gettingstarted-task-toolbar-show-intro":true,"uls-preferences":"","uls-enable":"","language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,
"searchNs14":false,"searchNs15":false,"searchNs100":false,"searchNs101":false,"searchNs108":false,"searchNs109":false,"searchNs118":false,"searchNs119":false,"searchNs446":false,"searchNs447":false,"searchNs710":false,"searchNs711":false,"searchNs828":false,"searchNs829":false,"gadget-teahouse":1,"gadget-ReferenceTooltips":1,"gadget-DRN-wizard":1,"gadget-charinsert":1,"gadget-mySandbox":1,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:85853d8bbb13ed226f76f6926cbf8e86 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","ext.visualEditor.viewPageTarget.init","wikibase.client.init","ext.centralNotice.bannerController","skins.vector.js"]);
}</script><script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load_005.php"></script><script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/checkLoggedIn" async=""></script>
<script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/geoiplookup"></script><link rel="dns-prefetch" href="http://meta.wikimedia.org/"><!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.23wmf13/skins/vector/csshover.min.htc")}</style><![endif]--><script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load_002.php" async=""></script></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-MIPS_architecture skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="mw-js-message" style="display:none;"></div>
						<div id="siteNotice"><div id="centralNotice"></div><!-- CentralNotice --></div>
						<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">MIPS architecture</span></h1>
			<div id="bodyContent">
								<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" dir="ltr" class="mw-content-ltr" lang="en"><table class="infobox" style="border-spacing:3px;width:22em;" cellspacing="3">
<caption>MIPS</caption>
<tbody><tr>
<th scope="row" style="text-align:left;">Designer</th>
<td><a href="http://en.wikipedia.org/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS Technologies, Inc.</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Bits</th>
<td><a href="http://en.wikipedia.org/wiki/64-bit" title="64-bit" class="mw-redirect">64-bit</a> (32â†’64)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Introduced</th>
<td>1981</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="http://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Design</a></th>
<td><a href="http://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer" class="mw-redirect">RISC</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Type</th>
<td>Register-Register</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="http://en.wikipedia.org/wiki/Instruction_set" title="Instruction set">Encoding</a></th>
<td>Fixed</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="http://en.wikipedia.org/wiki/Branch_%28computer_science%29" title="Branch (computer science)">Branching</a></th>
<td>Condition register</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="http://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></th>
<td><a href="http://en.wikipedia.org/wiki/Bi-endian" title="Bi-endian" class="mw-redirect">Bi</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Extensions</th>
<td><a href="http://en.wikipedia.org/wiki/MDMX" title="MDMX">MDMX</a>, <a href="http://en.wikipedia.org/wiki/MIPS-3D" title="MIPS-3D">MIPS-3D</a></td>
</tr>
<tr>
<th colspan="2" style="text-align:center;"><a href="http://en.wikipedia.org/wiki/Processor_register" title="Processor register">Registers</a></th>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="http://en.wikipedia.org/wiki/General_purpose_register" title="General purpose register" class="mw-redirect">General purpose</a></th>
<td>31 (R0=0)</td>
</tr>
<tr>
<th scope="row" style="text-align:left;"><a href="http://en.wikipedia.org/wiki/Floating_point" title="Floating point">Floating point</a></th>
<td>32 (paired DP for 32-bit)</td>
</tr>
</tbody></table>
<p><b>MIPS</b> (originally an acronym for <b>Microprocessor without Interlocked Pipeline Stages</b>) is a <a href="http://en.wikipedia.org/wiki/RISC" title="RISC" class="mw-redirect">reduced instruction set computer</a> (RISC) <a href="http://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">instruction set architecture</a> (ISA) developed by <a href="http://en.wikipedia.org/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS Technologies</a>
 (formerly MIPS Computer Systems, Inc.). The early MIPS architectures 
were 32-bit, with 64-bit versions added later. Multiple revisions of the
 MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS 
IV, MIPS V, MIPS32, and MIPS64. The current revisions are MIPS32 (for 
32-bit implementations) and MIPS64 (for 64-bit implementations).<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span>[</span>1<span>]</span></a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span>[</span>2<span>]</span></a></sup> MIPS32 and MIPS64 define a control register set as well as the instruction set.</p>
<p>Several optional extensions are also available, including <a href="http://en.wikipedia.org/wiki/MIPS-3D" title="MIPS-3D">MIPS-3D</a> which is a simple set of floating-point <a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a> instructions dedicated to common 3D tasks,<sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>3<span>]</span></a></sup> <a href="http://en.wikipedia.org/wiki/MDMX" title="MDMX">MDMX</a> (MaDMaX) which is a more extensive integer <a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a>
 instruction set using the 64-bit floating-point registers, MIPS16e 
which adds compression to the instruction stream to make programs take 
up less room,<sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>4<span>]</span></a></sup> and MIPS MT, which adds <a href="http://en.wikipedia.org/wiki/Multithreading_%28computer_architecture%29" title="Multithreading (computer architecture)">multithreading</a> capability.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5"><span>[</span>5<span>]</span></a></sup></p>
<p><a href="http://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a> courses in universities and technical schools often study the MIPS architecture.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span>[</span>6<span>]</span></a></sup> The architecture greatly influenced later RISC architectures such as <a href="http://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>.</p>
<p>MIPS implementations are primarily used in <a href="http://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">embedded systems</a> such as <a href="http://en.wikipedia.org/wiki/Windows_CE" title="Windows CE">Windows CE</a> devices, <a href="http://en.wikipedia.org/wiki/Router_%28computing%29" title="Router (computing)">routers</a>, <a href="http://en.wikipedia.org/wiki/Residential_gateway" title="Residential gateway">residential gateways</a>, and <a href="http://en.wikipedia.org/wiki/Video_game_console" title="Video game console">video game consoles</a> such as the <a href="http://en.wikipedia.org/wiki/Sony" title="Sony">Sony</a> <a href="http://en.wikipedia.org/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a> and <a href="http://en.wikipedia.org/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a>. Until late 2006, they were also used in many of <a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>'s computer products. MIPS implementations were also used by <a href="http://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, <a href="http://en.wikipedia.org/wiki/NEC" title="NEC">NEC</a>, <a href="http://en.wikipedia.org/wiki/Pyramid_Technology" title="Pyramid Technology">Pyramid Technology</a>, <a href="http://en.wikipedia.org/wiki/Siemens_Nixdorf" title="Siemens Nixdorf" class="mw-redirect">Siemens Nixdorf</a>, <a href="http://en.wikipedia.org/wiki/Tandem_Computers" title="Tandem Computers">Tandem Computers</a>
 and others during the late 1980s and 1990s. In the mid to late 1990s, 
it was estimated that one in three RISC microprocessors produced was a 
MIPS implementation.<sup id="cite_ref-Victor_P._Rubio.2C_2004_7-0" class="reference"><a href="#cite_note-Victor_P._Rubio.2C_2004-7"><span>[</span>7<span>]</span></a></sup></p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
<span class="toctoggle">&nbsp;[<a href="#" class="internal" id="togglelink">hide</a>]&nbsp;</span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Versions_of_the_MIPS_instruction_set"><span class="tocnumber">1</span> <span class="toctext">Versions of the MIPS instruction set</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#MIPS_I"><span class="tocnumber">1.1</span> <span class="toctext">MIPS I</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#MIPS_II"><span class="tocnumber">1.2</span> <span class="toctext">MIPS II</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#MIPS_III"><span class="tocnumber">1.3</span> <span class="toctext">MIPS III</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#MIPS_IV"><span class="tocnumber">1.4</span> <span class="toctext">MIPS IV</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#MIPS_V"><span class="tocnumber">1.5</span> <span class="toctext">MIPS V</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#MIPS32"><span class="tocnumber">1.6</span> <span class="toctext">MIPS32</span></a>
<ul>
<li class="toclevel-3 tocsection-8"><a href="#MIPS32_release_1"><span class="tocnumber">1.6.1</span> <span class="toctext">MIPS32 release 1</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#MIPS32_release_2"><span class="tocnumber">1.6.2</span> <span class="toctext">MIPS32 release 2</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#MIPS32_release_3"><span class="tocnumber">1.6.3</span> <span class="toctext">MIPS32 release 3</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#MIPS32_release_4_.28skipped.29"><span class="tocnumber">1.6.4</span> <span class="toctext">MIPS32 release 4 (skipped)</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#MIPS32_release_5"><span class="tocnumber">1.6.5</span> <span class="toctext">MIPS32 release 5</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-13"><a href="#MIPS64"><span class="tocnumber">1.7</span> <span class="toctext">MIPS64</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Application-specific_extensions"><span class="tocnumber">2</span> <span class="toctext">Application-specific extensions</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#MCU"><span class="tocnumber">2.1</span> <span class="toctext">MCU</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#SmartMIPS"><span class="tocnumber">2.2</span> <span class="toctext">SmartMIPS</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#MDMX"><span class="tocnumber">2.3</span> <span class="toctext">MDMX</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#MIPS-3D"><span class="tocnumber">2.4</span> <span class="toctext">MIPS-3D</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#MIPS16e"><span class="tocnumber">2.5</span> <span class="toctext">MIPS16e</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#microMIPS"><span class="tocnumber">2.6</span> <span class="toctext">microMIPS</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#Microarchitectures_based_on_the_MIPS_instruction_set"><span class="tocnumber">3</span> <span class="toctext">Microarchitectures based on the MIPS instruction set</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#History"><span class="tocnumber">4</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-23"><a href="#RISC_pioneer"><span class="tocnumber">4.1</span> <span class="toctext">RISC pioneer</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#First_hardware"><span class="tocnumber">4.2</span> <span class="toctext">First hardware</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Licensable_architecture"><span class="tocnumber">4.3</span> <span class="toctext">Licensable architecture</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#The_desktop"><span class="tocnumber">4.4</span> <span class="toctext">The desktop</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Embedded_markets"><span class="tocnumber">4.5</span> <span class="toctext">Embedded markets</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#Synthesizeable_cores_for_embedded_markets"><span class="tocnumber">4.6</span> <span class="toctext">Synthesizeable cores for embedded markets</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#MIPS-based_supercomputers"><span class="tocnumber">4.7</span> <span class="toctext">MIPS-based supercomputers</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#Loongson"><span class="tocnumber">4.8</span> <span class="toctext">Loongson</span></a>
<ul>
<li class="toclevel-3 tocsection-31"><a href="#Dawning_6000"><span class="tocnumber">4.8.1</span> <span class="toctext">Dawning 6000</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-32"><a href="#MIPS_I_instruction_formats"><span class="tocnumber">5</span> <span class="toctext">MIPS I instruction formats</span></a></li>
<li class="toclevel-1 tocsection-33"><a href="#MIPS_assembly_language"><span class="tocnumber">6</span> <span class="toctext">MIPS assembly language</span></a>
<ul>
<li class="toclevel-2 tocsection-34"><a href="#Integer"><span class="tocnumber">6.1</span> <span class="toctext">Integer</span></a></li>
<li class="toclevel-2 tocsection-35"><a href="#Floating_point"><span class="tocnumber">6.2</span> <span class="toctext">Floating point</span></a></li>
<li class="toclevel-2 tocsection-36"><a href="#Pseudo_instructions"><span class="tocnumber">6.3</span> <span class="toctext">Pseudo instructions</span></a></li>
<li class="toclevel-2 tocsection-37"><a href="#Other_instructions"><span class="tocnumber">6.4</span> <span class="toctext">Other instructions</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-38"><a href="#Compiler_register_usage"><span class="tocnumber">7</span> <span class="toctext">Compiler register usage</span></a></li>
<li class="toclevel-1 tocsection-39"><a href="#Simulators"><span class="tocnumber">8</span> <span class="toctext">Simulators</span></a></li>
<li class="toclevel-1 tocsection-40"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-41"><a href="#References"><span class="tocnumber">10</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-42"><a href="#Further_reading"><span class="tocnumber">11</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-43"><a href="#External_links"><span class="tocnumber">12</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Versions_of_the_MIPS_instruction_set">Versions of the MIPS instruction set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=1" title="Edit section: Versions of the MIPS instruction set">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:MIPS_instruction_set_family.svg" class="image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/220px-MIPS_instruction_set_family.png" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d1/MIPS_instruction_set_family.svg/330px-MIPS_instruction_set_family.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d1/MIPS_instruction_set_family.svg/440px-MIPS_instruction_set_family.svg.png 2x" width="220" height="208"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:MIPS_instruction_set_family.svg" class="internal" title="Enlarge"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
A diagram demonstrating the relations of the MIPS I, MIPS II, MIPS III 
MIPS IV, MIPS32 and MIPS64 instruction sets between one another.</div>
</div>
</div>
<p>Processors based upon the MIPS instruction set have been in 
production since 1988. Over time several enhancements of the instruction
 set were made. The different revisions which have been introduced are 
MIPS I, MIPS II, MIPS III, MIPS IV and MIPS V. Each revision is a 
superset of its predecessors. When MIPS Technologies was spun out of <a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a>
 again in 1998, they refocused on the embedded market. At that time, 
this superset property was found to be a problem, and the architecture 
definition was changed to define a 32-bit MIPS32 and a 64-bit MIPS64 
instruction set.</p>
<h3><span class="mw-headline" id="MIPS_I">MIPS I</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=2" title="Edit section: MIPS I">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in 1985 with the <a href="http://en.wikipedia.org/wiki/R2000_%28microprocessor%29" title="R2000 (microprocessor)">R2000</a>.</p>
<h3><span class="mw-headline" id="MIPS_II">MIPS II</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=3" title="Edit section: MIPS II">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in 1990 with the <a href="http://en.wikipedia.org/wiki/R6000" title="R6000">R6000</a>.</p>
<h3><span class="mw-headline" id="MIPS_III">MIPS III</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=4" title="Edit section: MIPS III">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in 1992 in the <a href="http://en.wikipedia.org/wiki/R4000" title="R4000">R4000</a>. It adds 64-bit registers and integer instructions and a square root <a href="http://en.wikipedia.org/wiki/Floating_point" title="Floating point">floating point</a> instruction.</p>
<h3><span class="mw-headline" id="MIPS_IV">MIPS IV</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=5" title="Edit section: MIPS IV">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>MIPS IV is the fourth version of the architecture. It is a superset 
of MIPS III and is compatible with all existing versions of MIPS. The 
first implementation of MIPS IV was the <a href="http://en.wikipedia.org/wiki/R8000" title="R8000">R8000</a>, which was introduced in 1994. MIPS IV added:</p>
<ul>
<li>Register + register <a href="http://en.wikipedia.org/wiki/Addressing_modes" title="Addressing modes" class="mw-redirect">addressing</a> for floating point loads and stores</li>
<li>Single- and double-precision floating point fused-multiply adds and subtracts</li>
<li>Conditional move instructions for both integer and floating-point</li>
<li>Extra condition bits in the floating point control and status register, bringing the total to eight</li>
</ul>
<h3><span class="mw-headline" id="MIPS_V">MIPS V</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=6" title="Edit section: MIPS V">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Announced on 21 October 1996 at the Microprocessor Forum 1996.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span>[</span>8<span>]</span></a></sup>
 MIPS V was designed to improve the performance of 3D graphics 
applications. In the mid-1990s, a major use of non-embedded MIPS 
microprocessors were graphics workstations from SGI. MIPS V was 
complemented by the integer-only <a href="http://en.wikipedia.org/wiki/MDMX" title="MDMX">MIPS Digital Media Extensions</a> (MDMX) multimedia extensions, which were announced on the same date as MIPS V.<sup id="cite_ref-MPR:1996-11-18_9-0" class="reference"><a href="#cite_note-MPR:1996-11-18-9"><span>[</span>9<span>]</span></a></sup></p>
<p>MIPS V implementations were never introduced. In 1997, SGI announced 
the "H1" or "Beast" and the "H2" or "Capitan" microprocessors. The 
former was to have been the first MIPS V implementation, and was due to 
be introduced in 1999. The "H1" and "H2" projects were later combined 
and were eventually canceled in 1998.</p>
<p>MIPS V added a new data type, the pair-single (PS), which consisted 
of two single-precision (32-bit) floating-point numbers stored in the 
existing 64-bit floating-point registers. Variants of existing 
floating-point instructions for arithmetic, compare and conditional move
 were added to operate on this data type in a SIMD fashion. New 
instructions were added for loading, rearranging and converting PS data.
 It was the first instruction set to exploit floating-point SIMD with 
existing resources.<sup id="cite_ref-MPR:1996-11-18_9-1" class="reference"><a href="#cite_note-MPR:1996-11-18-9"><span>[</span>9<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="MIPS32">MIPS32</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=7" title="Edit section: MIPS32">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in 1999 based on MIPS II with some additional features from MIPS III, MIPS IV, and MIPS V.</p>
<h4><span class="mw-headline" id="MIPS32_release_1">MIPS32 release 1</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=8" title="Edit section: MIPS32 release 1">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h4><span class="mw-headline" id="MIPS32_release_2">MIPS32 release 2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=9" title="Edit section: MIPS32 release 2">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h4><span class="mw-headline" id="MIPS32_release_3">MIPS32 release 3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=10" title="Edit section: MIPS32 release 3">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h4><span class="mw-headline" id="MIPS32_release_4_.28skipped.29">MIPS32 release 4 (skipped)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=11" title="Edit section: MIPS32 release 4 (skipped)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The R4 designation was skipped due to the disastrous Halt and Catch Fire bug of 2003<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (February 2014)">citation needed</span></a></i>]</sup>.</p>
<h4><span class="mw-headline" id="MIPS32_release_5">MIPS32 release 5</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=12" title="Edit section: MIPS32 release 5">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Announced on December 6, 2012.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>10<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="MIPS64">MIPS64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=13" title="Edit section: MIPS64">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in 1999 based on MIPS V. <a href="http://en.wikipedia.org/wiki/Nippon_Electric_Corporation" title="Nippon Electric Corporation" class="mw-redirect">NEC</a>, <a href="http://en.wikipedia.org/wiki/Toshiba" title="Toshiba">Toshiba</a> and <a href="http://en.wikipedia.org/wiki/SiByte" title="SiByte" class="mw-redirect">SiByte</a> (later acquired by <a href="http://en.wikipedia.org/wiki/Broadcom" title="Broadcom">Broadcom</a>) each obtained licenses for the MIPS64 instruction set as soon as it was announced. <a href="http://en.wikipedia.org/wiki/Philips" title="Philips">Philips</a>, <a href="http://en.wikipedia.org/wiki/LSI_Corporation" title="LSI Corporation">LSI Logic</a>, <a href="http://en.wikipedia.org/wiki/Integrated_Device_Technology" title="Integrated Device Technology">IDT</a>, <a href="http://en.wikipedia.org/wiki/RMI_Corporation" title="RMI Corporation">Raza Microelectronics, Inc.</a>, <a href="http://en.wikipedia.org/wiki/Cavium" title="Cavium">Cavium</a>, <a href="http://en.wikipedia.org/wiki/Loongson" title="Loongson">Loongson Technology</a> and <a href="http://en.wikipedia.org/wiki/Ingenic_Semiconductor" title="Ingenic Semiconductor">Ingenic Semiconductor</a> have since joined them.</p>
<h2><span class="mw-headline" id="Application-specific_extensions">Application-specific extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=14" title="Edit section: Application-specific extensions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="MCU">MCU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=15" title="Edit section: MCU">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Enhancements for microcontroller applications.</p>
<h3><span class="mw-headline" id="SmartMIPS">SmartMIPS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=16" title="Edit section: SmartMIPS">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Extends the MIPS32 Architectures with a set of security enhancements.</p>
<h3><span class="mw-headline" id="MDMX">MDMX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=17" title="Edit section: MDMX">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/MDMX" title="MDMX">MDMX</a></div>
<h3><span class="mw-headline" id="MIPS-3D">MIPS-3D</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=18" title="Edit section: MIPS-3D">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/MIPS-3D" title="MIPS-3D">MIPS-3D</a></div>
<h3><span class="mw-headline" id="MIPS16e">MIPS16e</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=19" title="Edit section: MIPS16e">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Contains 16-bit compressed code instructions. The core can execute 
both 16- and 32-bit instructions intermixed in the same program, and is 
compatible with both the MIPS32 and MIPS64 Architectures.</p>
<h3><span class="mw-headline" id="microMIPS">microMIPS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=20" title="Edit section: microMIPS">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>microMIPS32 and microMIPS64 are high performance code compression 
technologies that combine optimized 16- and 32-bit instructions in 
single, unified Instruction Set. As a complete ISA, microMIPS can 
operate standalone or in co-existence with the legacy-compatible MIPS32 
instruction decoder, allowing programs to intermix 16- and 32-bit code 
without having to switch modes. microMIPS32 has 32x32b registers; 32 
bits Virtual Address, up to 36 bits Physical Address (same as MIPS32). 
microMIPS64 has 32x64b registers; 64 bits Virtual Address, up to 59 bits
 Physical Address, adds 64- bit variables (same as MIPS64)</p>
<h2><span class="mw-headline" id="Microarchitectures_based_on_the_MIPS_instruction_set">Microarchitectures based on the MIPS instruction set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=21" title="Edit section: Microarchitectures based on the MIPS instruction set">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/List_of_MIPS_microprocessor_cores" title="List of MIPS microprocessor cores">List of MIPS microprocessor cores</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:302px;"><a href="http://en.wikipedia.org/wiki/File:MIPS_Architecture_%28Pipelined%29.svg" class="image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/300px-MIPS_Architecture_Pipelined.png" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ea/MIPS_Architecture_%28Pipelined%29.svg/450px-MIPS_Architecture_%28Pipelined%29.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ea/MIPS_Architecture_%28Pipelined%29.svg/600px-MIPS_Architecture_%28Pipelined%29.svg.png 2x" width="300" height="188"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:MIPS_Architecture_%28Pipelined%29.svg" class="internal" title="Enlarge"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
Pipelined MIPS, showing the five stages (instruction fetch, instruction decode, execute, memory access and write back).</div>
</div>
</div>
<p>The first commercial MIPS model, the <b><a href="http://en.wikipedia.org/wiki/R2000_%28microprocessor%29" title="R2000 (microprocessor)">R2000</a></b>,
 was announced in 1985. It added multiple-cycle multiply and divide 
instructions in a somewhat independent on-chip unit. New instructions 
were added to retrieve the results from this unit back to the register 
file; these result-retrieving instructions were interlocked.</p>
<p>The R2000 could be booted either <a href="http://en.wikipedia.org/wiki/Big-endian" title="Big-endian" class="mw-redirect">big-endian</a> or <a href="http://en.wikipedia.org/wiki/Little-endian" title="Little-endian" class="mw-redirect">little-endian</a>. It had thirty-one 32-bit general purpose registers, but no <a href="http://en.wikipedia.org/wiki/Condition_Code_Register" title="Condition Code Register" class="mw-redirect">condition code register</a> (the designers considered it a potential bottleneck), a feature it shares with the <a href="http://en.wikipedia.org/wiki/AMD_29000" title="AMD 29000" class="mw-redirect">AMD 29000</a> and the <a href="http://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>. Unlike other registers, the <a href="http://en.wikipedia.org/wiki/Program_counter" title="Program counter">program counter</a> is not directly accessible.</p>
<p>The R2000 also had support for up to four co-processors, one of which
 was built into the main CPU and handled exceptions, traps and memory 
management, while the other three were left for other uses. One of these
 could be filled by the optional <b>R2010</b> <a href="http://en.wikipedia.org/wiki/Floating_point_unit" title="Floating point unit" class="mw-redirect">FPU</a>, which had thirty-two 32-bit registers that could be used as sixteen 64-bit registers for double-precision.</p>
<p>MIPSel refers to a MIPS architecture using a little endian byte 
order. Since almost all MIPS microprocessors have the capability of 
operating with either little endian or big endian byte order, the term 
is used only for processors where little endian byte order has been 
pre-determined.</p>
<p>The <b><a href="http://en.wikipedia.org/wiki/R3000" title="R3000">R3000</a></b> succeeded the R2000 in 1988, adding 32 kB (soon increased to 64 kB) caches for instructions and data, along with <a href="http://en.wikipedia.org/wiki/Cache_coherency" title="Cache coherency" class="mw-redirect">cache coherency</a>
 support for multiprocessor use. While there were flaws in the R3000s 
multiprocessor support, it still managed to be a part of several 
successful multiprocessor designs. The R3000 also included a built-in <a href="http://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">MMU</a>, a common feature on CPUs of the era. The R3000, like the R2000, could be paired with a <b>R3010</b>
 FPU. The R3000 was the first successful MIPS design in the marketplace,
 and eventually over one million were made. A speed-bumped version of 
the R3000 running up to 40&nbsp;MHz, the <b>R3000A</b> delivered a performance of 32 <a href="http://en.wikipedia.org/wiki/Million_instructions_per_second" title="Million instructions per second" class="mw-redirect">VUPs (VAX Unit of Performance)</a>. The MIPS R3000A-compatible <b>R3051</b> running at 33.8688&nbsp;MHz was the processor used in the <a href="http://en.wikipedia.org/wiki/Sony" title="Sony">Sony</a> <a href="http://en.wikipedia.org/wiki/PlayStation" title="PlayStation">PlayStation</a>. Third-party designs include Performance Semiconductor's <b>R3400</b> and IDT's <b>R3500</b>, both of them were R3000As with an integrated R3010 FPU. <a href="http://en.wikipedia.org/wiki/Toshiba" title="Toshiba">Toshiba</a>'s <b>R3900</b> was a virtually first <a href="http://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">SoC</a> for the early <a href="http://en.wikipedia.org/wiki/Handheld_PC" title="Handheld PC">handheld PCs</a> that ran <a href="http://en.wikipedia.org/wiki/Windows_CE" title="Windows CE">Windows CE</a>. A <a href="http://en.wikipedia.org/wiki/Radiation-hardened" title="Radiation-hardened" class="mw-redirect">radiation-hardened</a> variant for space applications, the <a href="http://en.wikipedia.org/wiki/Mongoose-V" title="Mongoose-V">Mongoose-V</a>, is a R3000 with an integrated R3010 FPU.</p>
<p>The <b><a href="http://en.wikipedia.org/wiki/R4000" title="R4000">R4000</a></b>
 series, released in 1991, extended the MIPS instruction set to a full 
64-bit architecture, moved the FPU onto the main die to create a 
single-chip microprocessor, and operated at a radically high internal 
clock speed (it was introduced at 100&nbsp;MHz). However, in order to 
achieve the clock speed the caches were reduced to 8 kB each and they 
took three cycles to access. The high operating frequencies were 
achieved through the technique of <a href="http://en.wikipedia.org/wiki/Deep_pipelining" title="Deep pipelining" class="mw-redirect">deep pipelining</a> (called super-pipelining at the time). The improved <b>R4400</b> followed in 1993. It had larger 16 kB primary caches, largely bug-free 64-bit operation, and support for a larger L2 cache.</p>
<p>MIPS, now a division of SGI called MTI, designed the low-cost <b><a href="http://en.wikipedia.org/wiki/R4200" title="R4200">R4200</a></b>, the basis for the even cheaper <b><a href="http://en.wikipedia.org/wiki/R4300i" title="R4300i" class="mw-redirect">R4300i</a></b>. A derivative of this microprocessor, the <a href="http://en.wikipedia.org/wiki/NEC_Corporation" title="NEC Corporation" class="mw-redirect">NEC</a> VR4300, was used in the <a href="http://en.wikipedia.org/wiki/Nintendo_64" title="Nintendo 64">Nintendo 64</a> game console.<sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>11<span>]</span></a></sup></p>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:IDT_R4700_diephoto2.jpg" class="image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/220px-IDT_R4700_diephoto2.jpg" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/6c/IDT_R4700_diephoto2.jpg/330px-IDT_R4700_diephoto2.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/6c/IDT_R4700_diephoto2.jpg/440px-IDT_R4700_diephoto2.jpg 2x" width="220" height="215"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:IDT_R4700_diephoto2.jpg" class="internal" title="Enlarge"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
Bottom-side view of package of R4700 Orion with the exposed silicon chip, fabricated by <a href="http://en.wikipedia.org/wiki/Integrated_Device_Technology" title="Integrated Device Technology">IDT</a>, designed by <a href="http://en.wikipedia.org/wiki/Quantum_Effect_Devices" title="Quantum Effect Devices">Quantum Effect Devices</a>.</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:KL_IDT_R4700_MIPS_Microprocessor.jpg" class="image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/220px-KL_IDT_R4700_MIPS_Microprocessor.jpg" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8e/KL_IDT_R4700_MIPS_Microprocessor.jpg/330px-KL_IDT_R4700_MIPS_Microprocessor.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8e/KL_IDT_R4700_MIPS_Microprocessor.jpg/440px-KL_IDT_R4700_MIPS_Microprocessor.jpg 2x" width="220" height="220"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:KL_IDT_R4700_MIPS_Microprocessor.jpg" class="internal" title="Enlarge"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
Top-side view of package for R4700 Orion</div>
</div>
</div>
<p><a href="http://en.wikipedia.org/wiki/Quantum_Effect_Devices" title="Quantum Effect Devices">Quantum Effect Devices</a> (QED), a separate company started by former MIPS employees, designed the <b>R4600</b> <i>Orion</i>, the <b>R4700</b> <i>Orion</i>, the <b>R4650</b> and the <b>R5000</b>.
 Where the R4000 had pushed clock frequency and sacrificed cache 
capacity, the QED designs emphasized large caches which could be 
accessed in just two cycles and efficient use of silicon area. The R4600
 and R4700 were used in low-cost versions of the <a href="http://en.wikipedia.org/wiki/SGI_Indy" title="SGI Indy">SGI Indy</a>
 workstation as well as the first MIPS based Cisco routers, such as the 
36x0 and 7x00-series routers. The R4650 was used in the original <a href="http://en.wikipedia.org/wiki/WebTV" title="WebTV" class="mw-redirect">WebTV</a> <a href="http://en.wikipedia.org/wiki/Set-top_box" title="Set-top box">set-top boxes</a>
 (now Microsoft TV). The R5000 FPU had more flexible single precision 
floating-point scheduling than the R4000, and as a result, R5000-based 
SGI Indys had much better graphics performance than similarly clocked 
R4400 Indys with the same graphics hardware. SGI gave the old graphics 
board a new name when it was combined with R5000 in order to emphasize 
the improvement. QED later designed the <b>RM7000</b> and <b>RM9000</b> family of devices for embedded markets like networking and laser printers. QED was acquired by the semiconductor manufacturer <a href="http://en.wikipedia.org/wiki/PMC-Sierra" title="PMC-Sierra">PMC-Sierra</a> in August 2000, the latter company continuing to invest in the MIPS architecture. The <b>RM7000</b> included an on-board 256 kB level 2 cache and a controller for optional level three cache. The <b>RM9xx0</b> were a family of <a href="http://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">SOC</a> devices which included <a href="http://en.wikipedia.org/wiki/Northbridge_%28computing%29" title="Northbridge (computing)">northbridge</a> peripherals such as <a href="http://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">memory controller</a>, <a href="http://en.wikipedia.org/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect" class="mw-redirect">PCI</a> controller, <a href="http://en.wikipedia.org/wiki/Gigabit_ethernet" title="Gigabit ethernet" class="mw-redirect">gigabit ethernet</a> controller and fast IO such as a <a href="http://en.wikipedia.org/wiki/Hypertransport" title="Hypertransport" class="mw-redirect">hypertransport</a> port.</p>
<p>The <b><a href="http://en.wikipedia.org/wiki/R8000" title="R8000">R8000</a></b> (1994) was the first <a href="http://en.wikipedia.org/wiki/Superscalar" title="Superscalar">superscalar</a>
 MIPS design, able to execute two integer or floating point and two 
memory instructions per cycle. The design was spread over six chips: an 
integer unit (with 16 kB instruction and 16 kB data caches), a 
floating-point unit, three full-custom secondary cache tag RAMs (two for
 secondary cache accesses, one for bus snooping), and a cache controller
 ASIC. The design had two fully pipelined double precision multiply-add 
units, which could stream data from the 4 MB off-chip secondary cache. 
The R8000 powered SGI's <a href="http://en.wikipedia.org/wiki/SGI_Challenge" title="SGI Challenge">POWER Challenge</a>
 servers in the mid-1990s and later became available in the POWER 
Indigo2 workstation. Although its FPU performance fit scientific users 
quite well, its limited integer performance and high cost dampened 
appeal for most users, and the R8000 was in the marketplace for only a 
year and remains fairly rare.</p>
<p>In 1995, the <b><a href="http://en.wikipedia.org/wiki/R10000" title="R10000">R10000</a></b>
 was released. This processor was a single-chip design, ran at a faster 
clock speed than the R8000, and had larger 32 kB primary instruction and
 data caches. It was also superscalar, but its major innovation was 
out-of-order execution. Even with a single memory pipeline and simpler 
FPU, the vastly improved integer performance, lower price, and higher 
density made the R10000 preferable for most customers.</p>
<p>Later designs have all been based upon R10000 core. The <b><a href="http://en.wikipedia.org/wiki/R10000#R12000" title="R10000">R12000</a></b> used a 0.25 micrometre process to shrink the chip and achieve higher clock rates. The revised <b><a href="http://en.wikipedia.org/wiki/R10000#R14000" title="R10000">R14000</a></b> allowed higher clock rates with additional support for <a href="http://en.wikipedia.org/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> <a href="http://en.wikipedia.org/wiki/Static_random_access_memory" title="Static random access memory" class="mw-redirect">SRAM</a> in the off-chip <a href="http://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a>. Later iterations are named the <b><a href="http://en.wikipedia.org/wiki/R10000#R16000" title="R10000">R16000</a></b> and the <b>R16000A</b> and feature increased clock speed and smaller die manufacturing compared with before.</p>
<p>Other members of the MIPS family include the <b><a href="http://en.wikipedia.org/wiki/R6000" title="R6000">R6000</a></b>, an <a href="http://en.wikipedia.org/wiki/Emitter-coupled_logic" title="Emitter-coupled logic">ECL</a> implementation produced by <a href="http://en.wikipedia.org/wiki/Bipolar_Integrated_Technology" title="Bipolar Integrated Technology">Bipolar Integrated Technology</a>. The R6000 introduced the MIPS II instruction set. Its <a href="http://en.wikipedia.org/wiki/Translation_Lookaside_Buffer" title="Translation Lookaside Buffer" class="mw-redirect">TLB</a>
 and cache architecture are different from all other members of the MIPS
 family. The R6000 did not deliver the promised performance benefits, 
and although it saw some use in <a href="http://en.wikipedia.org/wiki/Control_Data" title="Control Data" class="mw-redirect">Control Data</a> machines, it quickly disappeared from the mainstream market.</p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=22" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="RISC_pioneer">RISC pioneer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=23" title="Edit section: RISC pioneer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 1981, a team led by <a href="http://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a> at <a href="http://en.wikipedia.org/wiki/Stanford_University" title="Stanford University">Stanford University</a>
 started work on what would become the first MIPS processor. The basic 
concept was to increase performance through the use of deep <a href="http://en.wikipedia.org/wiki/Instruction_pipeline" title="Instruction pipeline">instruction pipelines</a>. Pipelining as a basic technique was well known before (see <a href="http://en.wikipedia.org/wiki/IBM_801" title="IBM 801">IBM 801</a>
 for instance), but not developed into its full potential. CPUs are 
built up from a number of dedicated sub-units such as instruction 
decoders, ALUs (integer arithmetics and logic), <a href="http://en.wikipedia.org/wiki/Load/store_architecture" title="Load/store architecture">load/store</a>
 units (handling memory), and so on. In a traditional non-optimized 
design, a particular instruction in a program sequence must be (almost) 
completed before the next can be issued for execution; in a pipelined 
architecture, successive instructions can instead overlap in execution. 
For instance, at the same time a math instruction is fed into the 
floating point unit, the load/store unit can fetch the next instruction.</p>
<p>One major barrier to pipelining was that some instructions, like 
division, take longer to complete and the CPU therefore has to wait 
before passing the next instruction into the pipeline. One solution to 
this problem is to use a series of interlocks that allows stages to 
indicate that they are busy, pausing the other stages upstream. 
Hennessy's team viewed these interlocks as a major performance barrier 
since they had to communicate to all the modules in the CPU which takes 
time, and appeared to limit the <a href="http://en.wikipedia.org/wiki/Clock_speed" title="Clock speed" class="mw-redirect">clock speed</a>.
 A major aspect of the MIPS design was to fit every sub-phase, including
 cache-access, of all instructions into one cycle, thereby removing any 
needs for interlocking, and permitting a single cycle throughput.</p>
<p>Although this design eliminated a number of useful instructions such 
as multiply and divide it was felt that the overall performance of the 
system would be dramatically improved because the chips could run at 
much higher clock rates. This ramping of the speed would be difficult 
with interlocking involved, as the time needed to set up locks is as 
much a function of die size as clock rate. The elimination of these 
instructions became a contentious point.</p>
<p>The other difference between the MIPS design and the competing <a href="http://en.wikipedia.org/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> involved the handling of <a href="http://en.wikipedia.org/wiki/Subroutine" title="Subroutine">subroutine</a> calls. RISC used a technique called <a href="http://en.wikipedia.org/wiki/Register_window" title="Register window">register windows</a>
 to improve performance of these very common tasks, but this limited the
 maximum depth of multi-level calls. Each subroutine call required its 
own set of registers, which in turn required more real estate on the CPU
 and more complexity in its design. Hennessy felt that a careful 
compiler could find free registers without resorting to a hardware 
implementation, and that simply increasing the number of registers would
 not only make this simple, but increase the performance of all tasks.</p>
<p>In other ways the MIPS design was very much a typical RISC design. To
 save bits in the instruction word, RISC designs reduce the number of 
instructions to encode. The MIPS design uses 6 bits of the 32-bit word 
for the basic opcode;<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>12<span>]</span></a></sup>
 the rest may contain a single 26-bit jump address or it may have up to 
four 5-bit fields specifying up to three registers plus a shift value 
combined with another 6-bits of opcode; another format, among several, 
specifies two registers combined with a 16-bit immediate value, etc. 
This allowed this CPU to load up the instruction and the data it needed 
in a single cycle, whereas an (older) non-RISC design, such as the <a href="http://en.wikipedia.org/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a>
 for instance, required separate cycles to load the opcode and the data.
 This was one of the major performance improvements that RISC offered. 
However, modern non-RISC designs achieve this speed by other means (such
 as queues in the CPU).</p>
<h3><span class="mw-headline" id="First_hardware">First hardware</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=24" title="Edit section: First hardware">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 1984 Hennessy was convinced of the future commercial potential of 
the design, and left Stanford to form MIPS Computer Systems. They 
released their first design, the <b><a href="http://en.wikipedia.org/wiki/R2000_%28microprocessor%29" title="R2000 (microprocessor)">R2000</a></b>, in 1985, improving the design as the <b><a href="http://en.wikipedia.org/wiki/R3000" title="R3000">R3000</a></b> in 1988. These 32-bit CPUs formed the basis of their company through the 1980s, used primarily in <a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>'s series of <a href="http://en.wikipedia.org/wiki/Workstation" title="Workstation">workstations</a> and later <a href="http://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>
 DECstation workstations and servers. The SGI commercial designs 
deviated from the Stanford academic research by implementing most of the
 interlocks in hardware, supplying full multiply and divide instructions
 (among others). The designs were guided, in part, by software architect
 <a href="http://en.wikipedia.org/w/index.php?title=Earl_Killian&amp;action=edit&amp;redlink=1" class="new" title="Earl Killian (page does not exist)">Earl Killian</a> who designed the MIPS III 64-bit instruction-set extension, and led the work on the R4000 microarchitecture.<sup id="cite_ref-twsNovZ23_13-0" class="reference"><a href="#cite_note-twsNovZ23-13"><span>[</span>13<span>]</span></a></sup><sup id="cite_ref-twsNovZ14_14-0" class="reference"><a href="#cite_note-twsNovZ14-14"><span>[</span>14<span>]</span></a></sup></p>
<p>In 1991 MIPS released the first 64-bit microprocessor, the <b><a href="http://en.wikipedia.org/wiki/R4000" title="R4000">R4000</a></b>. The R4000 has an advanced <a href="http://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">TLB</a>
 where the entry contains not just virtual address but also the virtual 
address space id. Such buffer eliminates the major performance problems 
from <a href="http://en.wikipedia.org/wiki/Microkernel" title="Microkernel">microkernels</a><sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span>[</span>15<span>]</span></a></sup>
 that are slow on competing architectures (Pentium, PowerPC, Alpha) 
because of the need to flush the TLB on the frequent context switches. 
However, MIPS had financial difficulties while bringing it to market. 
The design was so important to SGI, at the time one of MIPS' few major 
customers, that SGI bought the company outright in 1992 in order to 
guarantee the design would not be lost. As a subsidiary of SGI, the 
company became known as <a href="http://en.wikipedia.org/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS Technologies</a>.</p>
<h3><span class="mw-headline" id="Licensable_architecture">Licensable architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=25" title="Edit section: Licensable architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In the early 1990s MIPS started licensing their designs to 
third-party vendors. This proved fairly successful due to the simplicity
 of the core, which allowed it to be used in a number of applications 
that would have formerly used much less capable <a href="http://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer" class="mw-redirect">CISC</a> designs of similar <a href="http://en.wikipedia.org/wiki/Gate_count" title="Gate count">gate count</a>
 and priceâ€”the two are strongly related; the price of a CPU is generally
 related to the number of gates and the number of external pins. <a href="http://en.wikipedia.org/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> attempted to enjoy similar success by licensing their <a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> core but was not nearly as successful. By the late 1990s MIPS was a powerhouse in the <a href="http://en.wikipedia.org/wiki/Embedded_processor" title="Embedded processor" class="mw-redirect">embedded processor</a>
 field. According to MIPS Technologies Inc., there was an exponential 
growth, with 48-million MIPS-based CPU shipments and 49% of total RISC 
CPU market share in 1997.<sup id="cite_ref-MIPS_Brochure_16-0" class="reference"><a href="#cite_note-MIPS_Brochure-16"><span>[</span>16<span>]</span></a></sup>
 MIPS was so successful that SGI spun off MIPS Technologies in 1998. 
Fully half of MIPS's income today comes from licensing their designs, 
while much of the rest comes from contract design work on cores that 
will then be produced by third parties.</p>
<p>In 1999 MIPS formalized their licensing system around two basic designs, the 32-bit <b>MIPS32</b> (based on MIPS II with some additional features from MIPS III, MIPS IV, and MIPS V) and the 64-bit <b>MIPS64</b> (based on MIPS V). <a href="http://en.wikipedia.org/wiki/Nippon_Electric_Corporation" title="Nippon Electric Corporation" class="mw-redirect">NEC</a>, <a href="http://en.wikipedia.org/wiki/Toshiba" title="Toshiba">Toshiba</a> and <a href="http://en.wikipedia.org/wiki/SiByte" title="SiByte" class="mw-redirect">SiByte</a> (later acquired by <a href="http://en.wikipedia.org/wiki/Broadcom" title="Broadcom">Broadcom</a>) each obtained licenses for the MIPS64 as soon as it was announced. <a href="http://en.wikipedia.org/wiki/Philips" title="Philips">Philips</a>, <a href="http://en.wikipedia.org/wiki/LSI_Corporation" title="LSI Corporation">LSI Logic</a> and <a href="http://en.wikipedia.org/wiki/Integrated_Device_Technology" title="Integrated Device Technology">IDT</a> have since joined them. Today, the MIPS cores are one of the most-used "heavyweight"<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (June 2009)">clarification needed</span></a></i>]</sup> cores in the marketplace for computer-like devices (<a href="http://en.wikipedia.org/wiki/Hand-held_computer" title="Hand-held computer" class="mw-redirect">hand-held computers</a>, set-top boxes, etc.).</p>
<p>Since the MIPS architecture is licensable, it has attracted several processor <a href="http://en.wikipedia.org/wiki/Startup_company" title="Startup company">start-up</a> companies over the years. One of the first start-ups to design MIPS processors was <a href="http://en.wikipedia.org/wiki/Quantum_Effect_Devices" title="Quantum Effect Devices">Quantum Effect Devices</a> (see next section). The MIPS design team that designed the <b><a href="http://en.wikipedia.org/wiki/R4300i" title="R4300i" class="mw-redirect">R4300i</a></b> started the company <a href="http://en.wikipedia.org/w/index.php?title=SandCraft&amp;action=edit&amp;redlink=1" class="new" title="SandCraft (page does not exist)">SandCraft</a>, which designed the <b>R5432</b> for NEC and later produced the <b>SR71000</b>, one of the first <a href="http://en.wikipedia.org/wiki/Out-of-order_execution" title="Out-of-order execution">out-of-order execution</a> processors for the embedded market. The original <a href="http://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC</a> <a href="http://en.wikipedia.org/wiki/StrongARM" title="StrongARM">StrongARM</a> team eventually split into two MIPS-based start-ups: SiByte which produced the <b>SB-1250</b>, one of the first high-performance MIPS-based <a href="http://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">systems-on-a-chip</a> (SOC); while <a href="http://en.wikipedia.org/w/index.php?title=Alchemy_Semiconductor&amp;action=edit&amp;redlink=1" class="new" title="Alchemy Semiconductor (page does not exist)">Alchemy Semiconductor</a> (later acquired by <a href="http://en.wikipedia.org/wiki/AMD" title="AMD" class="mw-redirect">AMD</a>) produced the <b>Au-1000</b> <a href="http://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">SoC</a> for low-power applications. <a href="http://en.wikipedia.org/wiki/Lexra" title="Lexra">Lexra</a> used a MIPS-<i>like</i> architecture and added DSP extensions for the audio chip market and <a href="http://en.wikipedia.org/wiki/Multithreading_%28computer_architecture%29" title="Multithreading (computer architecture)">multithreading</a>
 support for the networking market. Due to Lexra not licensing the 
architecture, two lawsuits were started between the two companies. The 
first was quickly resolved when Lexra promised not to advertise their 
processors as MIPS-compatible. The second (about MIPS patent 4814976 for
 handling unaligned memory access) was protracted, hurt both companies' 
business, and culminated in MIPS Technologies giving Lexra a free 
license and a large cash payment.</p>
<p>Two companies have emerged that specialize in building <a href="http://en.wikipedia.org/wiki/Multi-core_%28computing%29" title="Multi-core (computing)" class="mw-redirect">multi-core</a> devices using the MIPS architecture. <a href="http://en.wikipedia.org/wiki/RMI_Corporation" title="RMI Corporation">Raza Microelectronics, Inc.</a>
 purchased the product line from failing SandCraft and later produced 
devices that contained eight cores that were targeted at the 
telecommunications and networking markets. <a href="http://en.wikipedia.org/wiki/Cavium" title="Cavium">Cavium</a>,
 originally a security processor vendor also produced devices with eight
 CPU cores, and later up to 32 cores, for the same markets. Both of 
these companies designed their cores in-house, just licensing the 
architecture instead of purchasing cores from MIPS.</p>
<h3><span class="mw-headline" id="The_desktop">The desktop</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=26" title="Edit section: The desktop">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink boilerplate further">Further information: <a href="http://en.wikipedia.org/wiki/Advanced_Computing_Environment" title="Advanced Computing Environment">Advanced Computing Environment</a></div>
<p>Among the manufacturers which have made computer <a href="http://en.wikipedia.org/wiki/Workstation" title="Workstation">workstation</a> systems using MIPS processors are <a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>, <a href="http://en.wikipedia.org/wiki/MIPS_Computer_Systems,_Inc." title="MIPS Computer Systems, Inc." class="mw-redirect">MIPS Computer Systems, Inc.</a>, <a href="http://en.wikipedia.org/wiki/Whitechapel_Workstations" title="Whitechapel Workstations" class="mw-redirect">Whitechapel Workstations</a>, <a href="http://en.wikipedia.org/wiki/Olivetti" title="Olivetti">Olivetti</a>, <a href="http://en.wikipedia.org/wiki/Siemens_Nixdorf_Informationssysteme" title="Siemens Nixdorf Informationssysteme">Siemens-Nixdorf</a>, <a href="http://en.wikipedia.org/wiki/Acer_%28company%29" title="Acer (company)" class="mw-redirect">Acer</a>, <a href="http://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, <a href="http://en.wikipedia.org/wiki/NEC_Corporation" title="NEC Corporation" class="mw-redirect">NEC</a>, and <a href="http://en.wikipedia.org/wiki/DeskStation" title="DeskStation" class="mw-redirect">DeskStation</a>.</p>
<p><a href="http://en.wikipedia.org/wiki/Operating_system" title="Operating system">Operating systems</a> ported to the architecture include SGI's <a href="http://en.wikipedia.org/wiki/IRIX" title="IRIX">IRIX</a>, <a href="http://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a>'s <a href="http://en.wikipedia.org/wiki/Windows_NT" title="Windows NT">Windows NT</a> (until v4.0), <a href="http://en.wikipedia.org/wiki/Windows_CE" title="Windows CE">Windows CE</a>, <a href="http://en.wikipedia.org/wiki/Linux" title="Linux">Linux</a>, <a href="http://en.wikipedia.org/wiki/BSD" title="BSD" class="mw-redirect">BSD</a>, <a href="http://en.wikipedia.org/wiki/Unix" title="Unix">UNIX</a> <a href="http://en.wikipedia.org/wiki/System_V" title="System V" class="mw-redirect">System V</a>, <a href="http://en.wikipedia.org/wiki/SINIX" title="SINIX">SINIX</a>, <a href="http://en.wikipedia.org/wiki/QNX" title="QNX">QNX</a>, and MIPS Computer Systems' own <a href="http://en.wikipedia.org/wiki/RISC/os" title="RISC/os" class="mw-redirect">RISC/os</a>.</p>
<p>There was speculation in the early 1990s that MIPS and other powerful <a href="http://en.wikipedia.org/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> processors would overtake the Intel <a href="http://en.wikipedia.org/wiki/IA32" title="IA32" class="mw-redirect">IA32</a> architecture. This was encouraged by the support of the first two versions of <a href="http://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a>'s <a href="http://en.wikipedia.org/wiki/Windows_NT" title="Windows NT">Windows NT</a> for <a href="http://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, MIPS and <a href="http://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a>â€”and to a lesser extent the <a href="http://en.wikipedia.org/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a> and <a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a>. However, as Intel quickly released faster versions of their <a href="http://en.wikipedia.org/wiki/Pentium_%28brand%29" title="Pentium (brand)" class="mw-redirect">Pentium</a> class CPUs, Microsoft <a href="http://en.wikipedia.org/wiki/Windows_NT" title="Windows NT">Windows NT</a> v4.0 dropped support for anything but IA32 and Alpha. With <a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>'s decision to transition to the <a href="http://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a> and <a href="http://en.wikipedia.org/wiki/IA32" title="IA32" class="mw-redirect">IA32</a> architectures in 2007 (following a 2006 Chapter 11 bankruptcy<sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span>[</span>17<span>]</span></a></sup>) and 2009 acquisition by <a href="http://en.wikipedia.org/wiki/Silicon_Graphics_International" title="Silicon Graphics International">Rackable Systems, Inc.</a>,
 support ended for the MIPS/IRIX consumer market in December, 2013 as 
originally scheduled. However, a support team still exists for special 
circumstances and refurbished systems that are still available on a 
limited basis.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18"><span>[</span>18<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Embedded_markets">Embedded markets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=27" title="Edit section: Embedded markets">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:170px;"><a href="http://en.wikipedia.org/wiki/File:Ingenic_JZ4730.JPG" class="image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/168px-Ingenic_JZ4730.JPG" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f1/Ingenic_JZ4730.JPG/252px-Ingenic_JZ4730.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f1/Ingenic_JZ4730.JPG/336px-Ingenic_JZ4730.JPG 2x" width="168" height="163"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Ingenic_JZ4730.JPG" class="internal" title="Enlarge"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
The <a href="http://en.wikipedia.org/wiki/Ingenic" title="Ingenic" class="mw-redirect">Ingenic</a> JZ4730 is an example for a MIPS based <a href="http://en.wikipedia.org/wiki/System_on_Chip" title="System on Chip" class="mw-redirect">SoC</a>.</div>
</div>
</div>
<p>Through the 1990s, the MIPS architecture was widely adopted by the embedded market, including for use in <a href="http://en.wikipedia.org/wiki/Computer_network" title="Computer network">computer networking</a>, <a href="http://en.wikipedia.org/wiki/Telecommunications" title="Telecommunications" class="mw-redirect">telecommunications</a>, <a href="http://en.wikipedia.org/wiki/Video_arcade_game" title="Video arcade game" class="mw-redirect">video arcade games</a>, <a href="http://en.wikipedia.org/wiki/Video_game_console" title="Video game console">video game consoles</a>, <a href="http://en.wikipedia.org/wiki/Computer_printer" title="Computer printer" class="mw-redirect">computer printers</a>, digital <a href="http://en.wikipedia.org/wiki/Set-top_box" title="Set-top box">set-top boxes</a>, <a href="http://en.wikipedia.org/wiki/Digital_television" title="Digital television">digital televisions</a>, <a href="http://en.wikipedia.org/wiki/DSL_modem" title="DSL modem">DSL</a> and <a href="http://en.wikipedia.org/wiki/Cable_modem" title="Cable modem">cable modems</a>, and <a href="http://en.wikipedia.org/wiki/Personal_digital_assistant" title="Personal digital assistant">personal digital assistants</a>.</p>
<p>The low power-consumption and heat characteristics of embedded MIPS 
implementations, the wide availability of embedded development tools, 
and knowledge about the architecture means use of MIPS microprocessors 
in embedded roles is likely to remain common.</p>
<h3><span class="mw-headline" id="Synthesizeable_cores_for_embedded_markets">Synthesizeable cores for embedded markets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=28" title="Edit section: Synthesizeable cores for embedded markets">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In recent years<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (May 2013)">when?</span></a></i>]</sup> most of the technology used in the various MIPS generations has been offered as <a href="http://en.wikipedia.org/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP-cores</a> (building-blocks) for <a href="http://en.wikipedia.org/wiki/Embedded_processor" title="Embedded processor" class="mw-redirect">embedded processor</a> designs. Both <a href="http://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a> and <a href="http://en.wikipedia.org/wiki/64-bit" title="64-bit" class="mw-redirect">64-bit</a> basic cores are offered, known as the <b>4K</b> and <b>5K</b>. These cores can be mixed with add-in units such as <a href="http://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>, <a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a> systems, various input/output devices, etc.</p>
<p>MIPS cores have been commercially successful, now being used in many 
consumer and industrial applications. MIPS cores can be found in newer <a href="http://en.wikipedia.org/wiki/Cisco" title="Cisco" class="mw-redirect">Cisco</a>, <a href="http://en.wikipedia.org/wiki/Linksys" title="Linksys">Linksys</a> and <a href="http://en.wikipedia.org/wiki/Mikrotik" title="Mikrotik" class="mw-redirect">Mikrotik's routerboard</a> routers, <a href="http://en.wikipedia.org/wiki/Cable_modem" title="Cable modem">cable modems</a> and <a href="http://en.wikipedia.org/wiki/Asymmetric_Digital_Subscriber_Line" title="Asymmetric Digital Subscriber Line" class="mw-redirect">ADSL</a> modems, <a href="http://en.wikipedia.org/wiki/Smartcard" title="Smartcard" class="mw-redirect">smartcards</a>, <a href="http://en.wikipedia.org/wiki/Laser_printer" title="Laser printer" class="mw-redirect">laser printer</a> engines, <a href="http://en.wikipedia.org/wiki/Set-top_box" title="Set-top box">set-top boxes</a>, <a href="http://en.wikipedia.org/wiki/Robot" title="Robot">robots</a>, handheld computers, <a href="http://en.wikipedia.org/wiki/Nintendo_64" title="Nintendo 64">Nintendo 64</a>, Sony <a href="http://en.wikipedia.org/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a> and Sony <a href="http://en.wikipedia.org/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a>. In cellphone/PDA applications, MIPS has been largely unable to displace the incumbent, competing <a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a>.</p>
<p>MIPS architecture processors include: IDT RC32438; ATI/AMD <a href="http://en.wikipedia.org/wiki/Xilleon" title="Xilleon">Xilleon</a>; Alchemy Au1000, 1100, 1200; Broadcom Sentry5; <a href="http://en.wikipedia.org/wiki/RMI_Corporation" title="RMI Corporation">RMI</a> XLR7xx, <a href="http://en.wikipedia.org/wiki/Cavium_Networks" title="Cavium Networks" class="mw-redirect">Cavium</a> Octeon CN30xx, CN31xx, CN36xx, CN38xx and CN5xxx; <a href="http://en.wikipedia.org/wiki/Infineon_Technologies" title="Infineon Technologies">Infineon Technologies</a> EasyPort, Amazon, Danube, ADM5120, WildPass, INCA-IP, INCA-IP2; <a href="http://en.wikipedia.org/wiki/Microchip_Technology" title="Microchip Technology">Microchip Technology</a> PIC32; <a href="http://en.wikipedia.org/wiki/NEC" title="NEC">NEC</a> EMMA and EMMA2, NEC VR4181A, VR4121, VR4122, VR4181A, VR4300, VR5432, VR5500; <a href="http://en.wikipedia.org/wiki/Oak_Technologies" title="Oak Technologies" class="mw-redirect">Oak Technologies</a> Generation; <a href="http://en.wikipedia.org/wiki/PMC-Sierra" title="PMC-Sierra">PMC-Sierra</a> RM11200; <a href="http://en.wikipedia.org/w/index.php?title=QuickLogic&amp;action=edit&amp;redlink=1" class="new" title="QuickLogic (page does not exist)">QuickLogic</a> QuickMIPS ESP; Toshiba <i>Donau</i>, <a href="http://en.wikipedia.org/wiki/Toshiba" title="Toshiba">Toshiba</a> TMPR492x, TX4925, TX9956, TX7901.</p>
<h3><span class="mw-headline" id="MIPS-based_supercomputers">MIPS-based supercomputers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=29" title="Edit section: MIPS-based supercomputers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>One of the more interesting applications of the MIPS architecture is its use in massive processor count supercomputers. <a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a> (SGI) refocused its business from desktop graphics workstations to the <a href="http://en.wikipedia.org/wiki/High-performance_computing" title="High-performance computing" class="mw-redirect">high-performance computing</a> market in the early 1990s. The success of the company's first foray into server systems, the <a href="http://en.wikipedia.org/wiki/SGI_Challenge" title="SGI Challenge">Challenge</a> series based on the R4400 and <a href="http://en.wikipedia.org/wiki/R8000" title="R8000">R8000</a>, and later <a href="http://en.wikipedia.org/wiki/R10000" title="R10000">R10000</a>,
 motivated SGI to create a vastly more powerful system. The introduction
 of the integrated R10000 allowed SGI to produce a system, the <a href="http://en.wikipedia.org/wiki/Origin_2000" title="Origin 2000" class="mw-redirect">Origin 2000</a>, eventually scalable to 1024 CPUs using its <a href="http://en.wikipedia.org/wiki/NUMAlink" title="NUMAlink">NUMAlink</a> cc-NUMA interconnect. The Origin 2000 begat the <a href="http://en.wikipedia.org/wiki/Origin_3000" title="Origin 3000" class="mw-redirect">Origin 3000</a>
 series which topped out with the same 1024 maximum CPU count but using 
the R14000 and R16000 chips up to 700&nbsp;MHz. Its MIPS based 
supercomputers were withdrawn in 2005 when SGI made the strategic 
decision to move to Intel's IA-64 architecture.</p>
<p>A high-performance computing startup called <a href="http://en.wikipedia.org/wiki/SiCortex" title="SiCortex">SiCortex</a>
 introduced a massively parallel MIPS based supercomputer in 2007. The 
machines are based on the MIPS64 architecture and a high performance 
interconnect using a <a href="http://en.wikipedia.org/wiki/Kautz_graph" title="Kautz graph">Kautz graph</a> topology. The system is very power efficient and computationally powerful.<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>]</sup> The most innovative aspect of the system was its multicore processing node which integrates six MIPS64 cores, a <a href="http://en.wikipedia.org/wiki/Crossbar_switch" title="Crossbar switch">crossbar switch</a> <a href="http://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">memory controller</a>, interconnect <a href="http://en.wikipedia.org/wiki/Direct_memory_access" title="Direct memory access">DMA</a> engine, <a href="http://en.wikipedia.org/wiki/Gigabit_Ethernet" title="Gigabit Ethernet">Gigabit Ethernet</a> and <a href="http://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> controllers all on a single chip which consumes only 10 watts of power, yet has a peak floating point performance of 6 <a href="http://en.wikipedia.org/wiki/FLOPS" title="FLOPS">gigaFLOPS</a>.
 The most powerful configuration, the SC5832, is a single cabinet 
supercomputer consisting of 972 such node chips for a total of 5832 
MIPS64 processor cores and 8.2 teraFLOPS of peak performance.</p>
<h3><span class="mw-headline" id="Loongson">Loongson</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=30" title="Edit section: Loongson">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/Loongson" title="Loongson">Loongson</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:Loongson_2F.jpg" class="image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/220px-Loongson_2F.jpg" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/5/54/Loongson_2F.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/5/54/Loongson_2F.jpg 2x" width="220" height="191"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Loongson_2F.jpg" class="internal" title="Enlarge"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
The <a href="http://en.wikipedia.org/wiki/Loongson" title="Loongson">Loongson</a> 2F MIPS64 <a href="http://en.wikipedia.org/wiki/CPU" title="CPU" class="mw-redirect">CPU</a>, part of <a href="http://en.wikipedia.org/wiki/China" title="China">China</a>'s <a href="http://en.wikipedia.org/wiki/863_Program" title="863 Program">863 Program</a></div>
</div>
</div>
<p><a href="http://en.wikipedia.org/wiki/Loongson" title="Loongson">Loongson</a> is a MIPS-compatible family of microprocessors designed by the <a href="http://en.wikipedia.org/wiki/Chinese_Academy_of_Sciences" title="Chinese Academy of Sciences">Chinese Academy of Sciences</a>.
 The internal microarchitecture of Loongson microprocessors was designed
 independently by the Chinese, and early implementations of the family 
lacked four instructions patented by MIPS Technologies.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span>[</span>19<span>]</span></a></sup> In June 2009, ICT licenced the MIPS32 and MIPS64 architectures directly from MIPS Technologies.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>20<span>]</span></a></sup></p>
<p>Starting from 2006, a number of companies released Loongson-based computers, including <a href="http://en.wikipedia.org/wiki/Nettop" title="Nettop">nettops</a> and <a href="http://en.wikipedia.org/wiki/Netbook" title="Netbook">netbooks</a> designed for low-power use.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>21<span>]</span></a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span>[</span>22<span>]</span></a></sup></p>
<h4><span class="mw-headline" id="Dawning_6000">Dawning 6000</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=31" title="Edit section: Dawning 6000">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/Dawning_Information_Industry#Dawning_6000" title="Dawning Information Industry">Dawning Information Industry#Dawning 6000</a></div>
<p>The high-performance Dawning 6000, which has a projected speed of 
over one quadrillion operations per second, will incorporate the <a href="http://en.wikipedia.org/wiki/Loongson" title="Loongson">Loongson</a>
 processor as its core. Dawning 6000 is currently jointly developed by 
the Institute of Computing Technology under the Chinese Academy of 
Sciences and the Dawning Information Industry Company. Li Guojie, 
chairman of Dawning Information Industry Company and director and 
academician of the Institute of Computing Technology, said research and 
development of the Dawning 6000 is expected to be completed in two 
years. By then, Chinese-made high-performance computers will be expected
 to achieve two major breakthroughs: first, the adoption of 
domestic-made central processing units (CPUs); second, the existing 
cluster-based system structure of high-performance computers will be 
changed once the computing speed reaches one <a href="http://en.wikipedia.org/wiki/Quadrillion" title="Quadrillion">quadrillion</a> operations per second.</p>
<h2><span class="mw-headline" id="MIPS_I_instruction_formats">MIPS I instruction formats</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=32" title="Edit section: MIPS I instruction formats">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Instructions are divided into three types: R, I and J. Every 
instruction starts with a 6-bit opcode. In addition to the opcode, 
R-type instructions specify three registers, a shift amount field, and a
 function field; I-type instructions specify two registers and a 16-bit 
immediate value; J-type instructions follow the opcode with a 26-bit 
jump target.<sup id="cite_ref-uidaho_23-0" class="reference"><a href="#cite_note-uidaho-23"><span>[</span>23<span>]</span></a></sup><sup id="cite_ref-24" class="reference"><a href="#cite_note-24"><span>[</span>24<span>]</span></a></sup></p>
<p>The following are the three formats used for the core instruction set:</p>
<table class="wikitable">
<tbody><tr>
<th>Type</th>
<th colspan="6">-31- &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; format 
(bits) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -0-</th>
</tr>
<tr align="center">
<td><b>R</b></td>
<td>opcode (6)</td>
<td>rs (5)</td>
<td>rt (5)</td>
<td>rd (5)</td>
<td>shamt (5)</td>
<td>funct (6)</td>
</tr>
<tr align="center">
<td><b>I</b></td>
<td>opcode (6)</td>
<td>rs (5)</td>
<td>rt (5)</td>
<td colspan="3">immediate (16)</td>
</tr>
<tr align="center">
<td><b>J</b></td>
<td>opcode (6)</td>
<td colspan="5">address (26)</td>
</tr>
</tbody></table>
<h2><span class="mw-headline" id="MIPS_assembly_language">MIPS assembly language</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=33" title="Edit section: MIPS assembly language">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>These are assembly language instructions that have direct hardware implementation, as opposed to <i>pseudoinstructions</i> which are translated into multiple real instructions before being assembled.</p>
<ul>
<li>In the following, the register letters <i>d</i>, <i>t</i>, and <i>s</i> are placeholders for (register) numbers or register names.</li>
<li><i>C</i> denotes a constant (<i>immediate</i>).</li>
<li>All the following instructions are native instructions.</li>
<li>Opcodes and funct codes are in hexadecimal.</li>
<li>The MIPS32 Instruction Set states that the word <i>unsigned</i> as part of Add and Subtract instructions, is a <i>misnomer</i>. The difference between <i>signed</i> and <i>unsigned</i>
 versions of commands is not a sign extension (or lack thereof) of the 
operands, but controls whether a trap is executed on overflow <i>(e.g. Add)</i> or an overflow is ignored <i>(Add unsigned)</i>. An immediate operand CONST to these instructions is always sign-extended.</li>
</ul>
<h3><span class="mw-headline" id="Integer">Integer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=34" title="Edit section: Integer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>MIPS has 32 integer registers. Data must be in registers to perform 
arithmetic. Register $0 always holds 0 and register $1 is normally 
reserved for the assembler (for handling pseudo instructions and large 
constants).</p>
<p>The encoding shows which bits correspond to which parts of the instruction. A hyphen (-) is used to indicate <a href="http://en.wikipedia.org/wiki/Don%27t_cares" title="Don't cares" class="mw-redirect">don't cares</a>.</p>
<table class="wikitable">
<tbody><tr>
<th>Category</th>
<th>Name</th>
<th>Instruction syntax</th>
<th>Meaning</th>
<th colspan="3">Format/opcode/funct</th>
<th>Notes/Encoding</th>
</tr>
<tr>
<td rowspan="10">Arithmetic</td>
<td>Add</td>
<td>add $d,$s,$t</td>
<td>$d = $s + $t</td>
<td>R</td>
<td>0</td>
<td>20<sub>16</sub></td>
<td>adds two registers, executes a trap on overflow<br>
<pre>000000ss sssttttt ddddd--- --100000
</pre></td>
</tr>
<tr>
<td>Add unsigned</td>
<td>addu $d,$s,$t</td>
<td>$d = $s + $t</td>
<td>R</td>
<td>0</td>
<td>21<sub>16</sub></td>
<td>as above but ignores an overflow<br>
<pre>000000ss sssttttt ddddd--- --100001
</pre></td>
</tr>
<tr>
<td>Subtract</td>
<td>sub $d,$s,$t</td>
<td>$d = $s - $t</td>
<td>R</td>
<td>0</td>
<td>22<sub>16</sub></td>
<td>subtracts two registers, executes a trap on overflow<br>
<pre>000000ss sssttttt ddddd--- --100010
</pre></td>
</tr>
<tr>
<td>Subtract unsigned</td>
<td>subu $d,$s,$t</td>
<td>$d = $s - $t</td>
<td>R</td>
<td>0</td>
<td>23<sub>16</sub></td>
<td>as above but ignores an overflow<br>
<pre>000000ss sssttttt ddddd000 00100011
</pre></td>
</tr>
<tr>
<td>Add immediate</td>
<td>addi $t,$s,C</td>
<td>$t = $s + C (signed)</td>
<td>I</td>
<td>8<sub>16</sub></td>
<td>-</td>
<td>Used to add sign-extended constants (and also to copy one register to another: addi $1, $2, 0), executes a trap on overflow<br>
<pre>001000ss sssttttt CCCCCCCC CCCCCCCC
</pre></td>
</tr>
<tr>
<td>Add immediate unsigned</td>
<td>addiu $t,$s,C</td>
<td>$t = $s + C (signed)</td>
<td>I</td>
<td>9<sub>16</sub></td>
<td>-</td>
<td>as above but ignores an overflow<br>
<pre>001001ss sssttttt CCCCCCCC CCCCCCCC
</pre></td>
</tr>
<tr>
<td>Multiply</td>
<td>mult $s,$t</td>
<td>LO = (($s * $t) &lt;&lt; 32) &gt;&gt; 32;<br>
HI = ($s * $t) &gt;&gt; 32;</td>
<td>R</td>
<td>0</td>
<td>18<sub>16</sub></td>
<td>Multiplies two registers and puts the 64-bit result in two special 
memory spots - LO and HI. Alternatively, one could say the result of 
this operation is: (int HI,int LO) = (64-bit) $s * $t . See mfhi and 
mflo for accessing LO and HI regs.</td>
</tr>
<tr>
<td>Multiply unsigned</td>
<td>multu $s,$t</td>
<td>LO = (($s * $t) &lt;&lt; 32) &gt;&gt; 32;<br>
HI = ($s * $t) &gt;&gt; 32;</td>
<td>R</td>
<td>0</td>
<td>19<sub>16</sub></td>
<td>Multiplies two registers and puts the 64-bit result in two special 
memory spots - LO and HI. Alternatively, one could say the result of 
this operation is: (int HI,int LO) = (64-bit) $s * $t . See mfhi and 
mflo for accessing LO and HI regs.</td>
</tr>
<tr>
<td>Divide</td>
<td>div $s, $t</td>
<td>LO = $s / $t &nbsp;&nbsp;&nbsp; HI = $s&nbsp;% $t</td>
<td>R</td>
<td>0</td>
<td>1A<sub>16</sub></td>
<td>Divides two registers and puts the 32-bit integer result in LO and the remainder in HI.<sup id="cite_ref-uidaho_23-1" class="reference"><a href="#cite_note-uidaho-23"><span>[</span>23<span>]</span></a></sup></td>
</tr>
<tr>
<td>Divide unsigned</td>
<td>divu $s, $t</td>
<td>LO = $s / $t &nbsp;&nbsp;&nbsp; HI = $s&nbsp;% $t</td>
<td>R</td>
<td>0</td>
<td>1B<sub>16</sub></td>
<td>Divides two registers and puts the 32-bit integer result in LO and the remainder in HI.</td>
</tr>
<tr>
<td rowspan="14">Data Transfer</td>
</tr>
<tr>
<td>Load word</td>
<td>lw $t,C($s)</td>
<td>$t = Memory[$s + C]</td>
<td>I</td>
<td>23<sub>16</sub></td>
<td>-</td>
<td>loads the word stored from: MEM[$s+C] and the following 3 bytes.</td>
</tr>
<tr>
<td>Load halfword</td>
<td>lh $t,C($s)</td>
<td>$t = Memory[$s + C] (signed)</td>
<td>I</td>
<td>21<sub>16</sub></td>
<td>-</td>
<td>loads the halfword stored from: MEM[$s+C] and the following byte. Sign is extended to width of register.</td>
</tr>
<tr>
<td>Load halfword unsigned</td>
<td>lhu $t,C($s)</td>
<td>$t = Memory[$s + C] (unsigned)</td>
<td>I</td>
<td>25<sub>16</sub></td>
<td>-</td>
<td>As above without <a href="http://en.wikipedia.org/wiki/Sign_extension" title="Sign extension">sign extension</a>.</td>
</tr>
<tr>
<td>Load byte</td>
<td>lb $t,C($s)</td>
<td>$t = Memory[$s + C] (signed)</td>
<td>I</td>
<td>20<sub>16</sub></td>
<td>-</td>
<td>loads the byte stored from: MEM[$s+C].</td>
</tr>
<tr>
<td>Load byte unsigned</td>
<td>lbu $t,C($s)</td>
<td>$t = Memory[$s + C] (unsigned)</td>
<td>I</td>
<td>24<sub>16</sub></td>
<td>-</td>
<td>As above without sign extension.</td>
</tr>
<tr>
<td>Store word</td>
<td>sw $t,C($s)</td>
<td>Memory[$s + C] = $t</td>
<td>I</td>
<td>2B<sub>16</sub></td>
<td>-</td>
<td>stores a word into: MEM[$s+C] and the following 3 bytes. The order of the operands is a large source of confusion.</td>
</tr>
<tr>
<td>Store half</td>
<td>sh $t,C($s)</td>
<td>Memory[$s + C] = $t</td>
<td>I</td>
<td>29<sub>16</sub></td>
<td>-</td>
<td>stores the least-significant 16-bit of a register (a halfword) into: MEM[$s+C].</td>
</tr>
<tr>
<td>Store byte</td>
<td>sb $t,C($s)</td>
<td>Memory[$s + C] = $t</td>
<td>I</td>
<td>28<sub>16</sub></td>
<td>-</td>
<td>stores the least-significant 8-bit of a register (a byte) into: MEM[$s+C].</td>
</tr>
<tr>
<td>Load upper immediate</td>
<td>lui $t,C</td>
<td>$t = C &lt;&lt; 16</td>
<td>I</td>
<td>F<sub>16</sub></td>
<td>-</td>
<td>loads a 16-bit immediate operand into the upper 16-bits of the register specified. Maximum value of constant is 2<sup>16</sup>-1</td>
</tr>
<tr>
<td>Move from high</td>
<td>mfhi $d</td>
<td>$d = HI</td>
<td>R</td>
<td>0</td>
<td>10<sub>16</sub></td>
<td>Moves a value from HI to a register. Do not use a multiply or a 
divide instruction within two instructions of mfhi (that action is 
undefined because of the MIPS pipeline).</td>
</tr>
<tr>
<td>Move from low</td>
<td>mflo $d</td>
<td>$d = LO</td>
<td>R</td>
<td>0</td>
<td>12<sub>16</sub></td>
<td>Moves a value from LO to a register. Do not use a multiply or a 
divide instruction within two instructions of mflo (that action is 
undefined because of the MIPS pipeline).</td>
</tr>
<tr>
<td>Move from Control Register</td>
<td>mfcZ $t, $d</td>
<td>$t = Coprocessor[Z].ControlRegister[$d]</td>
<td>R</td>
<td>0</td>
<td></td>
<td>Moves a 4 byte value from Coprocessor Z Control register to a general purpose register. Sign extension.</td>
</tr>
<tr>
<td>Move to Control Register</td>
<td>mtcZ $t, $d</td>
<td>Coprocessor[Z].ControlRegister[$d] = $t</td>
<td>R</td>
<td>0</td>
<td></td>
<td>Moves a 4 byte value from a general purpose register to a Coprocessor Z Control register. Sign extension.</td>
</tr>
<tr>
<td rowspan="8">Logical</td>
<td>And</td>
<td>and $d,$s,$t</td>
<td>$d = $s &amp; $t</td>
<td>R</td>
<td>0</td>
<td>24<sub>16</sub></td>
<td><a href="http://en.wikipedia.org/wiki/Bitwise_operation" title="Bitwise operation">Bitwise</a> and<br>
<pre>000000ss sssttttt ddddd--- --100100
</pre></td>
</tr>
<tr>
<td>And immediate</td>
<td>andi $t,$s,C</td>
<td>$t = $s &amp; C</td>
<td>I</td>
<td>C<sub>16</sub></td>
<td>-</td>
<td>Leftmost 16 bits are padded with 0s<br>
<pre>001100ss sssttttt CCCCCCCC CCCCCCCC
</pre></td>
</tr>
<tr>
<td>Or</td>
<td>or $d,$s,$t</td>
<td>$d = $s | $t</td>
<td>R</td>
<td>0</td>
<td>25<sub>16</sub></td>
<td><a href="http://en.wikipedia.org/wiki/Bitwise_operation" title="Bitwise operation">Bitwise</a> or</td>
</tr>
<tr>
<td>Or immediate</td>
<td>ori $t,$s,C</td>
<td>$t = $s | C</td>
<td>I</td>
<td>D<sub>16</sub></td>
<td>-</td>
<td>Leftmost 16 bits are padded with 0s</td>
</tr>
<tr>
<td>Exclusive or</td>
<td>xor $d,$s,$t</td>
<td>$d = $s ^ $t</td>
<td>R</td>
<td>0</td>
<td>26<sub>16</sub></td>
<td></td>
</tr>
<tr>
<td>Nor</td>
<td>nor $d,$s,$t</td>
<td>$d = ~ ($s | $t)</td>
<td>R</td>
<td>0</td>
<td>27<sub>16</sub></td>
<td><a href="http://en.wikipedia.org/wiki/Bitwise_operation" title="Bitwise operation">Bitwise</a> nor</td>
</tr>
<tr>
<td>Set on less than</td>
<td>slt $d,$s,$t</td>
<td>$d = ($s &lt; $t)</td>
<td>R</td>
<td>0</td>
<td>2A<sub>16</sub></td>
<td>Tests if one register is less than another.</td>
</tr>
<tr>
<td>Set on less than immediate</td>
<td>slti $t,$s,C</td>
<td>$t = ($s &lt; C)</td>
<td>I</td>
<td>A<sub>16</sub></td>
<td>-</td>
<td>Tests if one register is less than a constant.</td>
</tr>
<tr>
<td rowspan="6">Bitwise Shift</td>
<td>Shift left logical immediate</td>
<td>sll $d,$t,shamt</td>
<td>$d = $t &lt;&lt; shamt</td>
<td>R</td>
<td>0</td>
<td>0</td>
<td>shifts shamt number of bits to the left (multiplies by <img class="tex" alt="2^{shamt} " src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/12afee628247c5b1e69f4031ecd146e1.png">)</td>
</tr>
<tr>
<td>Shift right logical immediate</td>
<td>srl $d,$t,shamt</td>
<td>$d = $t &gt;&gt; shamt</td>
<td>R</td>
<td>0</td>
<td>2<sub>16</sub></td>
<td>shifts shamt number of bits to the right - zeros are shifted in (divides by <img class="tex" alt="2^{shamt} " src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/12afee628247c5b1e69f4031ecd146e1.png">). Note that this instruction only works as division of a two's complement number if the value is positive.</td>
</tr>
<tr>
<td>Shift right arithmetic immediate</td>
<td>sra $d,$t,shamt</td>
<td><img class="tex" alt="$d = $t &gt;&gt; shamt + \left(\sum_{n=1}^{\text{shamt}}2^{32-n}\right)\cdot \left($t&gt;&gt;31\right)" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/8438f4726587941b1843f7a3c99776e4.png"></td>
<td>R</td>
<td>0</td>
<td>3<sub>16</sub></td>
<td>shifts shamt number of bits - the sign bit is shifted in (divides <a href="http://en.wikipedia.org/wiki/Two%27s_complement" title="Two's complement">2's complement number</a> by <img class="tex" alt="2^{shamt} " src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/12afee628247c5b1e69f4031ecd146e1.png">)</td>
</tr>
<tr>
<td>Shift left logical</td>
<td>sllv $d,$t,$s</td>
<td>$d = $t &lt;&lt; $s</td>
<td>R</td>
<td>0</td>
<td>4 <sub>16</sub></td>
<td>shifts $s number of bits to the left (multiplies by <img class="tex" alt="2^{$s} " src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/52ed251dc3fe22eec73c03a0ae650df3.png">)</td>
</tr>
<tr>
<td>Shift right logical</td>
<td>srlv $d,$t,$s</td>
<td>$d = $t &gt;&gt; $s</td>
<td>R</td>
<td>0</td>
<td>6<sub>16</sub></td>
<td>shifts $s number of bits to the right - zeros are shifted in (divides by <img class="tex" alt="2^{$s} " src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/52ed251dc3fe22eec73c03a0ae650df3.png">). Note that this instruction only works as division of a two's complement number if the value is positive.</td>
</tr>
<tr>
<td>Shift right arithmetic</td>
<td>srav $d,$t,$s</td>
<td><img class="tex" alt="$d = $t &gt;&gt; $s + \left(\sum_{n=1}^{$\text{s}}2^{32-n}\right)\cdot \left($t&gt;&gt;31\right)" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/39136f6d406ba98967729a47374f327b.png"></td>
<td>R</td>
<td>0</td>
<td>7<sub>16</sub></td>
<td>shifts $s number of bits - the sign bit is shifted in (divides <a href="http://en.wikipedia.org/wiki/Two%27s_complement" title="Two's complement">2's complement number</a> by <img class="tex" alt="2^{$s} " src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/52ed251dc3fe22eec73c03a0ae650df3.png">)</td>
</tr>
<tr>
<td rowspan="2">Conditional branch</td>
<td>Branch on equal</td>
<td>beq $s,$t,C</td>
<td>if ($s == $t) go to PC+4+4*C</td>
<td>I</td>
<td>4<sub>16</sub></td>
<td>-</td>
<td>Goes to the instruction at the specified address if two registers are equal.<br>
<pre>000100ss sssttttt CCCCCCCC CCCCCCCC
</pre></td>
</tr>
<tr>
<td>Branch on not equal</td>
<td>bne $s,$t,C</td>
<td>if ($s&nbsp;!= $t) go to PC+4+4*C</td>
<td>I</td>
<td>5<sub>16</sub></td>
<td>-</td>
<td>Goes to the instruction at the specified address if two registers are <i>not</i> equal.</td>
</tr>
<tr>
<td rowspan="3">Unconditional jump</td>
<td>Jump</td>
<td>j C</td>
<td>PC = PC+4[31:28] . C*4</td>
<td>J</td>
<td>2<sub>16</sub></td>
<td>-</td>
<td>Unconditionally jumps to the instruction at the specified address.</td>
</tr>
<tr>
<td>Jump register</td>
<td>jr $s</td>
<td>goto address $s</td>
<td>R</td>
<td>0</td>
<td>8<sub>16</sub></td>
<td>Jumps to the address contained in the specified register</td>
</tr>
<tr>
<td>Jump and link</td>
<td>jal C</td>
<td>$31 = PC + 4; PC = PC+4[31:28] . C*4</td>
<td>J</td>
<td>3<sub>16</sub></td>
<td>-</td>
<td>For procedure call - used to call a subroutine, $31 holds the return
 address; returning from a subroutine is done by: jr $31. Return address
 is PC + 8, not PC + 4 due to the use of a branch <a href="http://en.wikipedia.org/wiki/Delay_slot" title="Delay slot">delay slot</a> which forces the instruction after the jump to be executed</td>
</tr>
</tbody></table>
<p>Note: In MIPS assembly code, the offset for branching instructions can be represented by a label elsewhere in the code.</p>
<p>Note: There is no corresponding <i>load lower immediate</i> 
instruction; this can be done by using addi (add immediate, see below) 
or ori (or immediate) with the register $0 (whose value is always zero).
 For example, both <code>addi $1, $0, 100</code> and <code>ori $1, $0, 100</code> load the decimal value 100 into register $1.</p>
<p>Note: Subtracting an immediate can be done with adding the negation of that value as the immediate.</p>
<h3><span class="mw-headline" id="Floating_point">Floating point</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=35" title="Edit section: Floating point">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>MIPS has 32 floating-point registers. Two registers are paired for 
double precision numbers. Odd numbered registers cannot be used for 
arithmetic or branching, just as part of a double precision register 
pair.</p>
<table class="wikitable">
<tbody><tr>
<th>Category</th>
<th>Name</th>
<th>Instruction syntax</th>
<th>Meaning</th>
<th colspan="3">Format/opcode/funct</th>
<th>Notes/Encoding</th>
</tr>
<tr>
<td rowspan="8">Arithmetic</td>
<td>FP add single</td>
<td>add.s $x,$y,$z</td>
<td>$x = $y + $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point add (single precision)</td>
</tr>
<tr>
<td>FP subtract single</td>
<td>sub.s $x,$y,$z</td>
<td>$x = $y - $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point subtract (single precision)</td>
</tr>
<tr>
<td>FP multiply single</td>
<td>mul.s $x,$y,$z</td>
<td>$x = $y * $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point multiply (single precision)</td>
</tr>
<tr>
<td>FP divide single</td>
<td>div.s $x,$y,$z</td>
<td>$x = $y / $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point divide (single precision)</td>
</tr>
<tr>
<td>FP add double</td>
<td>add.d $x,$y,$z</td>
<td>$x = $y + $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point add (double precision)</td>
</tr>
<tr>
<td>FP subtract double</td>
<td>sub.d $x,$y,$z</td>
<td>$x = $y - $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point subtract (double precision)</td>
</tr>
<tr>
<td>FP multiply double</td>
<td>mul.d $x,$y,$z</td>
<td>$x = $y * $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point multiply (double precision)</td>
</tr>
<tr>
<td>FP divide double</td>
<td>div.d $x,$y,$z</td>
<td>$x = $y / $z</td>
<td></td>
<td></td>
<td></td>
<td>Floating-Point divide (double precision)</td>
</tr>
<tr>
<td rowspan="2">Data Transfer</td>
<td>Load word coprocessor</td>
<td>lwcZ $x,CONST ($y)</td>
<td>Coprocessor[Z].DataRegister[$x] = Memory[$y + CONST]</td>
<td>I</td>
<td></td>
<td></td>
<td>Loads the 4 byte word stored from: MEM[$y+CONST] into a Coprocessor data register. Sign extension.</td>
</tr>
<tr>
<td>Store word coprocessor</td>
<td>swcZ&nbsp;$x,CONST&nbsp;($y)</td>
<td>Memory[$y + CONST] = Coprocessor[Z].DataRegister[$x]</td>
<td>I</td>
<td></td>
<td></td>
<td>Stores the 4 byte word held by a Coprocessor data register into: MEM[$y+CONST]. Sign extension.</td>
</tr>
<tr>
<td rowspan="2">Logical</td>
<td>FP compare single (eq,ne,lt,le,gt,ge)</td>
<td>c.lt.s $f2,$f4</td>
<td>if ($f2 &lt; $f4) cond=1; else cond=0</td>
<td></td>
<td></td>
<td></td>
<td>Floating-point compare less than single precision</td>
</tr>
<tr>
<td>FP compare double (eq,ne,lt,le,gt,ge)</td>
<td>c.lt.d $f2,$f4</td>
<td>if ($f2 &lt; $f4) cond=1; else cond=0</td>
<td></td>
<td></td>
<td></td>
<td>Floating-point compare less than double precision</td>
</tr>
<tr>
<td rowspan="2">Branch</td>
<td>branch on FP true</td>
<td>bc1t 100</td>
<td>if (cond == 1) go to PC+4+100</td>
<td></td>
<td></td>
<td></td>
<td>PC relative branch if FP condition</td>
</tr>
<tr>
<td>branch on FP false</td>
<td>bc1f 100</td>
<td>if (cond == 0) go to PC+4+100</td>
<td></td>
<td></td>
<td></td>
<td>PC relative branch if not condition</td>
</tr>
</tbody></table>
<h3><span class="mw-headline" id="Pseudo_instructions">Pseudo instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=36" title="Edit section: Pseudo instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>These instructions are accepted by the MIPS assembler, although they 
are not real instructions within the MIPS instruction set. Instead, the 
assembler translates them into sequences of real instructions.</p>
<table class="wikitable">
<tbody><tr>
<th>Name</th>
<th>instruction syntax</th>
<th>Real instruction translation</th>
<th>meaning</th>
</tr>
<tr>
<td>Move</td>
<td>move $rt,$rs</td>
<td>add $rt,$rs,$zero</td>
<td>R[rt]=R[rs]</td>
</tr>
<tr>
<td>Clear</td>
<td>clear $rt</td>
<td>add $rt,$zero,$zero</td>
<td>R[rt]=0</td>
</tr>
<tr>
<td>Not</td>
<td>not $rt, $rs</td>
<td>nor $rt, $rs, $zero</td>
<td>R[rt]=~R[rs]</td>
</tr>
<tr>
<td>Load Address</td>
<td>la $rd, LabelAddr</td>
<td>lui $rd, LabelAddr[31:16]; ori $rd,$rd, LabelAddr[15:0]</td>
<td>$rd = Label Address</td>
</tr>
<tr>
<td>Load Immediate</td>
<td>li $rd, IMMED[31:0]</td>
<td>lui $rd, IMMED[31:16]; ori $rd,$rd, IMMED[15:0]</td>
<td>$rd = 32 bit Immediate value</td>
</tr>
<tr>
<td>Branch unconditionally</td>
<td>b Label</td>
<td>beq $zero,$zero,Label</td>
<td>PC=Label</td>
</tr>
<tr>
<td>Branch and link</td>
<td>bal Label</td>
<td>bgezal $zero,Label</td>
<td>R[31]=PC+8; PC=Label</td>
</tr>
<tr>
<td>Branch if greater than</td>
<td>bgt $rs,$rt,Label</td>
<td>slt $at,$rt,$rs; bne $at,$zero,Label</td>
<td>if(R[rs]&gt;R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch if less than</td>
<td>blt $rs,$rt,Label</td>
<td>slt $at,$rs,$rt; bne $at,$zero,Label</td>
<td>if(R[rs]&lt;R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch if greater than or equal</td>
<td>bge $rs,$rt,Label</td>
<td>slt $at,$rs,$rt; beq $at,$zero,Label</td>
<td>if(R[rs]&gt;=R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch if less than or equal</td>
<td>ble $rs,$rt,Label</td>
<td>slt $at,$rt,$rs; beq $at,$zero,Label</td>
<td>if(R[rs]&lt;=R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch if greater than unsigned</td>
<td>bgtu $rs,$rt,Label</td>
<td>sltu $at,$rt,$rs; bne $at,$zero,Label</td>
<td>if(R[rs]&gt;R[rt]) PC=Label</td>
</tr>
<tr>
<td>Branch if greater than zero</td>
<td>bgtz $rs,Label</td>
<td>slt $at,$zero,$rs; bne $at,$zero,Label</td>
<td>if(R[rs]&gt;0) PC=Label</td>
</tr>
<tr>
<td>Branch if equal to zero</td>
<td>beqz $rs,Label</td>
<td>beq $rs,$zero,Label</td>
<td>if(R[rs]==0) PC=Label</td>
</tr>
<tr>
<td>Multiplies and returns only first 32 bits</td>
<td>mul $d, $s, $t</td>
<td>mult $s, $t; mflo $d</td>
<td>$d = $s * $t</td>
</tr>
<tr>
<td>Divides and returns quotient</td>
<td>div $d, $s, $t</td>
<td>div $s, $t; mflo $d</td>
<td>$d = $s / $t</td>
</tr>
<tr>
<td>Divides and returns remainder</td>
<td>rem $d, $s, $t</td>
<td>div $s, $t; mfhi $d</td>
<td>$d = $s&nbsp;% $t</td>
</tr>
</tbody></table>
<h3><span class="mw-headline" id="Other_instructions">Other instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=37" title="Edit section: Other instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="http://en.wikipedia.org/wiki/NOP" title="NOP">NOP</a> (no operation) (machine code 0x00000000, interpreted by CPU as <code>sll $0,$0,0</code>)</li>
<li>break (breaks the program, used by debuggers)</li>
<li>syscall (used for system calls to the operating system)</li>
</ul>
<h2><span class="mw-headline" id="Compiler_register_usage">Compiler register usage</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=38" title="Edit section: Compiler register usage">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/Calling_convention#MIPS" title="Calling convention">Calling convention#MIPS</a></div>
<p>The hardware architecture specifies that:</p>
<ul>
<li>General purpose register $0 always returns a value of 0.</li>
<li>General purpose register $31 is used as the link register for jump and link instructions.</li>
<li>HI and LO are used to access the multiplier/divider results, accessed by the mfhi (move from high) and mflo commands.</li>
</ul>
<p>These are the only hardware restrictions on the usage of the general purpose registers.</p>
<p>The various MIPS tool-chains implement specific calling conventions that further restrict how the registers are used. These <a href="http://en.wikipedia.org/wiki/Calling_convention" title="Calling convention">calling conventions</a> are totally maintained by the tool-chain software and are not required by the hardware.</p>
<table class="wikitable">
<caption><b>Registers for O32 Calling Convention</b></caption>
<tbody><tr>
<th>Name</th>
<th>Number</th>
<th>Use</th>
<th>Callee must preserve?</th>
</tr>
<tr>
<th>$zero</th>
<td>$0</td>
<td>constant 0</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<th>$at</th>
<td>$1</td>
<td>assembler temporary</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$v0â€“$v1</th>
<td>$2â€“$3</td>
<td>values for function returns and expression evaluation</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$a0â€“$a3</th>
<td>$4â€“$7</td>
<td>function arguments</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$t0â€“$t7</th>
<td>$8â€“$15</td>
<td>temporaries</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$s0â€“$s7</th>
<td>$16â€“$23</td>
<td>saved temporaries</td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$t8â€“$t9</th>
<td>$24â€“$25</td>
<td>temporaries</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$k0â€“$k1</th>
<td>$26â€“$27</td>
<td>reserved for OS kernel</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<th>$gp</th>
<td>$28</td>
<td>global pointer</td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$sp</th>
<td>$29</td>
<td><a href="http://en.wikipedia.org/wiki/Stack-based_memory_allocation" title="Stack-based memory allocation">stack pointer</a></td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$fp</th>
<td>$30</td>
<td><a href="http://en.wikipedia.org/wiki/Frame_pointer" title="Frame pointer" class="mw-redirect">frame pointer</a></td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$ra</th>
<td>$31</td>
<td><a href="http://en.wikipedia.org/wiki/Return_statement" title="Return statement">return address</a></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
</tbody></table>
<table class="wikitable">
<caption><b>Registers for N32 and N64 Calling Conventions<sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span>[</span>25<span>]</span></a></sup></b></caption>
<tbody><tr>
<th>Name</th>
<th>Number</th>
<th>Use</th>
<th>Callee must preserve?</th>
</tr>
<tr>
<th>$zero</th>
<td>$0</td>
<td>constant 0</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<th>$at</th>
<td>$1</td>
<td>assembler temporary</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$v0â€“$v1</th>
<td>$2â€“$3</td>
<td>values for function returns and expression evaluation</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$a0â€“$a7</th>
<td>$4â€“$11</td>
<td>function arguments</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$t4â€“$t7</th>
<td>$12â€“$15</td>
<td>temporaries</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$s0â€“$s7</th>
<td>$16â€“$23</td>
<td>saved temporaries</td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$t8â€“$t9</th>
<td>$24â€“$25</td>
<td>temporaries</td>
<td style="background:#ff9090; color:black; vertical-align: middle; text-align: center;" class="table-no">No</td>
</tr>
<tr>
<th>$k0â€“$k1</th>
<td>$26â€“$27</td>
<td>reserved for OS kernel</td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
<tr>
<th>$gp</th>
<td>$28</td>
<td>global pointer</td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$sp</th>
<td>$29</td>
<td><a href="http://en.wikipedia.org/wiki/Stack-based_memory_allocation" title="Stack-based memory allocation">stack pointer</a></td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$s8</th>
<td>$30</td>
<td><a href="http://en.wikipedia.org/wiki/Frame_pointer" title="Frame pointer" class="mw-redirect">frame pointer</a></td>
<td style="background: #90ff90; color: black; vertical-align: middle; text-align: center;" class="table-yes">Yes</td>
</tr>
<tr>
<th>$ra</th>
<td>$31</td>
<td><a href="http://en.wikipedia.org/wiki/Return_statement" title="Return statement">return address</a></td>
<td style="background: #ececec; color: grey; vertical-align: middle; text-align: center;" class="table-na"><small>N/A</small></td>
</tr>
</tbody></table>
<p>Registers that are preserved across a call are registers that (by 
convention) will not be changed by a system call or procedure (function)
 call. For example, $s-registers must be saved to the stack by a 
procedure that needs to use them, and $sp and $fp are always incremented
 by constants, and decremented back after the procedure is done with 
them (and the memory they point to). By contrast, $ra is changed 
automatically by any normal function call (ones that use jal), and 
$t-registers must be saved by the program before any procedure call (if 
the program needs the values inside them after the call).</p>
<h2><span class="mw-headline" id="Simulators">Simulators</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=39" title="Edit section: Simulators">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Open Virtual Platforms (OVP)<sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span>[</span>26<span>]</span></a></sup> includes the freely available for non-commercial use simulator <a href="http://en.wikipedia.org/wiki/OVPsim" title="OVPsim">OVPsim</a>,
 a library of models of processors, peripherals and platforms, and APIs 
which enable users to develop their own models. The models in the 
library are open source, written in C, and include the MIPS 4K, 24K, 
34K, 74K, 1004K, 1074K, M14K, microAptiv, interAptiv, proAptiv 32 bit 
cores and the MIPS 64bit 5K range of cores. These models are created and
 maintained by Imperas<sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span>[</span>27<span>]</span></a></sup>
 and in partnership with MIPS Technologies have been tested and assigned
 the MIPS-Verified (tm) mark. Sample MIPS-based platforms include both 
bare metal environments and platforms for booting unmodified Linux 
binary images. These platformsâ€“emulators are available as source or 
binaries and are fast, free for non-commercial usage, and are easy to 
use. <a href="http://en.wikipedia.org/wiki/OVPsim" title="OVPsim">OVPsim</a> is developed and maintained by <a href="http://en.wikipedia.org/w/index.php?title=Imperas&amp;action=edit&amp;redlink=1" class="new" title="Imperas (page does not exist)">Imperas</a>
 and is very fast (hundreds of million of instructions per second), and 
built to handle multicore homogeneous and heterogeneous architectures 
and systems.</p>
<p>There is a freely available MIPS32 simulator (earlier versions simulated only the R2000/R3000) called <a href="http://en.wikipedia.org/wiki/SPIM" title="SPIM">SPIM</a> for use in education. EduMIPS64<sup id="cite_ref-28" class="reference"><a href="#cite_note-28"><span>[</span>28<span>]</span></a></sup>
 is a GPL graphical cross-platform MIPS64 CPU simulator, written in 
Java/Swing. It supports a wide subset of the MIPS64 ISA and allows the 
user to graphically see what happens in the pipeline when an assembly 
program is run by the CPU. It has educational purposes and is used in 
some<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Avoid_weasel_words" title="Wikipedia:Avoid weasel words" class="mw-redirect"><span title="The material near this tag possibly uses too-vague attribution or weasel words. (March 2009)">who?</span></a></i>]</sup> computer architecture courses in universities around the world.</p>
<p>MARS<sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span>[</span>29<span>]</span></a></sup> is another GUI-based MIPS emulator designed for use in education, specifically for use with Hennessy's <i>Computer Organization and Design</i>.</p>
<p>WebMIPS<sup id="cite_ref-30" class="reference"><a href="#cite_note-30"><span>[</span>30<span>]</span></a></sup>
 is a browser based MIPS simulator with visual representation of a 
generic, pipelined processor. This simulator is quite useful for 
register tracking during step by step execution.</p>
<p>More advanced free emulators are available from the <a href="http://en.wikipedia.org/wiki/GXemul" title="GXemul">GXemul</a> (formerly known as the mips64emul project) and <a href="http://en.wikipedia.org/wiki/QEMU" title="QEMU">QEMU</a> projects. These emulate the various MIPS III and IV microprocessors in addition to entire computer systems which use them.</p>
<p>Commercial simulators are available especially for the embedded use of MIPS processors, for example Wind River <a href="http://en.wikipedia.org/wiki/Simics" title="Simics">Simics</a> (MIPS 4Kc and 5Kc, PMC RM9000, QED RM7000, Broadcom/Netlogic ec4400, <a href="http://en.wikipedia.org/wiki/Cavium" title="Cavium">Cavium</a> Octeon I), <a href="http://en.wikipedia.org/w/index.php?title=Imperas&amp;action=edit&amp;redlink=1" class="new" title="Imperas (page does not exist)">Imperas</a> (all MIPS32 and MIPS64 cores), VaST Systems (R3000, R4000), and <a href="http://en.wikipedia.org/wiki/CoWare" title="CoWare" class="mw-redirect">CoWare</a> (the MIPS4KE, MIPS24K, MIPS25Kf and MIPS34K).</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=40" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a href="http://en.wikipedia.org/wiki/DLX" title="DLX">DLX</a>, a very similar architecture designed by <a href="http://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a> (creator of MIPS) for teaching purposes</li>
<li><a href="http://en.wikipedia.org/wiki/MIPS-X" title="MIPS-X">MIPS-X</a>, developed as a follow-on project to the MIPS architecture</li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=41" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/mips32-architecture.asp">"MIPS32 Architecture"</a>. <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a><span class="reference-accessdate">. Retrieved 4 Jan 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MIPS32+Architecture&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.imgtec.com%2Fmips%2Fmips32-architecture.asp&amp;rft.pub=Imagination+Technologies&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/mips64-architecture.asp">"MIPS64 Architecture"</a>. <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a><span class="reference-accessdate">. Retrieved 4 Jan 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MIPS64+Architecture&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.imgtec.com%2Fmips%2Fmips64-architecture.asp&amp;rft.pub=Imagination+Technologies&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/mips-3d-ase.asp">"MIPS-3D ASE"</a>. <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a><span class="reference-accessdate">. Retrieved 4 Jan 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MIPS-3D+ASE&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.imgtec.com%2Fmips%2Fmips-3d-ase.asp&amp;rft.pub=Imagination+Technologies&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/mips-16e-ase.asp">"MIPS16e"</a>. <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a><span class="reference-accessdate">. Retrieved 4 Jan 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MIPS16e&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.imgtec.com%2Fmips%2Fmips-16e-ase.asp&amp;rft.pub=Imagination+Technologies&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/mips-multithreading.asp">"MIPS Multithreading"</a>. <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a><span class="reference-accessdate">. Retrieved 4 Jan 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MIPS+Multithreading&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.imgtec.com%2Fmips%2Fmips-multithreading.asp&amp;rft.pub=Imagination+Technologies&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web">University of California, Davis. <a rel="nofollow" class="external text" href="http://www.cs.ucdavis.edu/%7Epeisert/teaching/ecs142-sp09/rt.html">"ECS 142 (Compilers) References &amp; Tools page"</a><span class="reference-accessdate">. Retrieved 28 May 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.aulast=University+of+California%2C+Davis&amp;rft.au=University+of+California%2C+Davis&amp;rft.btitle=ECS+142+%28Compilers%29+References+%26+Tools+page&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cs.ucdavis.edu%2F~peisert%2Fteaching%2Fecs142-sp09%2Frt.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-Victor_P._Rubio.2C_2004-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-Victor_P._Rubio.2C_2004_7-0"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web">Rubio, Victor P. <a rel="nofollow" class="external text" href="http://www.ece.nmsu.edu/%7Ejecook/thesis/Victor_thesis.pdf">"A FPGA Implementation of a MIPS RISC Processor for Computer Architecture Education"</a>. <a href="http://en.wikipedia.org/wiki/New_Mexico_State_University" title="New Mexico State University">New Mexico State University</a><span class="reference-accessdate">. Retrieved 22 December 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.aufirst=Victor+P&amp;rft.aulast=Rubio&amp;rft.au=Rubio%2C+Victor+P&amp;rft.btitle=A+FPGA+Implementation+of+a+MIPS+RISC+Processor+++for+Computer+Architecture+Education&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.ece.nmsu.edu%2F~jecook%2Fthesis%2FVictor_thesis.pdf&amp;rft.pub=New+Mexico+State+University&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://infopad.eecs.berkeley.edu/CIC/otherpr/enhanced_mips.html">"Silicon Graphics Introduces Enhanced MIPS Architecture to Lead the Interactive Digital Revolution"</a>. <a href="http://en.wikipedia.org/wiki/Silicon_Graphics,_Inc." title="Silicon Graphics, Inc." class="mw-redirect">Silicon Graphics, Inc.</a> 21 October 1996.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=Silicon+Graphics+Introduces+Enhanced+MIPS+Architecture+to+Lead+the+Interactive+Digital+Revolution&amp;rft.date=21+October+1996&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Finfopad.eecs.berkeley.edu%2FCIC%2Fotherpr%2Fenhanced_mips.html&amp;rft.pub=Silicon+Graphics%2C+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-MPR:1996-11-18-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-MPR:1996-11-18_9-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-MPR:1996-11-18_9-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://studies.ac.upc.edu/ETSETB/SEGPAR/microprocessors/mdmx%20%28mpr%29.pdf">Gwennap, Linley (18 November 1996). "Digital, MIPS Add Multimedia Extensions".</a> <i>Microprocessor Report</i>. pp. 24â€“28.</span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.mips.com/news-events/newsroom/newsindex/index.dot?id=79069">http://www.mips.com/news-events/newsroom/newsindex/index.dot?id=79069</a> Announcing Release5</span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.nec.co.jp/press/en/9801/2002.html">NEC Offers Two High Cost Performance 64-bit RISC Microprocessors</a></span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a href="http://en.wikipedia.org/wiki/Morgan_Kaufmann_Publishers" title="Morgan Kaufmann Publishers">Morgan Kaufmann Publishers</a>, <i>Computer Organization and Design</i>, <a href="http://en.wikipedia.org/wiki/David_Patterson_%28scientist%29" title="David Patterson (scientist)">David A. Patterson</a> &amp; <a href="http://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a>, Edition 3, <a href="http://en.wikipedia.org/wiki/Special:BookSources/1558606041" class="internal mw-magiclink-isbn">ISBN 1-55860-604-1</a>, page 63</span></li>
<li id="cite_note-twsNovZ23-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-twsNovZ23_13-0"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://www.paravirtual.com/content/company/advisory_board.htm">"Earl Killian"</a>. <i>Paravirtual</i>. 26 November 2010<span class="reference-accessdate">. Retrieved 26 November 2010</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=Earl+Killian&amp;rft.date=26+November+2010&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.paravirtual.com%2Fcontent%2Fcompany%2Fadvisory_board.htm&amp;rft.pub=%27%27Paravirtual%27%27&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-twsNovZ14-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-twsNovZ14_14-0"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://www.cs.clemson.edu/%7Emark/s1_alumni.html">"S-1 Supercomputer Alumni: Earl Killian"</a>. <i>Clemson University</i>. 28 June 2005<span class="reference-accessdate">. Retrieved 26 November 2010</span>.
 "Earl Killian's early work w... As MIPS's Director of Architecture, he 
designed the MIPS III 64-bit instruction-set extension, and led the work
 on the R4000 microarchitecture. He was a cofounder of QED, which 
created the R4600 and R5000 MIPS processors. Most recently he was chief 
architect at Tensilica working on configurable/extensible processors."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=S-1+Supercomputer+Alumni%3A+Earl+Killian&amp;rft.date=28+June+2005&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.cs.clemson.edu%2F~mark%2Fs1_alumni.html&amp;rft.pub=%27%27Clemson+University%27%27&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text">Jochen
 Liedtke(1995). On micro kernel construction. 15th Symposium on 
Operating Systems Principles, Copper Mountain Resort, Colorado.</span></li>
<li id="cite_note-MIPS_Brochure-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-MIPS_Brochure_16-0"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.warthman.com/images/MIPS%20Brochure%20Optimized.pdf">"MIPS Brochure"</a>. MIPS Technologies Inc<span class="reference-accessdate">. Retrieved March 2, 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MIPS+Brochure&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.warthman.com%2Fimages%2FMIPS%2520Brochure%2520Optimized.pdf&amp;rft.pub=MIPS+Technologies+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a href="http://en.wikipedia.org/w/index.php?title=Template:Cite_web_url%3Dhttp://online.wsj.com/article/SB114708367971646497.html&amp;action=edit&amp;redlink=1" class="new" title="Template:Cite web url=http://online.wsj.com/article/SB114708367971646497.html (page does not exist)">Template:Cite web url=http://online.wsj.com/article/SB114708367971646497.html</a></span></li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.sgi.com/services/support/irix_mips.html">"End of General Availability for MIPSÂ® IRIXÂ® Products"</a>. 2013.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=End+of+General+Availability+for+MIPS%C2%AE+IRIX%C2%AE+Products&amp;rft.date=2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.sgi.com%2Fservices%2Fsupport%2Firix_mips.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.mdronline.com/mpr/h/2006/0626/202602.html">China's Microprocessor Dilemma</a></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.mips.com/news-events/newsroom/release-archive-2009/6_15_09.dot">Chinaâ€™s Institute of Computing Technology Licenses Industry-Standard MIPS Architectures</a></span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://archive.is/8x37">"LinuxDevices article about the Municator"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.linuxfordevices.com/c/a/News/Chinese-150-Linux-miniPC-races-OLPC-to-market/">the original</a> on 2012-12-16.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=LinuxDevices+article+about+the+Municator&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.linuxfordevices.com%2Fc%2Fa%2FNews%2FChinese-150-Linux-miniPC-races-OLPC-to-market%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://archive.is/T5He">"<i>Yeelong</i> Specs"</a>. LinuxDevices. 22 October 2008. Archived from <a rel="nofollow" class="external text" href="http://www.linuxdevices.com/news/NS2928309621.html">the original</a> on 2012-12-10.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=%27%27Yeelong%27%27+Specs&amp;rft.date=22+October+2008&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.linuxdevices.com%2Fnews%2FNS2928309621.html&amp;rft.pub=LinuxDevices&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-uidaho-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-uidaho_23-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-uidaho_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html">MIPS R3000 Instruction Set Summary</a></span></li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xs4all.nl/%7Evhouten/mipsel/r3000-isa.html">MIPS Instruction Reference</a></span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="ftp://ftp.linux-mips.org/pub/linux/mips/doc/ABI2/MIPS-N32-ABI-Handbook.pdf">ftp://ftp.linux-mips.org/pub/linux/mips/doc/ABI2/MIPS-N32-ABI-Handbook.pdf</a></span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.ovpworld.org/">"OVP: Fast Simulation, Free Open Source Models. Virtual Platforms for software development"</a>. Ovpworld.org<span class="reference-accessdate">. Retrieved 2012-05-30</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=OVP%3A+Fast+Simulation%2C+Free+Open+Source+Models.+Virtual+Platforms+for+software+development&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.OVPworld.org&amp;rft.pub=Ovpworld.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.imperas.com/">"Imperas"</a>. Imperas. 2008-03-03<span class="reference-accessdate">. Retrieved 2012-05-30</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=Imperas&amp;rft.date=2008-03-03&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.imperas.com&amp;rft.pub=Imperas&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.edumips.org/">"EduMIPS64"</a>. Edumips.org<span class="reference-accessdate">. Retrieved 2012-05-30</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=EduMIPS64&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.edumips.org&amp;rft.pub=Edumips.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://courses.missouristate.edu/KenVollmar/MARS/">"MARS MIPS simulator - Missouri State University"</a>. Courses.missouristate.edu<span class="reference-accessdate">. Retrieved 2012-05-30</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.btitle=MARS+MIPS+simulator+-+Missouri+State+University&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fcourses.missouristate.edu%2FKenVollmar%2FMARS%2F&amp;rft.pub=Courses.missouristate.edu&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30"><span class="cite-accessibility-label">Jump up </span>^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.maiconsoft.com.br/webmips/index.asp">http://www.maiconsoft.com.br/webmips/index.asp</a> (online demonstration) <a rel="nofollow" class="external free" href="http://www.dii.unisi.it/%7Egiorgi/WEBMIPS/">http://www.dii.unisi.it/~giorgi/WEBMIPS/</a> (source)</span></li>
</ol>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=42" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><span class="citation book"><a href="http://en.wikipedia.org/wiki/David_A._Patterson_%28scientist%29" title="David A. Patterson (scientist)" class="mw-redirect">Patterson, David A</a>; <a href="http://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a>. <i>Computer Organization and Design: The Hardware/Software Interface</i>. <a href="http://en.wikipedia.org/wiki/Morgan_Kaufmann_Publishers" title="Morgan Kaufmann Publishers">Morgan Kaufmann Publishers</a>. <a href="http://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&nbsp;<a href="http://en.wikipedia.org/wiki/Special:BookSources/1-55860-604-1" title="Special:BookSources/1-55860-604-1">1-55860-604-1</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.aufirst=David+A&amp;rft.aulast=Patterson&amp;rft.au=Patterson%2C+David+A&amp;rft.btitle=Computer+Organization+and+Design%3A+The+Hardware%2FSoftware+Interface&amp;rft.genre=book&amp;rft.isbn=1-55860-604-1&amp;rft.pub=Morgan+Kaufmann+Publishers&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span> <span style="display:none;font-size:100%" class="error citation-comment">Cite uses deprecated parameters (<a href="http://en.wikipedia.org/wiki/Help:CS1_errors#deprecated_params" title="Help:CS1 errors">help</a>)</span></li>
<li><span class="citation book">Sweetman, Dominic. <i>See MIPS Run, 2nd edition</i>. Morgan Kaufmann Publishers. <a href="http://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&nbsp;<a href="http://en.wikipedia.org/wiki/Special:BookSources/0-12-088421-6" title="Special:BookSources/0-12-088421-6">0-12-088421-6</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.aufirst=Dominic&amp;rft.aulast=Sweetman&amp;rft.au=Sweetman%2C+Dominic&amp;rft.btitle=See+MIPS+Run%2C+2nd+edition&amp;rft.genre=book&amp;rft.isbn=0-12-088421-6&amp;rft.pub=Morgan+Kaufmann+Publishers&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></li>
<li><span class="citation book">Sweetman, Dominic. <i>See MIPS Run</i>. Morgan Kaufmann Publishers. <a href="http://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&nbsp;<a href="http://en.wikipedia.org/wiki/Special:BookSources/1-55860-410-3" title="Special:BookSources/1-55860-410-3">1-55860-410-3</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.aufirst=Dominic&amp;rft.aulast=Sweetman&amp;rft.au=Sweetman%2C+Dominic&amp;rft.btitle=See+MIPS+Run&amp;rft.genre=book&amp;rft.isbn=1-55860-410-3&amp;rft.pub=Morgan+Kaufmann+Publishers&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span></li>
<li><span class="citation book">Farquhar, Erin; Philip Bunce. <i>MIPS Programmer's Handbook</i>. Morgan Kaufmann Publishers. <a href="http://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&nbsp;<a href="http://en.wikipedia.org/wiki/Special:BookSources/1-55860-297-6" title="Special:BookSources/1-55860-297-6">1-55860-297-6</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMIPS+architecture&amp;rft.au=Farquhar%2C+Erin&amp;rft.aufirst=Erin&amp;rft.aulast=Farquhar&amp;rft.btitle=MIPS+Programmer%27s+Handbook&amp;rft.genre=book&amp;rft.isbn=1-55860-297-6&amp;rft.pub=Morgan+Kaufmann+Publishers&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&nbsp;</span></span> <span style="display:none;font-size:100%" class="error citation-comment">Cite uses deprecated parameters (<a href="http://en.wikipedia.org/wiki/Help:CS1_errors#deprecated_params" title="Help:CS1 errors">help</a>)</span></li>
</ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit&amp;section=43" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="metadata mbox-small plainlinks" style="border:1px solid #aaa; background-color:#f9f9f9;">
<tbody><tr>
<td class="mbox-image"><img alt="" src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/40px-Wikibooks-logo-en-noslogan.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x" width="40" height="40"></td>
<td class="mbox-text plainlist" style="">Wikibooks has a book on the topic of: <i><b><a href="http://en.wikibooks.org/wiki/MIPS_Assembly" class="extiw" title="wikibooks:MIPS Assembly">MIPS Assembly</a></b></i></td>
</tr>
</tbody></table>
<ul>
<li><a rel="nofollow" class="external text" href="http://imgtec.com/">Imagination Technologies</a></li>
<li><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/developers/">MIPS Developers</a> at <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a></li>
<li><a rel="nofollow" class="external text" href="http://www.imgtec.com/mips/mips-architectures.asp">MIPS Architectures</a> at <a href="http://en.wikipedia.org/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination Technologies</a></li>
<li><a rel="nofollow" class="external text" href="http://www.cs.wisc.edu/%7Elarus/HP_AppA.pdf">Patterson &amp; Hennessy - Appendix A</a></li>
<li><a rel="nofollow" class="external text" href="http://logos.cs.uic.edu/366/notes/MIPS%20Quick%20Tutorial.htm">Summary of MIPS assembly language</a></li>
<li><a rel="nofollow" class="external text" href="http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html">MIPS Instruction reference</a></li>
<li><a rel="nofollow" class="external text" href="http://courses.missouristate.edu/KenVollmar/MARS/">MARS (MIPS Assembler and Runtime Simulator)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.cpu-collection.de/?tn=1&amp;l0=cl&amp;l1=MIPS%20Rx000">MIPS processor images and descriptions at cpu-collection.de</a></li>
<li><a rel="nofollow" class="external text" href="http://chortle.ccsu.edu/AssemblyTutorial/index.html">A programmed introduction to MIPS assembly</a></li>
<li><a rel="nofollow" class="external text" href="http://www.cs.umd.edu/class/spring2003/cmsc311/Notes/Mips/bitshift.html">Mips bitshift operators</a></li>
<li><a rel="nofollow" class="external text" href="http://www.it.uu.se/edu/course/homepage/datsystDV/ht04/Project/tools/machinedata/4KcProgMan.pdf">MIPS software user's manual</a></li>
<li><a rel="nofollow" class="external text" href="http://meld.org/library/education/mips-architectures">MIPS Architecture history diagram</a></li>
</ul>
<table class="navbox" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<td style="padding:2px;">
<table id="collapsibleTable0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;" cellspacing="0">
<tbody><tr>
<th scope="col" class="navbox-title" colspan="2"><span class="collapseButton">[<a href="#" id="collapseButton0">show</a>]</span>
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:RISC-based_processor_architectures" title="Template:RISC-based processor architectures"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:RISC-based_processor_architectures" title="Template talk:RISC-based processor architectures"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:RISC-based_processor_architectures&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="http://en.wikipedia.org/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a>-based processor architectures</div>
</th>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Active</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Nios_II" title="Nios II">Altera Nios II</a></li>
<li><a href="http://en.wikipedia.org/wiki/Blackfin" title="Blackfin">Analog Devices Blackfin</a></li>
<li><a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a></li>
<li><a href="http://en.wikipedia.org/wiki/AVR32" title="AVR32">Atmel AVR32</a></li>
<li><a href="http://en.wikipedia.org/wiki/DLX" title="DLX">DLX</a></li>
<li><a href="http://en.wikipedia.org/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="http://en.wikipedia.org/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="http://en.wikipedia.org/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><strong class="selflink">MIPS</strong></li>
<li><a href="http://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Power_Architecture" title="Power Architecture">Power ISA</a></li>
<li><a href="http://en.wikipedia.org/wiki/S%2Bcore" title="S+core">S+core</a></li>
<li><a href="http://en.wikipedia.org/wiki/ShenWei" title="ShenWei">ShenWei</a></li>
<li><a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="http://en.wikipedia.org/wiki/SuperH" title="SuperH">Renesas SuperH</a></li>
<li><a href="http://en.wikipedia.org/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="http://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">Xilinx MicroBlaze</a></li>
<li><a href="http://en.wikipedia.org/wiki/PicoBlaze" title="PicoBlaze">Xilinx Picoblaze</a></li>
<li><a href="http://en.wikipedia.org/wiki/XCore_XS1" title="XCore XS1">XMOS XCore XS1</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Historic</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/AMD_Am29000" title="AMD Am29000">AMD 29000</a></li>
<li><a href="http://en.wikipedia.org/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="http://en.wikipedia.org/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="http://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">Intel i860</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">Intel i960</a></li>
<li><a href="http://en.wikipedia.org/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a></li>
<li><a href="http://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
</tbody></table>
<table class="navbox" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<td style="padding:2px;">
<table id="collapsibleTable1" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;" cellspacing="0">
<tbody><tr>
<th scope="col" class="navbox-title" colspan="2"><span class="collapseButton">[<a href="#" id="collapseButton1">show</a>]</span>
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:Microcontrollers" title="Template:Microcontrollers"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:Microcontrollers" title="Template talk:Microcontrollers"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:Microcontrollers&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="http://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></div>
</th>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Main</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Single-board_microcontroller" title="Single-board microcontroller">Single-board microcontroller</a></li>
<li><a href="http://en.wikipedia.org/wiki/Special_function_register" title="Special function register">Special function register</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Architectures</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Intel_MCS-51" title="Intel MCS-51">8051</a></li>
<li><a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR" title="Atmel AVR">AVR</a></li>
<li><a href="http://en.wikipedia.org/wiki/PIC_microcontroller" title="PIC microcontroller">PIC</a></li>
<li><a href="http://en.wikipedia.org/wiki/C166" title="C166" class="mw-redirect">C166</a></li>
<li><a href="http://en.wikipedia.org/wiki/TriCore" title="TriCore" class="mw-redirect">TriCore</a></li>
<li><a href="http://en.wikipedia.org/wiki/FR-V" title="FR-V" class="mw-redirect">FR-V</a></li>
<li><a href="http://en.wikipedia.org/wiki/Motorola_6800" title="Motorola 6800">6800</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Families</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">4-bit</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-47</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">8-bit</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR" title="Atmel AVR">AVR</a></li>
<li>PIC<a href="http://en.wikipedia.org/wiki/PIC_microcontroller" title="PIC microcontroller">10/12/16</a>/<a href="http://en.wikipedia.org/wiki/PIC_microcontroller#PIC17_high_end_core_devices_.2816_bit.29" title="PIC microcontroller">17</a>/<a href="http://en.wikipedia.org/wiki/PIC_microcontroller#PIC18_high_end_core_devices_.2816_bit.29" title="PIC microcontroller">18</a></li>
<li><a href="http://en.wikipedia.org/wiki/COP8" title="COP8">COP8</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_MCS-48" title="Intel MCS-48">MCS-48</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_MCS-51" title="Intel MCS-51">MCS-51</a></li>
<li><a href="http://en.wikipedia.org/wiki/Zilog_Z8" title="Zilog Z8">Z8</a></li>
<li><a href="http://en.wikipedia.org/wiki/Zilog_eZ80" title="Zilog eZ80">eZ80</a></li>
<li><a href="http://en.wikipedia.org/wiki/Freescale_68HC08" title="Freescale 68HC08">HC08</a></li>
<li><a href="http://en.wikipedia.org/wiki/Freescale_68HC11" title="Freescale 68HC11">HC11</a></li>
<li><a href="http://en.wikipedia.org/wiki/H8_Family" title="H8 Family">H8</a></li>
<li><a href="http://en.wikipedia.org/wiki/PSoC" title="PSoC">PSoC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-870</a></li>
<li><a href="http://en.wikipedia.org/wiki/XC800_family" title="XC800 family">XC800</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">16-bit</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/C166_family" title="C166 family">C166</a></li>
<li><a href="http://en.wikipedia.org/wiki/CompactRISC" title="CompactRISC">CR16/CR16C</a></li>
<li><a href="http://en.wikipedia.org/wiki/H8_Family" title="H8 Family">H8S</a></li>
<li><a href="http://en.wikipedia.org/wiki/TI_MSP430" title="TI MSP430">MSP430</a></li>
<li><a href="http://en.wikipedia.org/wiki/PIC_microcontroller#PIC24_and_dsPIC_16-bit_microcontrollers" title="PIC microcontroller">PIC24/dsPIC</a></li>
<li><a href="http://en.wikipedia.org/wiki/R8C" title="R8C">R8C</a></li>
<li><a href="http://en.wikipedia.org/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="http://en.wikipedia.org/wiki/XC_2000_family" title="XC 2000 family">XC 2000</a></li>
<li><a href="http://en.wikipedia.org/wiki/XE166_family" title="XE166 family">XE166</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">32-bit</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">ARM families</a></li>
<li><a href="http://en.wikipedia.org/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="http://en.wikipedia.org/wiki/CompactRISC" title="CompactRISC">CRX</a></li>
<li><a href="http://en.wikipedia.org/wiki/Fujitsu_FR" title="Fujitsu FR">FR</a></li>
<li><a href="http://en.wikipedia.org/wiki/FR-V" title="FR-V" class="mw-redirect">FR-V</a></li>
<li><a href="http://en.wikipedia.org/wiki/H8_Family" title="H8 Family">H8SX</a></li>
<li><a href="http://en.wikipedia.org/wiki/MPC5xx" title="MPC5xx">MPC5xx</a></li>
<li><a href="http://en.wikipedia.org/wiki/PIC_microcontroller" title="PIC microcontroller">PIC32</a></li>
<li><a href="http://en.wikipedia.org/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="http://en.wikipedia.org/wiki/Infineon_TriCore" title="Infineon TriCore">TriCore</a></li>
<li><a href="http://en.wikipedia.org/wiki/V850" title="V850">V850</a></li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Interfaces</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Programming</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/In-circuit_serial_programming" title="In-circuit serial programming">In-circuit serial programming</a> (ICSP)</li>
<li><a href="http://en.wikipedia.org/wiki/In-system_programming" title="In-system programming">In-system programming</a> (ISP)</li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR#PDI" title="Atmel AVR">Program and Debug Interface</a> (PDI)</li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR#High_voltage_serial" title="Atmel AVR">High-voltage serial programming</a> (HVSP)</li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR#High_voltage_parallel" title="Atmel AVR">High voltage parallel programming</a> (HVPP)</li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR#Bootloader" title="Atmel AVR">Bootloader</a></li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR#ROM" title="Atmel AVR">ROM</a></li>
<li><a href="http://en.wikipedia.org/wiki/Atmel_AVR#aWire" title="Atmel AVR">aWire</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Debugging</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/DebugWIRE" title="DebugWIRE">debugWIRE</a></li>
<li><a href="http://en.wikipedia.org/wiki/Joint_Test_Action_Group" title="Joint Test Action Group">Joint Test Action Group</a> (JTAG)</li>
<li><a href="http://en.wikipedia.org/wiki/PIC_microcontroller#In-circuit_debugging" title="PIC microcontroller">In-circuit debugging</a> (ICD)</li>
<li><a href="http://en.wikipedia.org/wiki/In-circuit_emulator" title="In-circuit emulator">In-circuit emulator</a> (ICE)</li>
<li><a href="http://en.wikipedia.org/wiki/In-target_probe" title="In-target probe">In-target probe</a> (ITP)</li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Simulators</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Gpsim" title="Gpsim">gpsim</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Lists</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/List_of_common_microcontrollers" title="List of common microcontrollers">Common microcontrollers</a></li>
<li>By manufacturer
<ul>
<li><a href="http://en.wikipedia.org/wiki/List_of_Freescale_products#Microcontrollers" title="List of Freescale products">Freescale</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_microprocessor#Microcontrollers" title="Intel microprocessor" class="mw-redirect">Intel</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">See also</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="http://en.wikipedia.org/wiki/Programmable_logic_controller" title="Programmable logic controller">Programmable logic controller</a></li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
</tbody></table>
<table class="navbox" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<td style="padding:2px;">
<table id="collapsibleTable2" class="nowraplinks hlist collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;" cellspacing="0">
<tbody><tr>
<th scope="col" class="navbox-title" colspan="2"><span class="collapseButton">[<a href="#" id="collapseButton2">show</a>]</span>
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:MIPS_microprocessors" title="Template:MIPS microprocessors"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:MIPS_microprocessors" title="Template talk:MIPS microprocessors"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:MIPS_microprocessors&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;">MIPS microprocessors</div>
</th>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<td class="navbox-abovebelow" colspan="2">
<div>
<ul>
<li><strong class="selflink">MIPS architecture</strong></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_MIPS_microprocessor_cores" title="List of MIPS microprocessor cores">List of MIPS microprocessor cores</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Application<br>
Processors</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">MIPS32<br>
compatible</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Ingenic_Semiconductor" title="Ingenic Semiconductor">Ingenic XBurst</a>
<ul>
<li>JZ4720
<ul>
<li><a href="http://en.wikipedia.org/wiki/Ben_NanoNote" title="Ben NanoNote">Ben NanoNote</a></li>
</ul>
</li>
<li>JZ4730 (<a href="http://en.wikipedia.org/wiki/Skytone_Alpha-400" title="Skytone Alpha-400">Skytone Alpha-400</a>)</li>
<li>JZ4740 (<a href="http://en.wikipedia.org/wiki/Dingoo_A320" title="Dingoo A320">Dingoo A320</a>)</li>
<li>JZ4750 (<a href="http://en.wikipedia.org/wiki/Game_Gadget" title="Game Gadget">Game Gadget</a>)</li>
<li>JZ4760
<ul>
<li>Velocity Micro T103 Cruz</li>
<li>Velocity Micro T301 Cruz</li>
</ul>
</li>
<li>JZ4770
<ul>
<li><a href="http://en.wikipedia.org/wiki/NOVO7" title="NOVO7">Ainol Novo7 Paladin</a></li>
<li>NEOGEO-X</li>
<li>GCW-Zero</li>
</ul>
</li>
<li>JZ4780</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Embedded<br>
<a href="http://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">M4K</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Microchip" title="Microchip" class="mw-redirect">Microchip</a> <a href="http://en.wikipedia.org/wiki/PIC_microcontroller#PIC32_32-bit_microcontrollers" title="PIC microcontroller">PIC32MX</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">4Kc/4KEc</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li>ATI/AMD/Broadcom <a href="http://en.wikipedia.org/wiki/Xilleon" title="Xilleon">Xilleon</a></li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Networking</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">4Kc/4KEc</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Qualcomm_Atheros" title="Qualcomm Atheros">Qualcomm Atheros</a>
<ul>
<li>AR2313</li>
<li>AR2318</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/MediaTek" title="MediaTek">MediaTek</a>
<ul>
<li>RT2880</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>/Infineon/Lantiq
<ul>
<li>AR7</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Lantiq" title="Lantiq">Lantiq</a>
<ul>
<li>AMAZON</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">24Kc/24KEc</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Qualcomm_Atheros" title="Qualcomm Atheros">Qualcomm Atheros</a>
<ul>
<li>AR7240</li>
<li>AR7161</li>
<li>AR9132</li>
<li>AR9331</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/MediaTek" title="MediaTek">MediaTek</a>
<ul>
<li>RT3050</li>
<li>RT3350</li>
<li>RT5350</li>
<li>RT6856</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Lantiq" title="Lantiq">Lantiq</a>
<ul>
<li>DANUBE</li>
<li>VINAX</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">34Kc</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Lantiq" title="Lantiq">Lantiq</a>
<ul>
<li>AR188</li>
<li>VRX288</li>
<li>GRX388</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Ikanos_Communications" title="Ikanos Communications">Ikanos</a>
<ul>
<li>Fusiv Vx175/173</li>
<li>Fusiv Vx180</li>
<li>Fusiv Vx185/183</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">74Kc</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Qualcomm_Atheros" title="Qualcomm Atheros">Qualcomm Atheros</a>
<ul>
<li>AR9344</li>
<li>QCA9558</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/MediaTek" title="MediaTek">MediaTek</a>
<ul>
<li>RT3662</li>
<li>RT3883</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Broadcom" title="Broadcom">Broadcom</a>
<ul>
<li>BCM4706</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">MIPS32<br>
compatible</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Broadcom" title="Broadcom">Broadcom</a>
<ul>
<li>various</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Cavium" title="Cavium">Cavium</a>
<ul>
<li>various</li>
</ul>
</li>
<li>Alchemy Semiconductor
<ul>
<li><a href="http://en.wikipedia.org/wiki/Alchemy_%28processor%29" title="Alchemy (processor)" class="mw-redirect">Alchemy</a></li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/RMI_Corporation" title="RMI Corporation">RMI Corporation</a>
<ul>
<li>XLR</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">5Kc</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a>
<ul>
<li>88E6318 "Link Street"</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">MIPS64<br>
compatible</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Broadcom" title="Broadcom">Broadcom</a>
<ul>
<li>various</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Cavium" title="Cavium">Cavium</a>
<ul>
<li>Octeon</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Gaming</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">various</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/PlayStation_%28console%29" title="PlayStation (console)">PlayStation 1</a> MIPS R3000A-compatible</li>
<li><a href="http://en.wikipedia.org/wiki/Nintendo_64" title="Nintendo 64">Nintendo 64</a> NEC VR4300</li>
<li><a href="http://en.wikipedia.org/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a> R4000-based</li>
<li><a href="http://en.wikipedia.org/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a> <a href="http://en.wikipedia.org/wiki/Emotion_Engine" title="Emotion Engine">Emotion Engine</a></li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group"><a href="http://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">Supercomputer</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">various</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/SGI_Challenge" title="SGI Challenge">SGI Challenge</a></li>
<li><a href="http://en.wikipedia.org/wiki/SGI_Origin_2000" title="SGI Origin 2000">SGI Origin 2000</a></li>
<li><a href="http://en.wikipedia.org/wiki/SGI_Origin_3000_and_Onyx_3000" title="SGI Origin 3000 and Onyx 3000">SGI Origin 3000 and Onyx 3000</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">MIPS64<br>
compatible</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Loongson" title="Loongson">Loongson</a></li>
<li><a href="http://en.wikipedia.org/wiki/SiCortex" title="SiCortex">SiCortex</a></li>
</ul>
</div>
</td>
</tr>
</tbody></table>
</td>
</tr>
<tr style="height: 2px; display: none;">
<td></td>
</tr>
<tr style="display: none;">
<th scope="row" class="navbox-group">Classic<br>
Processors</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0;" cellspacing="0">
<tbody><tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><strong class="selflink">MIPS I</strong></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/R2000_%28microprocessor%29" title="R2000 (microprocessor)">R2000</a>
<ul>
<li>R2000A</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/R3000" title="R3000">R3000</a>
<ul>
<li>R3000A</li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="http://en.wikipedia.org/wiki/MIPS_II" title="MIPS II" class="mw-redirect">MIPS II</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/R6000" title="R6000">R6000</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="http://en.wikipedia.org/wiki/MIPS_III" title="MIPS III" class="mw-redirect">MIPS III</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/R4000" title="R4000">R4000</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/R4000#R4400" title="R4000">R4400</a></li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/R4200" title="R4200">R4200</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/R4200#R4300i" title="R4200">R4300i</a></li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/R4600" title="R4600">R4600</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/R4600#R4700" title="R4600">R4700</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="http://en.wikipedia.org/wiki/MIPS_IV" title="MIPS IV" class="mw-redirect">MIPS IV</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/R5000" title="R5000">R5000</a></li>
<li><a href="http://en.wikipedia.org/wiki/R8000" title="R8000">R8000</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000" title="R10000">R10000</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/R10000#R12000" title="R10000">R12000</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000#R12000A" title="R10000">R12000A</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000#R14000" title="R10000">R14000</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000#R14000A" title="R10000">R14000A</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000#R16000" title="R10000">R16000</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000#R16000A" title="R10000">R16000A</a></li>
<li><a href="http://en.wikipedia.org/wiki/R10000#R18000" title="R10000">R18000</a></li>
</ul>
</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="http://en.wikipedia.org/wiki/MIPS_V" title="MIPS V" class="mw-redirect">MIPS V</a></div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;"></div>
</td>
</tr>
</tbody></table>
</td>
</tr>
</tbody></table>
</td>
</tr>
</tbody></table>


<!-- 
NewPP limit report
Parsed by mw1006
CPU time usage: 1.820 seconds
Real time usage: 2.490 seconds
Preprocessor visited node count: 6206/1000000
Preprocessor generated node count: 13367/1500000
Postâ€expand include size: 150755/2048000 bytes
Template argument size: 8216/2048000 bytes
Highest expansion depth: 14/40
Expensive parser function count: 12/500
Lua time usage: 0.166s
Lua memory usage: 2.68 MB
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:20170-0!*!0!!en!4!*!math=0 and timestamp 20140217105108
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>								<div class="printfooter">
				Retrieved from "<a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;oldid=594782035">http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;oldid=594782035</a>"				</div>
												<div id="catlinks" class="catlinks"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="http://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="http://en.wikipedia.org/wiki/Category:1981_introductions" title="Category:1981 introductions">1981 introductions</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Advanced_RISC_Computing" title="Category:Advanced RISC Computing">Advanced RISC Computing</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li><li><a href="http://en.wikipedia.org/wiki/Category:MIPS_Technologies" title="Category:MIPS Technologies">MIPS Technologies</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_February_2014" title="Category:Articles with unsourced statements from February 2014">Articles with unsourced statements from February 2014</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Wikipedia_articles_needing_clarification_from_June_2009" title="Category:Wikipedia articles needing clarification from June 2009">Wikipedia articles needing clarification from June 2009</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Vague_or_ambiguous_time_from_May_2013" title="Category:Vague or ambiguous time from May 2013">Vague or ambiguous time from May 2013</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_with_specifically_marked_weasel-worded_phrases" title="Category:All articles with specifically marked weasel-worded phrases">All articles with specifically marked weasel-worded phrases</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_specifically_marked_weasel-worded_phrases_from_March_2009" title="Category:Articles with specifically marked weasel-worded phrases from March 2009">Articles with specifically marked weasel-worded phrases from March 2009</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Pages_containing_cite_templates_with_deprecated_parameters" title="Category:Pages containing cite templates with deprecated parameters">Pages containing cite templates with deprecated parameters</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Use_dmy_dates_from_January_2012" title="Category:Use dmy dates from January 2012">Use dmy dates from January 2012</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
				<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul>
<li id="pt-createaccount"><a href="http://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=MIPS+architecture&amp;type=signup">Create account</a></li><li id="pt-login"><a href="http://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=MIPS+architecture" title="You're encouraged to log in; however, it's not mandatory. [alt-shift-o]" accesskey="o">Log in</a></li>	</ul>
</div>
				<div id="left-navigation">
					<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul>
					<li id="ca-nstab-main" class="selected"><span><a href="http://en.wikipedia.org/wiki/MIPS_architecture" title="View the content page [alt-shift-c]" accesskey="c">Article</a></span></li>
					<li id="ca-talk"><span><a href="http://en.wikipedia.org/wiki/Talk:MIPS_architecture" title="Discussion about the content page [alt-shift-t]" accesskey="t">Talk</a></span></li>
			</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<h3 id="mw-vector-current-variant">
		</h3>
	<h3 tabindex="0" id="p-variants-label"><span>Variants</span><a tabindex="-1" href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
				</div>
				<div id="right-navigation">
					<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul>
					<li id="ca-view" class="selected"><span><a href="http://en.wikipedia.org/wiki/MIPS_architecture">Read</a></span></li>
					<li id="ca-edit"><span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=edit" title="You can edit this page. 
Please review your changes before saving. [alt-shift-e]" accesskey="e">Edit</a></span></li>
					<li id="ca-history" class="collapsible"><span><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=history" title="Past versions of this page [alt-shift-h]" accesskey="h">View history</a></span></li>
			</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<h3 tabindex="0" id="p-cactions-label"><span>Actions</span><a tabindex="-1" href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
<div id="p-search" role="search">
	<h3><label for="searchInput">Search</label></h3>
	<form action="/w/index.php" id="searchform">
					<div id="simpleSearch">
					<input autocomplete="off" tabindex="1" name="search" placeholder="Search" title="Search Wikipedia [alt-shift-f]" accesskey="f" id="searchInput" type="search"><input value="Special:Search" name="title" type="hidden"><input name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" type="submit">		</div>
	</form>
</div>
				</div>
			</div>
			<div class="collapsible-nav" id="mw-panel">
					<div id="p-logo" role="banner"><a style="background-image: url(//upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="http://en.wikipedia.org/wiki/Main_Page" title="Visit the main page"></a></div>
				<div class="portal first persistent" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
	<h3 id="p-navigation-label">Navigation</h3>
	<div class="body">
		<ul>
			<li id="n-mainpage-description"><a href="http://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [alt-shift-z]" accesskey="z">Main page</a></li>
			<li id="n-contents"><a href="http://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
			<li id="n-featuredcontent"><a href="http://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content â€“ the best of Wikipedia">Featured content</a></li>
			<li id="n-currentevents"><a href="http://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
			<li id="n-randompage"><a href="http://en.wikipedia.org/wiki/Special:Random" title="Load a random article [alt-shift-x]" accesskey="x">Random article</a></li>
			<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
			<li id="n-shoplink"><a href="http://shop.wikimedia.org/" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
		</ul>
	</div>
</div>
<div class="portal expanded" role="navigation" id="p-interaction" aria-labelledby="p-interaction-label">
	<h3 tabindex="2" id="p-interaction-label"><a aria-expanded="true" aria-pressed="true" role="button" aria-controls="p-interaction-list" aria-haspopup="true" href="#">Interaction</a></h3>
	<div style="display: block;" class="body">
		<ul id="p-interaction-list">
			<li id="n-help"><a href="http://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			<li id="n-aboutsite"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
			<li id="n-portal"><a href="http://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
			<li id="n-recentchanges"><a href="http://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent changes</a></li>
			<li id="n-contactpage"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
		</ul>
	</div>
</div>
<div class="portal collapsed" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
	<h3 tabindex="3" id="p-tb-label"><a aria-expanded="false" aria-pressed="false" role="button" aria-controls="p-tb-list" aria-haspopup="true" href="#">Tools</a></h3>
	<div class="body">
		<ul id="p-tb-list">
			<li id="t-whatlinkshere"><a href="http://en.wikipedia.org/wiki/Special:WhatLinksHere/MIPS_architecture" title="List of all English Wikipedia pages containing links to this page [alt-shift-j]" accesskey="j">What links here</a></li>
			<li id="t-recentchangeslinked"><a href="http://en.wikipedia.org/wiki/Special:RecentChangesLinked/MIPS_architecture" title="Recent changes in pages linked from this page [alt-shift-k]" accesskey="k">Related changes</a></li>
			<li id="t-upload"><a href="http://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [alt-shift-u]" accesskey="u">Upload file</a></li>
			<li id="t-specialpages"><a href="http://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [alt-shift-q]" accesskey="q">Special pages</a></li>
			<li id="t-permalink"><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;oldid=594782035" title="Permanent link to this revision of the page">Permanent link</a></li>
			<li id="t-info"><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;action=info">Page information</a></li>
			<li id="t-wikibase"><a href="http://www.wikidata.org/wiki/Q527464" title="Link to connected data repository item [alt-shift-g]" accesskey="g">Data item</a></li>
<li id="t-cite"><a href="http://en.wikipedia.org/w/index.php?title=Special:Cite&amp;page=MIPS_architecture&amp;id=594782035" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>
<div class="portal collapsed" role="navigation" id="p-coll-print_export" aria-labelledby="p-coll-print_export-label">
	<h3 tabindex="4" id="p-coll-print_export-label"><a aria-expanded="false" aria-pressed="false" role="button" aria-controls="p-coll-print_export-list" aria-haspopup="true" href="#">Print/export</a></h3>
	<div class="body">
		<ul id="p-coll-print_export-list">
			<li id="coll-create_a_book"><a href="http://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=MIPS+architecture">Create a book</a></li>
			<li id="coll-download-as-rl"><a href="http://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=MIPS+architecture&amp;oldid=594782035&amp;writer=rl">Download as PDF</a></li>
			<li id="t-print"><a href="http://en.wikipedia.org/w/index.php?title=MIPS_architecture&amp;printable=yes" title="Printable version of this page [alt-shift-p]" accesskey="p">Printable version</a></li>
		</ul>
	</div>
</div>
<div class="portal expanded" role="navigation" id="p-lang" aria-labelledby="p-lang-label">
	<h3 tabindex="5" id="p-lang-label"><a aria-expanded="true" aria-pressed="true" role="button" aria-controls="p-lang-list" aria-haspopup="true" href="#">Languages</a></h3>
	<div style="display: block;" class="body">
		<ul id="p-lang-list">
			<li class="interlanguage-link interwiki-ar"><a href="http://ar.wikipedia.org/wiki/%D8%AA%D8%B9%D9%84%D9%8A%D9%85%D8%A7%D8%AA_%D8%A7%D9%84%D9%85%D9%8A%D8%A8%D8%B3" title="ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø§Ù„Ù…ÙŠØ¨Ø³ â€“ Arabic" hreflang="ar" lang="ar">Ø§Ù„Ø¹Ø±Ø¨ÙŠØ©</a></li>
			<li class="interlanguage-link interwiki-cv"><a href="http://cv.wikipedia.org/wiki/MIPS" title="MIPS â€“ Chuvash" hreflang="cv" lang="cv">Ð§Ó‘Ð²Ð°ÑˆÐ»Ð°</a></li>
			<li class="interlanguage-link interwiki-cs"><a href="http://cs.wikipedia.org/wiki/Architektura_MIPS" title="Architektura MIPS â€“ Czech" hreflang="cs" lang="cs">ÄŒeÅ¡tina</a></li>
			<li class="interlanguage-link interwiki-de"><a href="http://de.wikipedia.org/wiki/MIPS-Architektur" title="MIPS-Architektur â€“ German" hreflang="de" lang="de">Deutsch</a></li>
			<li class="interlanguage-link interwiki-es"><a href="http://es.wikipedia.org/wiki/MIPS_%28procesador%29" title="MIPS (procesador) â€“ Spanish" hreflang="es" lang="es">EspaÃ±ol</a></li>
			<li class="interlanguage-link interwiki-fa"><a href="http://fa.wikipedia.org/wiki/%D9%85%D8%B9%D9%85%D8%A7%D8%B1%DB%8C_%D9%85%DB%8C%D9%BE%D8%B3" title="Ù…Ø¹Ù…Ø§Ø±ÛŒ Ù…ÛŒÙ¾Ø³ â€“ Persian" hreflang="fa" lang="fa">ÙØ§Ø±Ø³ÛŒ</a></li>
			<li class="interlanguage-link interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Architecture_MIPS" title="Architecture MIPS â€“ French" hreflang="fr" lang="fr">FranÃ§ais</a></li>
			<li class="interlanguage-link interwiki-ko"><a href="http://ko.wikipedia.org/wiki/MIPS_%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98" title="MIPS ì•„í‚¤í…ì²˜ â€“ Korean" hreflang="ko" lang="ko">í•œêµ­ì–´</a></li>
			<li class="interlanguage-link interwiki-id"><a href="http://id.wikipedia.org/wiki/Arsitektur_MIPS" title="Arsitektur MIPS â€“ Indonesian" hreflang="id" lang="id">Bahasa Indonesia</a></li>
			<li class="interlanguage-link interwiki-it"><a href="http://it.wikipedia.org/wiki/Architettura_MIPS" title="Architettura MIPS â€“ Italian" hreflang="it" lang="it">Italiano</a></li>
			<li class="interlanguage-link interwiki-he"><a href="http://he.wikipedia.org/wiki/%D7%90%D7%A8%D7%9B%D7%99%D7%98%D7%A7%D7%98%D7%95%D7%A8%D7%AA_MIPS" title="××¨×›×™×˜×§×˜×•×¨×ª MIPS â€“ Hebrew" hreflang="he" lang="he">×¢×‘×¨×™×ª</a></li>
			<li class="interlanguage-link interwiki-lv"><a href="http://lv.wikipedia.org/wiki/MIPS_arhitekt%C5%ABra" title="MIPS arhitektÅ«ra â€“ Latvian" hreflang="lv" lang="lv">LatvieÅ¡u</a></li>
			<li class="interlanguage-link interwiki-hu"><a href="http://hu.wikipedia.org/wiki/MIPS_architekt%C3%BAra" title="MIPS architektÃºra â€“ Hungarian" hreflang="hu" lang="hu">Magyar</a></li>
			<li class="interlanguage-link interwiki-nl"><a href="http://nl.wikipedia.org/wiki/MIPS_%28CPU%29" title="MIPS (CPU) â€“ Dutch" hreflang="nl" lang="nl">Nederlands</a></li>
			<li class="interlanguage-link interwiki-ja"><a href="http://ja.wikipedia.org/wiki/MIPS%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="MIPSã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ â€“ Japanese" hreflang="ja" lang="ja">æ—¥æœ¬èªž</a></li>
			<li class="interlanguage-link interwiki-no"><a href="http://no.wikipedia.org/wiki/MIPS_%28RISC-arkitektur%29" title="MIPS (RISC-arkitektur) â€“ Norwegian (bokmÃ¥l)" hreflang="no" lang="no">Norsk bokmÃ¥l</a></li>
			<li class="interlanguage-link interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Architektura_MIPS" title="Architektura MIPS â€“ Polish" hreflang="pl" lang="pl">Polski</a></li>
			<li class="interlanguage-link interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Arquitetura_MIPS" title="Arquitetura MIPS â€“ Portuguese" hreflang="pt" lang="pt">PortuguÃªs</a></li>
			<li class="interlanguage-link interwiki-ru"><a href="http://ru.wikipedia.org/wiki/MIPS_%28%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0%29" title="MIPS (Ð°Ñ€Ñ…Ð¸Ñ‚ÐµÐºÑ‚ÑƒÑ€Ð°) â€“ Russian" hreflang="ru" lang="ru">Ð ÑƒÑÑÐºÐ¸Ð¹</a></li>
			<li class="interlanguage-link interwiki-fi"><a href="http://fi.wikipedia.org/wiki/MIPS-arkkitehtuuri" title="MIPS-arkkitehtuuri â€“ Finnish" hreflang="fi" lang="fi">Suomi</a></li>
			<li class="interlanguage-link interwiki-sv"><a href="http://sv.wikipedia.org/wiki/MIPS_%28processorarkitektur%29" title="MIPS (processorarkitektur) â€“ Swedish" hreflang="sv" lang="sv">Svenska</a></li>
			<li class="interlanguage-link interwiki-te"><a href="http://te.wikipedia.org/wiki/%E0%B0%85%E0%B0%AF%E0%B0%BF%E0%B0%A8%E0%B0%BE%E0%B0%AA%E0%B1%81%E0%B0%B0%E0%B0%82" title="à°…à°¯à°¿à°¨à°¾à°ªà±à°°à°‚ â€“ Telugu" hreflang="te" lang="te">à°¤à±†à°²à±à°—à±</a></li>
			<li class="interlanguage-link interwiki-tr"><a href="http://tr.wikipedia.org/wiki/MIPS_mimarisi" title="MIPS mimarisi â€“ Turkish" hreflang="tr" lang="tr">TÃ¼rkÃ§e</a></li>
			<li class="interlanguage-link interwiki-uk"><a href="http://uk.wikipedia.org/wiki/MIPS" title="MIPS â€“ Ukrainian" hreflang="uk" lang="uk">Ð£ÐºÑ€Ð°Ñ—Ð½ÑÑŒÐºÐ°</a></li>
			<li class="interlanguage-link interwiki-vi"><a href="http://vi.wikipedia.org/wiki/MIPS" title="MIPS â€“ Vietnamese" hreflang="vi" lang="vi">Tiáº¿ng Viá»‡t</a></li>
			<li class="interlanguage-link interwiki-zh"><a href="http://zh.wikipedia.org/wiki/MIPS%E6%9E%B6%E6%A7%8B" title="MIPSæž¶æ§‹ â€“ Chinese" hreflang="zh" lang="zh">ä¸­æ–‡</a></li>
			<li class="wbc-editpage"><a href="http://www.wikidata.org/wiki/Q527464#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></li>
		</ul>
	</div>
</div>
			</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 10 February 2014 at 05:24.<br></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="http://wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="http://wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy.</a> <br>
WikipediaÂ® is a registered trademark of the <a href="http://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="http://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a class="external" href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="http://en.m.wikipedia.org/wiki/MIPS_architecture" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
					<li id="footer-copyrightico">
						<a href="http://wikimediafoundation.org/"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/wikimedia-button.png" alt="Wikimedia Foundation" width="88" height="31"></a>
					</li>
					<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31"></a>
					</li>
				</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mobile.desktop","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","mw.MwEmbedSupport.style","ext.articleFeedbackv5.startup","ext.wikimediaShopLink.core","ext.navigationTiming","skins.vector.collapsibleNav"],null,true);
}</script>
<script src="MIPS%20architecture%20-%20Wikipedia,%20the%20free%20encyclopedia_files/load_003.php"></script>
<!-- Served by mw1029 in 0.314 secs. -->
	

<div class="suggestions" style="display: none; font-size: 13px;"><div class="suggestions-results"></div><div class="suggestions-special"></div></div></body></html>