# Yosys + GHDL Mixed Language Template
This is a templat ethat enables you to synthesize a mixed language project (VHDL + Verilog) to an ICE40 Chip. 

In future, it can be extended to synthesize to other FPGAs.
