 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:29:02 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_36 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_50 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_36/CK (DFFR_X2)                      0.0000     0.0000 r
  R_36/Q (DFFR_X2)                       0.7706     0.7706 f
  U1243/ZN (XNOR2_X2)                    0.2848     1.0555 f
  U1288/ZN (XNOR2_X2)                    0.2707     1.3261 f
  U1289/ZN (XNOR2_X2)                    0.2648     1.5909 f
  U998/ZN (INV_X1)                       0.1313     1.7222 r
  U708/ZN (NAND3_X2)                     0.0898     1.8120 f
  U503/ZN (AOI22_X1)                     0.3404     2.1524 r
  R_50/D (DFF_X1)                        0.0000     2.1524 r
  data arrival time                                 2.1524

  clock clk (rise edge)                  2.4800     2.4800
  clock network delay (ideal)            0.0000     2.4800
  clock uncertainty                     -0.0500     2.4300
  R_50/CK (DFF_X1)                       0.0000     2.4300 r
  library setup time                    -0.2764     2.1536
  data required time                                2.1536
  -----------------------------------------------------------
  data required time                                2.1536
  data arrival time                                -2.1524
  -----------------------------------------------------------
  slack (MET)                                       0.0012


1
