Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Tue Sep 17 16:57:08 2019
| Host         : DESKTOP-OKFMKNV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file serial_timing_summary_routed.rpt -pb serial_timing_summary_routed.pb -rpx serial_timing_summary_routed.rpx -warn_on_violation
| Design       : serial
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.533        0.000                      0                   28        0.182        0.000                      0                   28        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.533        0.000                      0                   28        0.182        0.000                      0                   28        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 idelay/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.842ns (29.214%)  route 2.040ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[9]/Q
                         net (fo=2, routed)           0.870     6.616    idelay/counter_reg[9]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.299     6.915 r  idelay/FSM_sequential_currentState[3]_i_4/O
                         net (fo=2, routed)           0.664     7.578    idelay/FSM_sequential_currentState[3]_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  idelay/counter[9]_i_1/O
                         net (fo=10, routed)          0.506     8.209    idelay/counter[9]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.604    15.027    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524    14.742    idelay/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 idelay/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.842ns (29.214%)  route 2.040ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[9]/Q
                         net (fo=2, routed)           0.870     6.616    idelay/counter_reg[9]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.299     6.915 r  idelay/FSM_sequential_currentState[3]_i_4/O
                         net (fo=2, routed)           0.664     7.578    idelay/FSM_sequential_currentState[3]_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  idelay/counter[9]_i_1/O
                         net (fo=10, routed)          0.506     8.209    idelay/counter[9]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.604    15.027    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524    14.742    idelay/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 idelay/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.842ns (29.214%)  route 2.040ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[9]/Q
                         net (fo=2, routed)           0.870     6.616    idelay/counter_reg[9]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.299     6.915 r  idelay/FSM_sequential_currentState[3]_i_4/O
                         net (fo=2, routed)           0.664     7.578    idelay/FSM_sequential_currentState[3]_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  idelay/counter[9]_i_1/O
                         net (fo=10, routed)          0.506     8.209    idelay/counter[9]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.604    15.027    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524    14.742    idelay/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 idelay/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.842ns (29.214%)  route 2.040ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[9]/Q
                         net (fo=2, routed)           0.870     6.616    idelay/counter_reg[9]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.299     6.915 r  idelay/FSM_sequential_currentState[3]_i_4/O
                         net (fo=2, routed)           0.664     7.578    idelay/FSM_sequential_currentState[3]_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  idelay/counter[9]_i_1/O
                         net (fo=10, routed)          0.506     8.209    idelay/counter[9]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.604    15.027    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524    14.742    idelay/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 idelay/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.842ns (28.267%)  route 2.137ns (71.733%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[9]/Q
                         net (fo=2, routed)           0.870     6.616    idelay/counter_reg[9]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.299     6.915 r  idelay/FSM_sequential_currentState[3]_i_4/O
                         net (fo=2, routed)           0.664     7.578    idelay/FSM_sequential_currentState[3]_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  idelay/counter[9]_i_1/O
                         net (fo=10, routed)          0.603     8.305    idelay/counter[9]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.604    15.027    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[0]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.429    14.840    idelay/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 idelay/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.842ns (28.267%)  route 2.137ns (71.733%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[9]/Q
                         net (fo=2, routed)           0.870     6.616    idelay/counter_reg[9]
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.299     6.915 r  idelay/FSM_sequential_currentState[3]_i_4/O
                         net (fo=2, routed)           0.664     7.578    idelay/FSM_sequential_currentState[3]_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  idelay/counter[9]_i_1/O
                         net (fo=10, routed)          0.603     8.305    idelay/counter[9]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.604    15.027    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[1]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.429    14.840    idelay/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 idelay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_currentState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.068ns (33.685%)  route 2.103ns (66.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[1]/Q
                         net (fo=8, routed)           0.836     6.582    idelay/counter_reg[1]
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.321     6.903 r  idelay/FSM_sequential_currentState[3]_i_5/O
                         net (fo=2, routed)           0.739     7.642    idelay/FSM_sequential_currentState[3]_i_5_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.328     7.970 r  idelay/FSM_sequential_currentState[3]_i_2/O
                         net (fo=4, routed)           0.527     8.497    idelay_n_0
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.057    FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 idelay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_currentState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.068ns (33.685%)  route 2.103ns (66.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[1]/Q
                         net (fo=8, routed)           0.836     6.582    idelay/counter_reg[1]
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.321     6.903 r  idelay/FSM_sequential_currentState[3]_i_5/O
                         net (fo=2, routed)           0.739     7.642    idelay/FSM_sequential_currentState[3]_i_5_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.328     7.970 r  idelay/FSM_sequential_currentState[3]_i_2/O
                         net (fo=4, routed)           0.527     8.497    idelay_n_0
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.057    FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 idelay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_currentState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.068ns (33.685%)  route 2.103ns (66.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[1]/Q
                         net (fo=8, routed)           0.836     6.582    idelay/counter_reg[1]
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.321     6.903 r  idelay/FSM_sequential_currentState[3]_i_5/O
                         net (fo=2, routed)           0.739     7.642    idelay/FSM_sequential_currentState[3]_i_5_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.328     7.970 r  idelay/FSM_sequential_currentState[3]_i_2/O
                         net (fo=4, routed)           0.527     8.497    idelay_n_0
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.057    FSM_sequential_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 idelay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_currentState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.068ns (33.685%)  route 2.103ns (66.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.724     5.327    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  idelay/counter_reg[1]/Q
                         net (fo=8, routed)           0.836     6.582    idelay/counter_reg[1]
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.321     6.903 r  idelay/FSM_sequential_currentState[3]_i_5/O
                         net (fo=2, routed)           0.739     7.642    idelay/FSM_sequential_currentState[3]_i_5_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.328     7.970 r  idelay/FSM_sequential_currentState[3]_i_2/O
                         net (fo=4, routed)           0.527     8.497    idelay_n_0
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.057    FSM_sequential_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 idelay/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X3Y58          FDRE                                         r  idelay/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  idelay/counter_reg[2]/Q
                         net (fo=8, routed)           0.137     1.800    idelay/counter_reg[2]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.048     1.848 r  idelay/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    idelay/plusOp[4]
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.131     1.666    idelay/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 idelay/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X3Y58          FDRE                                         r  idelay/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  idelay/counter_reg[2]/Q
                         net (fo=8, routed)           0.137     1.800    idelay/counter_reg[2]
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.045     1.845 r  idelay/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    idelay/plusOp[3]
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121     1.656    idelay/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 idelay/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.736%)  route 0.142ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X0Y58          FDRE                                         r  idelay/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  idelay/counter_reg[0]/Q
                         net (fo=9, routed)           0.142     1.805    idelay/counter_reg[0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  idelay/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    idelay/plusOp[5]
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[5]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121     1.659    idelay/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 idelay/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  idelay/counter_reg[8]/Q
                         net (fo=3, routed)           0.167     1.830    idelay/counter_reg[8]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.042     1.872 r  idelay/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.872    idelay/plusOp[9]
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[9]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.107     1.629    idelay/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 idelay/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  idelay/counter_reg[8]/Q
                         net (fo=3, routed)           0.167     1.830    idelay/counter_reg[8]
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  idelay/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    idelay/plusOp[8]
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[8]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.091     1.613    idelay/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 idelay/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  idelay/counter_reg[4]/Q
                         net (fo=5, routed)           0.138     1.809    idelay/counter_reg[4]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.099     1.908 r  idelay/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    idelay/plusOp[6]
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121     1.643    idelay/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 idelay/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.637%)  route 0.189ns (50.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X3Y58          FDRE                                         r  idelay/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  idelay/counter_reg[2]/Q
                         net (fo=8, routed)           0.133     1.796    idelay/counter_reg[2]
    SLICE_X2Y58          LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  idelay/counter[2]_i_1/O
                         net (fo=1, routed)           0.056     1.897    idelay/plusOp[2]
    SLICE_X3Y58          FDRE                                         r  idelay/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X3Y58          FDRE                                         r  idelay/counter_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.070     1.592    idelay/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.189ns (45.385%)  route 0.227ns (54.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FSM_sequential_currentState_reg[1]/Q
                         net (fo=20, routed)          0.227     1.888    currentState[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I1_O)        0.048     1.936 r  FSM_sequential_currentState[3]_i_3/O
                         net (fo=1, routed)           0.000     1.936    FSM_sequential_currentState[3]_i_3_n_0
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.107     1.626    FSM_sequential_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 idelay/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idelay/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.709%)  route 0.211ns (50.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.603     1.522    idelay/CLK
    SLICE_X2Y58          FDRE                                         r  idelay/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  idelay/counter_reg[6]/Q
                         net (fo=5, routed)           0.211     1.898    idelay/counter_reg[6]
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.045     1.943 r  idelay/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.943    idelay/plusOp[7]
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.876     2.041    idelay/CLK
    SLICE_X1Y58          FDRE                                         r  idelay/counter_reg[7]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.092     1.630    idelay/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.988%)  route 0.227ns (55.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FSM_sequential_currentState_reg[1]/Q
                         net (fo=20, routed)          0.227     1.888    currentState[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I1_O)        0.045     1.933 r  FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    FSM_sequential_currentState[0]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.091     1.610    FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     FSM_sequential_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     idelay/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     idelay/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58     idelay/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     idelay/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     idelay/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     idelay/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     idelay/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     idelay/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     idelay/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     idelay/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     idelay/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     FSM_sequential_currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     idelay/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     idelay/counter_reg[1]/C



