Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Apr 21 22:00:31 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5708 |       |     23040 | 24.77 |
|   SLR1 -> SLR2                   |  2888 |       |           | 12.53 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2820 |       |           | 12.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  8970 |       |     23040 | 38.93 |
|   SLR0 -> SLR1                   |  4124 |       |           | 17.90 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4846 |       |           | 21.03 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 14678 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2669 |  151 |
| SLR1      | 2820 |    0 | 4695 |
| SLR0      |   68 | 4056 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  54041 |  53296 |  51083 |  98.33 |  98.70 |  94.60 |
|   CLBL                     |  28561 |  28611 |  27342 |  97.54 |  97.72 |  93.38 |
|   CLBM                     |  25480 |  24685 |  23741 |  99.22 |  99.86 |  96.04 |
| CLB LUTs                   | 264490 | 296669 | 250872 |  60.16 |  68.67 |  58.07 |
|   LUT as Logic             | 242380 | 272321 | 230615 |  55.13 |  63.04 |  53.38 |
|     using O5 output only   |   2314 |   2039 |   1696 |   0.53 |   0.47 |   0.39 |
|     using O6 output only   | 138904 | 163027 | 126234 |  31.59 |  37.74 |  29.22 |
|     using O5 and O6        | 101162 | 107255 | 102685 |  23.01 |  24.83 |  23.77 |
|   LUT as Memory            |  22110 |  24348 |  20257 |  10.76 |  12.31 |  10.24 |
|     LUT as Distributed RAM |   5622 |   7850 |   4964 |   2.74 |   3.97 |   2.51 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    244 |    386 |      4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   5378 |   7464 |   4960 |   2.62 |   3.77 |   2.51 |
|     LUT as Shift Register  |  16488 |  16498 |  15293 |   8.03 |   8.34 |   7.73 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   2328 |   2920 |   1811 |   1.13 |   1.48 |   0.92 |
|       using O5 and O6      |  14160 |  13578 |  13482 |   6.89 |   6.87 |   6.82 |
| CLB Registers              | 476224 | 496693 | 448972 |  54.16 |  57.49 |  51.96 |
| CARRY8                     |  11332 |  11679 |  11062 |  20.62 |  21.63 |  20.49 |
| F7 Muxes                   |   1227 |   1874 |    441 |   0.56 |   0.87 |   0.20 |
| F8 Muxes                   |    133 |    321 |      1 |   0.12 |   0.30 |  <0.01 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  409.5 |  441.5 |    266 |  60.94 |  65.70 |  39.58 |
|   RAMB36/FIFO              |    408 |    440 |    266 |  60.71 |  65.48 |  39.58 |
|   RAMB18                   |      3 |      3 |      0 |   0.22 |   0.22 |   0.00 |
| URAM                       |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1782 |   1783 |   1786 |  61.88 |  58.04 |  58.14 |
| Unique Control Sets        |   7140 |   8695 |   6165 |   6.50 |   8.05 |   5.71 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


