\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def} \\*D\+MA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def} }{\pageref{struct_____i2_c___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+S\+P\+I\+\_\+\+Handle\+Type\+Def} \\*S\+PI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def} \\*Structure definition of A\+DC analog watchdog }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def} \\*Structure definition of A\+DC channel for regular group }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} \\*A\+DC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def} \\*Structure definition of A\+DC initialization and regular group }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\hyperlink{structarm__bilinear__interp__instance__f32}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__bilinear__interp__instance__q15}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__bilinear__interp__instance__q31}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__bilinear__interp__instance__q7}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q7} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q7}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__cas__df1__32x64__ins__q31}{arm\+\_\+biquad\+\_\+cas\+\_\+df1\+\_\+32x64\+\_\+ins\+\_\+q31} \\*Instance structure for the high precision Q31 Biquad cascade filter }{\pageref{structarm__biquad__cas__df1__32x64__ins__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__cascade__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__cascade__df2_t__instance__f64}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f64} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f64}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__cascade__stereo__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+stereo\+\_\+df2\+T\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__stereo__df2_t__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__casd__df1__inst__f32}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+f32} \\*Instance structure for the floating-\/point Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__casd__df1__inst__q15}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q15} \\*Instance structure for the Q15 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__biquad__casd__df1__inst__q31}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q31} \\*Instance structure for the Q31 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__instance__f32}{arm\+\_\+cfft\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__instance__q15}{arm\+\_\+cfft\+\_\+instance\+\_\+q15} \\*Instance structure for the fixed-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__instance__q31}{arm\+\_\+cfft\+\_\+instance\+\_\+q31} \\*Instance structure for the fixed-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__radix2__instance__f32}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__radix2__instance__q15}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__radix2__instance__q31}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q31} \\*Instance structure for the Radix-\/2 Q31 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__radix4__instance__f32}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__radix4__instance__q15}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__cfft__radix4__instance__q31}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__dct4__instance__f32}{arm\+\_\+dct4\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__dct4__instance__q15}{arm\+\_\+dct4\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__dct4__instance__q31}{arm\+\_\+dct4\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__decimate__instance__f32}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point F\+IR decimator }{\pageref{structarm__fir__decimate__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__decimate__instance__q15}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 F\+IR decimator }{\pageref{structarm__fir__decimate__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__decimate__instance__q31}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 F\+IR decimator }{\pageref{structarm__fir__decimate__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__instance__f32}{arm\+\_\+fir\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point F\+IR filter }{\pageref{structarm__fir__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__instance__q15}{arm\+\_\+fir\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 F\+IR filter }{\pageref{structarm__fir__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__instance__q31}{arm\+\_\+fir\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 F\+IR filter }{\pageref{structarm__fir__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__instance__q7}{arm\+\_\+fir\+\_\+instance\+\_\+q7} \\*Instance structure for the Q7 F\+IR filter }{\pageref{structarm__fir__instance__q7}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__interpolate__instance__f32}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__interpolate__instance__q15}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__interpolate__instance__q31}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__lattice__instance__f32}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__lattice__instance__q15}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__lattice__instance__q31}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__sparse__instance__f32}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__sparse__instance__q15}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__sparse__instance__q31}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__fir__sparse__instance__q7}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q7} \\*Instance structure for the Q7 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q7}}{}
\item\contentsline{section}{\hyperlink{structarm__iir__lattice__instance__f32}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__iir__lattice__instance__q15}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__iir__lattice__instance__q31}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__linear__interp__instance__f32}{arm\+\_\+linear\+\_\+interp\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point Linear Interpolate function }{\pageref{structarm__linear__interp__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__lms__instance__f32}{arm\+\_\+lms\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point L\+MS filter }{\pageref{structarm__lms__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__lms__instance__q15}{arm\+\_\+lms\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 L\+MS filter }{\pageref{structarm__lms__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__lms__instance__q31}{arm\+\_\+lms\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 L\+MS filter }{\pageref{structarm__lms__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__lms__norm__instance__f32}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__lms__norm__instance__q15}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__lms__norm__instance__q31}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__matrix__instance__f32}{arm\+\_\+matrix\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__matrix__instance__f64}{arm\+\_\+matrix\+\_\+instance\+\_\+f64} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f64}}{}
\item\contentsline{section}{\hyperlink{structarm__matrix__instance__q15}{arm\+\_\+matrix\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 matrix structure }{\pageref{structarm__matrix__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__matrix__instance__q31}{arm\+\_\+matrix\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 matrix structure }{\pageref{structarm__matrix__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__pid__instance__f32}{arm\+\_\+pid\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point P\+ID Control }{\pageref{structarm__pid__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__pid__instance__q15}{arm\+\_\+pid\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 P\+ID Control }{\pageref{structarm__pid__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__pid__instance__q31}{arm\+\_\+pid\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 P\+ID Control }{\pageref{structarm__pid__instance__q31}}{}
\item\contentsline{section}{\hyperlink{structarm__rfft__fast__instance__f32}{arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__fast__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__rfft__instance__f32}{arm\+\_\+rfft\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__f32}}{}
\item\contentsline{section}{\hyperlink{structarm__rfft__instance__q15}{arm\+\_\+rfft\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__q15}}{}
\item\contentsline{section}{\hyperlink{structarm__rfft__instance__q31}{arm\+\_\+rfft\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__q31}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_e_c___type_def}{C\+E\+C\+\_\+\+Type\+Def} \\*H\+D\+M\+I-\/\+C\+EC }{\pageref{struct_c_e_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_o_m_p1__2___type_def}{C\+O\+M\+P1\+\_\+2\+\_\+\+Type\+Def} }{\pageref{struct_c_o_m_p1__2___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_o_m_p___common___type_def}{C\+O\+M\+P\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{struct_c_o_m_p___common___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_o_m_p___type_def}{C\+O\+M\+P\+\_\+\+Type\+Def} \\*Comparator }{\pageref{struct_c_o_m_p___type_def}}{}
\item\contentsline{section}{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} \\*C\+RC Handle Structure definition }{\pageref{struct_c_r_c___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_r_c___init_type_def}{C\+R\+C\+\_\+\+Init\+Type\+Def} \\*C\+RC Init Structure definition }{\pageref{struct_c_r_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def} \\*C\+RC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_r_s___type_def}{C\+R\+S\+\_\+\+Type\+Def} \\*Clock Recovery System }{\pageref{struct_c_r_s___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def} \\*Debug M\+CU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} \\*D\+MA Controller }{\pageref{struct_d_m_a___channel___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def} \\*D\+MA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_w_t___type}{D\+W\+T\+\_\+\+Type} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{F\+L\+A\+S\+H\+\_\+\+Erase\+Init\+Type\+Def} \\*F\+L\+A\+SH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{F\+L\+A\+S\+H\+\_\+\+O\+B\+Program\+Init\+Type\+Def} \\*F\+L\+A\+SH Options bytes program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___process_type_def}{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def} \\*F\+L\+A\+SH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def} \\*F\+L\+A\+SH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_g_p_i_o___init_type_def}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def} \\*G\+P\+IO Init structure definition }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def} }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\hyperlink{struct_i_r_d_a___handle_type_def}{I\+R\+D\+A\+\_\+\+Handle\+Type\+Def} \\*I\+R\+DA handle Structure definition }{\pageref{struct_i_r_d_a___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i_r_d_a___init_type_def}{I\+R\+D\+A\+\_\+\+Init\+Type\+Def} \\*I\+R\+DA Init Structure definition }{\pageref{struct_i_r_d_a___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i_t_m___type}{I\+T\+M\+\_\+\+Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\hyperlink{struct_i_w_d_g___handle_type_def}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def} \\*I\+W\+DG Handle Structure definition }{\pageref{struct_i_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i_w_d_g___init_type_def}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def} \\*I\+W\+DG Init structure definition }{\pageref{struct_i_w_d_g___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Type\+Def} \\*U\+T\+I\+LS System, A\+HB and A\+PB buses clock configuration structure definition }{\pageref{struct_l_l___u_t_i_l_s___clk_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def} \\*U\+T\+I\+LS P\+LL structure definition }{\pageref{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\hyperlink{struct_o_b___type_def}{O\+B\+\_\+\+Type\+Def} \\*Option Bytes Registers }{\pageref{struct_o_b___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def} \\*R\+CC System, A\+HB and A\+PB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def} \\*R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def} \\*R\+CC P\+LL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___alarm_type_def}{R\+T\+C\+\_\+\+Alarm\+Type\+Def} \\*R\+TC Alarm structure definition }{\pageref{struct_r_t_c___alarm_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___date_type_def}{R\+T\+C\+\_\+\+Date\+Type\+Def} \\*R\+TC Date structure definition }{\pageref{struct_r_t_c___date_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___handle_type_def}{R\+T\+C\+\_\+\+Handle\+Type\+Def} \\*R\+TC Handle Structure definition }{\pageref{struct_r_t_c___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___init_type_def}{R\+T\+C\+\_\+\+Init\+Type\+Def} \\*R\+TC Configuration Structure definition }{\pageref{struct_r_t_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___tamper_type_def}{R\+T\+C\+\_\+\+Tamper\+Type\+Def} \\*R\+TC Tamper structure definition }{\pageref{struct_r_t_c___tamper_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___time_type_def}{R\+T\+C\+\_\+\+Time\+Type\+Def} \\*R\+TC Time structure definition }{\pageref{struct_r_t_c___time_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\hyperlink{struct_s_cn_s_c_b___type}{S\+Cn\+S\+C\+B\+\_\+\+Type} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\hyperlink{struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Adv\+Feature\+Init\+Type\+Def} \\*S\+M\+A\+R\+T\+C\+A\+RD advanced features initalization structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def} \\*S\+M\+A\+R\+T\+C\+A\+RD handle Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def} \\*S\+M\+A\+R\+T\+C\+A\+RD Init Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_m_b_u_s___handle_type_def}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def} }{\pageref{struct_s_m_b_u_s___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_m_b_u_s___init_type_def}{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def} }{\pageref{struct_s_m_b_u_s___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_p_i___init_type_def}{S\+P\+I\+\_\+\+Init\+Type\+Def} \\*S\+PI Configuration Structure definition }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def} \\*Sys\+Tem Configuration }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def} \\*T\+IM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def} \\*T\+IM Break and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def} \\*T\+IM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def} \\*T\+IM Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} \\*T\+IM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def} \\*T\+IM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} \\*T\+IM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def} \\*T\+IM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___master_config_type_def}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def} \\*T\+IM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def} \\*T\+IM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} \\*T\+IM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def} \\*T\+IM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} \\*T\+IM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_p_i___type}{T\+P\+I\+\_\+\+Type} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\hyperlink{struct_t_s_c___type_def}{T\+S\+C\+\_\+\+Type\+Def} \\*Touch Sensing Controller (T\+SC) }{\pageref{struct_t_s_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_a_r_t___adv_feature_init_type_def}{U\+A\+R\+T\+\_\+\+Adv\+Feature\+Init\+Type\+Def} \\*U\+A\+RT Advanced Features initalization structure definition }{\pageref{struct_u_a_r_t___adv_feature_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} \\*U\+A\+RT handle Structure definition }{\pageref{struct_u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def} \\*U\+A\+RT Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_a_r_t___wake_up_type_def}{U\+A\+R\+T\+\_\+\+Wake\+Up\+Type\+Def} \\*U\+A\+RT wake up from stop mode parameters }{\pageref{struct_u_a_r_t___wake_up_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} \\*U\+S\+A\+RT handle Structure definition }{\pageref{struct_u_s_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} \\*U\+S\+A\+RT Init Structure definition }{\pageref{struct_u_s_a_r_t___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_b___type_def}{U\+S\+B\+\_\+\+Type\+Def} \\*Universal Serial Bus Full Speed Device }{\pageref{struct_u_s_b___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_w_w_d_g___handle_type_def}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def} \\*W\+W\+DG handle Structure definition }{\pageref{struct_w_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_w_w_d_g___init_type_def}{W\+W\+D\+G\+\_\+\+Init\+Type\+Def} \\*W\+W\+DG Init structure definition }{\pageref{struct_w_w_d_g___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
