# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_cos_lut_ROM_AUTO_1R.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_mul_32s_32s_63_5_1.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_regslice_both.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_sin_lut_ROM_AUTO_1R.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark.vhd" \
"../../../../quadrature_inversion_test.ip_user_files/bd/quad_inversion/ip/quad_inversion_ipark_0_0/sim/quad_inversion_ipark_0_0.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke_mul_32s_33ns_63_2_1.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke_regslice_both.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke.vhd" \
"../../../../quadrature_inversion_test.ip_user_files/bd/quad_inversion/ip/quad_inversion_iclarke_0_1/sim/quad_inversion_iclarke_0_1.vhd" \
"../../../../quadrature_inversion_test.ip_user_files/bd/quad_inversion/sim/quad_inversion.vhd" \
"../../../../quadrature_inversion_test.gen/sources_1/bd/quad_inversion/hdl/quad_inversion_wrapper.vhd" \
"../../../../quadrature_inversion_test.srcs/sim_1/new/tb_quad_inversion.vhd" \

# Do not sort compile order
nosort
