# CSE-COA-LAB
Implement a MIPS pipeline processor using Xilinx 13.4 ISE. Use forwarding to deal with data hazard.
