// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "10/26/2018 00:22:37"

// 
// Device: Altera 5M1270ZT144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module reg_file (
	a1,
	a2,
	a3,
	d3,
	wr_en,
	clk,
	d1,
	d2,
	R7);
input 	[0:2] a1;
input 	[0:2] a2;
input 	[0:2] a3;
input 	[0:15] d3;
input 	wr_en;
input 	clk;
output 	[0:15] d1;
output 	[0:15] d2;
output 	[0:15] R7;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \wr_en~combout ;
wire \enable[6]~1_combout ;
wire \enable[4]~2_combout ;
wire \Mux15~0 ;
wire \enable[5]~0_combout ;
wire \Mux31~0 ;
wire \enable[7]~3_combout ;
wire \Mux15~1 ;
wire \enable[1]~5_combout ;
wire \enable[0]~6_combout ;
wire \Mux15~2 ;
wire \enable[2]~4_combout ;
wire \Mux31~2 ;
wire \enable[3]~7_combout ;
wire \Mux15~3 ;
wire \Mux15~4_combout ;
wire \Mux14~2 ;
wire \Mux30~2 ;
wire \Mux14~3 ;
wire \Mux14~0 ;
wire \Mux30~0 ;
wire \Mux14~1 ;
wire \Mux14~4_combout ;
wire \Mux13~2 ;
wire \Mux29~2 ;
wire \Mux13~3 ;
wire \Mux29~0 ;
wire \Mux13~0 ;
wire \Mux13~1 ;
wire \Mux13~4_combout ;
wire \Mux12~0 ;
wire \Mux28~0 ;
wire \Mux12~1 ;
wire \Mux12~2 ;
wire \Mux28~2 ;
wire \Mux12~3 ;
wire \Mux12~4_combout ;
wire \Mux11~2 ;
wire \Mux27~2 ;
wire \Mux11~3 ;
wire \Mux11~0 ;
wire \Mux27~0 ;
wire \Mux11~1 ;
wire \Mux11~4_combout ;
wire \Mux10~0 ;
wire \Mux26~0 ;
wire \Mux10~1 ;
wire \Mux10~2 ;
wire \Mux26~2 ;
wire \Mux10~3 ;
wire \Mux10~4_combout ;
wire \Mux25~2 ;
wire \Mux9~2 ;
wire \Mux9~3 ;
wire \Mux25~0 ;
wire \Mux9~0 ;
wire \Mux9~1 ;
wire \Mux9~4_combout ;
wire \Mux8~2 ;
wire \Mux24~2 ;
wire \Mux8~3 ;
wire \Mux24~0 ;
wire \Mux8~0 ;
wire \Mux8~1 ;
wire \Mux8~4_combout ;
wire \Mux7~0 ;
wire \Mux23~0 ;
wire \Mux7~1 ;
wire \Mux23~2 ;
wire \Mux7~2 ;
wire \Mux7~3 ;
wire \Mux7~4_combout ;
wire \Mux6~0 ;
wire \Mux22~0 ;
wire \Mux6~1 ;
wire \Mux6~2 ;
wire \Mux22~2 ;
wire \Mux6~3 ;
wire \Mux6~4_combout ;
wire \Mux5~0 ;
wire \Mux21~0 ;
wire \Mux5~1 ;
wire \Mux5~2 ;
wire \Mux21~2 ;
wire \Mux5~3 ;
wire \Mux5~4_combout ;
wire \Mux20~2 ;
wire \Mux4~2 ;
wire \Mux4~3 ;
wire \Mux4~0 ;
wire \Mux20~0 ;
wire \Mux4~1 ;
wire \Mux4~4_combout ;
wire \Mux3~2 ;
wire \Mux19~2 ;
wire \Mux3~3 ;
wire \Mux3~0 ;
wire \Mux19~0 ;
wire \Mux3~1 ;
wire \Mux3~4_combout ;
wire \Mux2~0 ;
wire \Mux18~0 ;
wire \Mux2~1 ;
wire \Mux2~2 ;
wire \Mux18~2 ;
wire \Mux2~3 ;
wire \Mux2~4_combout ;
wire \Mux1~0 ;
wire \Mux17~0 ;
wire \Mux1~1 ;
wire \Mux1~2 ;
wire \Mux17~2 ;
wire \Mux1~3 ;
wire \Mux1~4_combout ;
wire \Mux16~2 ;
wire \Mux0~2 ;
wire \Mux0~3 ;
wire \Mux0~0 ;
wire \Mux16~0 ;
wire \Mux0~1 ;
wire \Mux0~4_combout ;
wire \Mux31~1 ;
wire \Mux31~3 ;
wire \Mux31~4_combout ;
wire \Mux30~3 ;
wire \Mux30~1 ;
wire \Mux30~4_combout ;
wire \Mux29~1 ;
wire \Mux29~3 ;
wire \Mux29~4_combout ;
wire \Mux28~3 ;
wire \Mux28~1 ;
wire \Mux28~4_combout ;
wire \Mux27~3 ;
wire \Mux27~1 ;
wire \Mux27~4_combout ;
wire \Mux26~1 ;
wire \Mux26~3 ;
wire \Mux26~4_combout ;
wire \Mux25~3 ;
wire \Mux25~1 ;
wire \Mux25~4_combout ;
wire \Mux24~3 ;
wire \Mux24~1 ;
wire \Mux24~4_combout ;
wire \Mux23~3 ;
wire \Mux23~1 ;
wire \Mux23~4_combout ;
wire \Mux22~3 ;
wire \Mux22~1 ;
wire \Mux22~4_combout ;
wire \Mux21~1 ;
wire \Mux21~3 ;
wire \Mux21~4_combout ;
wire \Mux20~1 ;
wire \Mux20~3 ;
wire \Mux20~4_combout ;
wire \Mux19~3 ;
wire \Mux19~1 ;
wire \Mux19~4_combout ;
wire \Mux18~3 ;
wire \Mux18~1 ;
wire \Mux18~4_combout ;
wire \Mux17~3 ;
wire \Mux17~1 ;
wire \Mux17~4_combout ;
wire \Mux16~3 ;
wire \Mux16~1 ;
wire \Mux16~4_combout ;
wire [0:2] \a3~combout ;
wire [0:15] \d3~combout ;
wire [0:2] \a1~combout ;
wire [0:15] \r6|q ;
wire [0:15] \r5|q ;
wire [0:15] \r1|q ;
wire [0:2] \a2~combout ;
wire [0:15] \r2|q ;
wire [0:15] \r4|q ;
wire [0:15] \reg7|q ;
wire [0:15] \r0|q ;
wire [0:15] \r3|q ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a2~combout [2]),
	.padio(a2[2]));
// synopsys translate_off
defparam \a2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a2~combout [1]),
	.padio(a2[1]));
// synopsys translate_off
defparam \a2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [15]),
	.padio(d3[15]));
// synopsys translate_off
defparam \d3[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a1~combout [2]),
	.padio(a1[2]));
// synopsys translate_off
defparam \a1[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a1~combout [1]),
	.padio(a1[1]));
// synopsys translate_off
defparam \a1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \wr_en~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\wr_en~combout ),
	.padio(wr_en));
// synopsys translate_off
defparam \wr_en~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a3~combout [2]),
	.padio(a3[2]));
// synopsys translate_off
defparam \a3[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a3~combout [0]),
	.padio(a3[0]));
// synopsys translate_off
defparam \a3[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a3~combout [1]),
	.padio(a3[1]));
// synopsys translate_off
defparam \a3[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \enable[6]~1 (
// Equation(s):
// \enable[6]~1_combout  = (\wr_en~combout  & (!\a3~combout [2] & (\a3~combout [0] & \a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[6]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[6]~1 .lut_mask = "2000";
defparam \enable[6]~1 .operation_mode = "normal";
defparam \enable[6]~1 .output_mode = "comb_only";
defparam \enable[6]~1 .register_cascade_mode = "off";
defparam \enable[6]~1 .sum_lutc_input = "datac";
defparam \enable[6]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \r6|q[15] (
// Equation(s):
// \Mux15~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[15]))) # (!\a1~combout [1] & (\r4|q [15]))))
// \r6|q [15] = DFFEAS(\Mux15~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [15]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [15]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0 ),
	.regout(\r6|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[15] .lut_mask = "fc22";
defparam \r6|q[15] .operation_mode = "normal";
defparam \r6|q[15] .output_mode = "reg_and_comb";
defparam \r6|q[15] .register_cascade_mode = "off";
defparam \r6|q[15] .sum_lutc_input = "qfbk";
defparam \r6|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \enable[4]~2 (
// Equation(s):
// \enable[4]~2_combout  = (\wr_en~combout  & (!\a3~combout [2] & (\a3~combout [0] & !\a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[4]~2 .lut_mask = "0020";
defparam \enable[4]~2 .operation_mode = "normal";
defparam \enable[4]~2 .output_mode = "comb_only";
defparam \enable[4]~2 .register_cascade_mode = "off";
defparam \enable[4]~2 .sum_lutc_input = "datac";
defparam \enable[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \r4|q[15] (
// Equation(s):
// \Mux31~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [15]))) # (!\a2~combout [1] & (B5_q[15]))))
// \r4|q [15] = DFFEAS(\Mux31~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [15]),
	.datad(\r6|q [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~0 ),
	.regout(\r4|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[15] .lut_mask = "dc98";
defparam \r4|q[15] .operation_mode = "normal";
defparam \r4|q[15] .output_mode = "reg_and_comb";
defparam \r4|q[15] .register_cascade_mode = "off";
defparam \r4|q[15] .sum_lutc_input = "qfbk";
defparam \r4|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \enable[5]~0 (
// Equation(s):
// \enable[5]~0_combout  = (\wr_en~combout  & (\a3~combout [2] & (\a3~combout [0] & !\a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[5]~0 .lut_mask = "0080";
defparam \enable[5]~0 .operation_mode = "normal";
defparam \enable[5]~0 .output_mode = "comb_only";
defparam \enable[5]~0 .register_cascade_mode = "off";
defparam \enable[5]~0 .sum_lutc_input = "datac";
defparam \enable[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxv_lcell \r5|q[15] (
// Equation(s):
// \Mux15~1  = (\Mux15~0  & (((\reg7|q [15])) # (!\a1~combout [2]))) # (!\Mux15~0  & (\a1~combout [2] & (B6_q[15])))
// \r5|q [15] = DFFEAS(\Mux15~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux15~0 ),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [15]),
	.datad(\reg7|q [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1 ),
	.regout(\r5|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[15] .lut_mask = "ea62";
defparam \r5|q[15] .operation_mode = "normal";
defparam \r5|q[15] .output_mode = "reg_and_comb";
defparam \r5|q[15] .register_cascade_mode = "off";
defparam \r5|q[15] .sum_lutc_input = "qfbk";
defparam \r5|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \enable[7]~3 (
// Equation(s):
// \enable[7]~3_combout  = (\wr_en~combout  & (\a3~combout [2] & (\a3~combout [0] & \a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[7]~3 .lut_mask = "8000";
defparam \enable[7]~3 .operation_mode = "normal";
defparam \enable[7]~3 .output_mode = "comb_only";
defparam \enable[7]~3 .register_cascade_mode = "off";
defparam \enable[7]~3 .sum_lutc_input = "datac";
defparam \enable[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \reg7|q[15] (
// Equation(s):
// \Mux31~1  = (\Mux31~0  & (((B8_q[15]) # (!\a2~combout [2])))) # (!\Mux31~0  & (\r5|q [15] & ((\a2~combout [2]))))
// \reg7|q [15] = DFFEAS(\Mux31~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r5|q [15]),
	.datab(\Mux31~0 ),
	.datac(\d3~combout [15]),
	.datad(\a2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~1 ),
	.regout(\reg7|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[15] .lut_mask = "e2cc";
defparam \reg7|q[15] .operation_mode = "normal";
defparam \reg7|q[15] .output_mode = "reg_and_comb";
defparam \reg7|q[15] .register_cascade_mode = "off";
defparam \reg7|q[15] .sum_lutc_input = "qfbk";
defparam \reg7|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \enable[1]~5 (
// Equation(s):
// \enable[1]~5_combout  = (\wr_en~combout  & (!\a3~combout [1] & (!\a3~combout [0] & \a3~combout [2])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [1]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[1]~5 .lut_mask = "0200";
defparam \enable[1]~5 .operation_mode = "normal";
defparam \enable[1]~5 .output_mode = "comb_only";
defparam \enable[1]~5 .register_cascade_mode = "off";
defparam \enable[1]~5 .sum_lutc_input = "datac";
defparam \enable[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \r1|q[15] (
// Equation(s):
// \Mux15~2  = (\a1~combout [1] & (\a1~combout [2])) # (!\a1~combout [1] & ((\a1~combout [2] & (B2_q[15])) # (!\a1~combout [2] & ((\r0|q [15])))))
// \r1|q [15] = DFFEAS(\Mux15~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [15]),
	.datad(\r0|q [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~2 ),
	.regout(\r1|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[15] .lut_mask = "d9c8";
defparam \r1|q[15] .operation_mode = "normal";
defparam \r1|q[15] .output_mode = "reg_and_comb";
defparam \r1|q[15] .register_cascade_mode = "off";
defparam \r1|q[15] .sum_lutc_input = "qfbk";
defparam \r1|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \enable[0]~6 (
// Equation(s):
// \enable[0]~6_combout  = (\wr_en~combout  & (!\a3~combout [2] & (!\a3~combout [0] & !\a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[0]~6 .lut_mask = "0002";
defparam \enable[0]~6 .operation_mode = "normal";
defparam \enable[0]~6 .output_mode = "comb_only";
defparam \enable[0]~6 .register_cascade_mode = "off";
defparam \enable[0]~6 .sum_lutc_input = "datac";
defparam \enable[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \r0|q[15] (
// Equation(s):
// \Mux31~2  = (\a2~combout [2] & ((\r1|q [15]) # ((\a2~combout [1])))) # (!\a2~combout [2] & (((B1_q[15] & !\a2~combout [1]))))
// \r0|q [15] = DFFEAS(\Mux31~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r1|q [15]),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [15]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~2 ),
	.regout(\r0|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[15] .lut_mask = "ccb8";
defparam \r0|q[15] .operation_mode = "normal";
defparam \r0|q[15] .output_mode = "reg_and_comb";
defparam \r0|q[15] .register_cascade_mode = "off";
defparam \r0|q[15] .sum_lutc_input = "qfbk";
defparam \r0|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \enable[2]~4 (
// Equation(s):
// \enable[2]~4_combout  = (\wr_en~combout  & (!\a3~combout [2] & (!\a3~combout [0] & \a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[2]~4 .lut_mask = "0200";
defparam \enable[2]~4 .operation_mode = "normal";
defparam \enable[2]~4 .output_mode = "comb_only";
defparam \enable[2]~4 .register_cascade_mode = "off";
defparam \enable[2]~4 .sum_lutc_input = "datac";
defparam \enable[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \r2|q[15] (
// Equation(s):
// \Mux15~3  = (\Mux15~2  & ((\r3|q [15]) # ((!\a1~combout [1])))) # (!\Mux15~2  & (((B3_q[15] & \a1~combout [1]))))
// \r2|q [15] = DFFEAS(\Mux15~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r3|q [15]),
	.datab(\Mux15~2 ),
	.datac(\d3~combout [15]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~3 ),
	.regout(\r2|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[15] .lut_mask = "b8cc";
defparam \r2|q[15] .operation_mode = "normal";
defparam \r2|q[15] .output_mode = "reg_and_comb";
defparam \r2|q[15] .register_cascade_mode = "off";
defparam \r2|q[15] .sum_lutc_input = "qfbk";
defparam \r2|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \enable[3]~7 (
// Equation(s):
// \enable[3]~7_combout  = (\wr_en~combout  & (\a3~combout [2] & (!\a3~combout [0] & \a3~combout [1])))

	.clk(gnd),
	.dataa(\wr_en~combout ),
	.datab(\a3~combout [2]),
	.datac(\a3~combout [0]),
	.datad(\a3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enable[3]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enable[3]~7 .lut_mask = "0800";
defparam \enable[3]~7 .operation_mode = "normal";
defparam \enable[3]~7 .output_mode = "comb_only";
defparam \enable[3]~7 .register_cascade_mode = "off";
defparam \enable[3]~7 .sum_lutc_input = "datac";
defparam \enable[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \r3|q[15] (
// Equation(s):
// \Mux31~3  = (\Mux31~2  & (((B4_q[15]) # (!\a2~combout [1])))) # (!\Mux31~2  & (\r2|q [15] & ((\a2~combout [1]))))
// \r3|q [15] = DFFEAS(\Mux31~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r2|q [15]),
	.datab(\Mux31~2 ),
	.datac(\d3~combout [15]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~3 ),
	.regout(\r3|q [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[15] .lut_mask = "e2cc";
defparam \r3|q[15] .operation_mode = "normal";
defparam \r3|q[15] .output_mode = "reg_and_comb";
defparam \r3|q[15] .register_cascade_mode = "off";
defparam \r3|q[15] .sum_lutc_input = "qfbk";
defparam \r3|q[15] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a1~combout [0]),
	.padio(a1[0]));
// synopsys translate_off
defparam \a1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxv_lcell \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ((\a1~combout [0] & (\Mux15~1 )) # (!\a1~combout [0] & ((\Mux15~3 ))))

	.clk(gnd),
	.dataa(\Mux15~1 ),
	.datab(\Mux15~3 ),
	.datac(vcc),
	.datad(\a1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = "aacc";
defparam \Mux15~4 .operation_mode = "normal";
defparam \Mux15~4 .output_mode = "comb_only";
defparam \Mux15~4 .register_cascade_mode = "off";
defparam \Mux15~4 .sum_lutc_input = "datac";
defparam \Mux15~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [14]),
	.padio(d3[14]));
// synopsys translate_off
defparam \d3[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \r1|q[14] (
// Equation(s):
// \Mux14~2  = (\a1~combout [1] & (((\a1~combout [2])))) # (!\a1~combout [1] & ((\a1~combout [2] & ((B2_q[14]))) # (!\a1~combout [2] & (\r0|q [14]))))
// \r1|q [14] = DFFEAS(\Mux14~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r0|q [14]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [14]),
	.datad(\a1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~2 ),
	.regout(\r1|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[14] .lut_mask = "fc22";
defparam \r1|q[14] .operation_mode = "normal";
defparam \r1|q[14] .output_mode = "reg_and_comb";
defparam \r1|q[14] .register_cascade_mode = "off";
defparam \r1|q[14] .sum_lutc_input = "qfbk";
defparam \r1|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \r0|q[14] (
// Equation(s):
// \Mux30~2  = (\a2~combout [1] & (((\a2~combout [2])))) # (!\a2~combout [1] & ((\a2~combout [2] & (\r1|q [14])) # (!\a2~combout [2] & ((B1_q[14])))))
// \r0|q [14] = DFFEAS(\Mux30~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\r1|q [14]),
	.datac(\d3~combout [14]),
	.datad(\a2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~2 ),
	.regout(\r0|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[14] .lut_mask = "ee50";
defparam \r0|q[14] .operation_mode = "normal";
defparam \r0|q[14] .output_mode = "reg_and_comb";
defparam \r0|q[14] .register_cascade_mode = "off";
defparam \r0|q[14] .sum_lutc_input = "qfbk";
defparam \r0|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxv_lcell \r2|q[14] (
// Equation(s):
// \Mux14~3  = (\a1~combout [1] & ((\Mux14~2  & ((\r3|q [14]))) # (!\Mux14~2  & (B3_q[14])))) # (!\a1~combout [1] & (\Mux14~2 ))
// \r2|q [14] = DFFEAS(\Mux14~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\Mux14~2 ),
	.datac(\d3~combout [14]),
	.datad(\r3|q [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~3 ),
	.regout(\r2|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[14] .lut_mask = "ec64";
defparam \r2|q[14] .operation_mode = "normal";
defparam \r2|q[14] .output_mode = "reg_and_comb";
defparam \r2|q[14] .register_cascade_mode = "off";
defparam \r2|q[14] .sum_lutc_input = "qfbk";
defparam \r2|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxv_lcell \r3|q[14] (
// Equation(s):
// \Mux30~3  = (\a2~combout [1] & ((\Mux30~2  & ((B4_q[14]))) # (!\Mux30~2  & (\r2|q [14])))) # (!\a2~combout [1] & (((\Mux30~2 ))))
// \r3|q [14] = DFFEAS(\Mux30~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\r2|q [14]),
	.datac(\d3~combout [14]),
	.datad(\Mux30~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~3 ),
	.regout(\r3|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[14] .lut_mask = "f588";
defparam \r3|q[14] .operation_mode = "normal";
defparam \r3|q[14] .output_mode = "reg_and_comb";
defparam \r3|q[14] .register_cascade_mode = "off";
defparam \r3|q[14] .sum_lutc_input = "qfbk";
defparam \r3|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \r6|q[14] (
// Equation(s):
// \Mux14~0  = (\a1~combout [1] & (((B7_q[14]) # (\a1~combout [2])))) # (!\a1~combout [1] & (\r4|q [14] & ((!\a1~combout [2]))))
// \r6|q [14] = DFFEAS(\Mux14~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\r4|q [14]),
	.datac(\d3~combout [14]),
	.datad(\a1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0 ),
	.regout(\r6|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[14] .lut_mask = "aae4";
defparam \r6|q[14] .operation_mode = "normal";
defparam \r6|q[14] .output_mode = "reg_and_comb";
defparam \r6|q[14] .register_cascade_mode = "off";
defparam \r6|q[14] .sum_lutc_input = "qfbk";
defparam \r6|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \r4|q[14] (
// Equation(s):
// \Mux30~0  = (\a2~combout [2] & (((\a2~combout [1])))) # (!\a2~combout [2] & ((\a2~combout [1] & (\r6|q [14])) # (!\a2~combout [1] & ((B5_q[14])))))
// \r4|q [14] = DFFEAS(\Mux30~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r6|q [14]),
	.datac(\d3~combout [14]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~0 ),
	.regout(\r4|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[14] .lut_mask = "ee50";
defparam \r4|q[14] .operation_mode = "normal";
defparam \r4|q[14] .output_mode = "reg_and_comb";
defparam \r4|q[14] .register_cascade_mode = "off";
defparam \r4|q[14] .sum_lutc_input = "qfbk";
defparam \r4|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \r5|q[14] (
// Equation(s):
// \Mux14~1  = (\a1~combout [2] & ((\Mux14~0  & (\reg7|q [14])) # (!\Mux14~0  & ((B6_q[14]))))) # (!\a1~combout [2] & (((\Mux14~0 ))))
// \r5|q [14] = DFFEAS(\Mux14~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg7|q [14]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [14]),
	.datad(\Mux14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1 ),
	.regout(\r5|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[14] .lut_mask = "bbc0";
defparam \r5|q[14] .operation_mode = "normal";
defparam \r5|q[14] .output_mode = "reg_and_comb";
defparam \r5|q[14] .register_cascade_mode = "off";
defparam \r5|q[14] .sum_lutc_input = "qfbk";
defparam \r5|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \reg7|q[14] (
// Equation(s):
// \Mux30~1  = (\a2~combout [2] & ((\Mux30~0  & ((B8_q[14]))) # (!\Mux30~0  & (\r5|q [14])))) # (!\a2~combout [2] & (((\Mux30~0 ))))
// \reg7|q [14] = DFFEAS(\Mux30~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r5|q [14]),
	.datac(\d3~combout [14]),
	.datad(\Mux30~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~1 ),
	.regout(\reg7|q [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[14] .lut_mask = "f588";
defparam \reg7|q[14] .operation_mode = "normal";
defparam \reg7|q[14] .output_mode = "reg_and_comb";
defparam \reg7|q[14] .register_cascade_mode = "off";
defparam \reg7|q[14] .sum_lutc_input = "qfbk";
defparam \reg7|q[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxv_lcell \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\a1~combout [0] & (((\Mux14~1 )))) # (!\a1~combout [0] & (((\Mux14~3 ))))

	.clk(gnd),
	.dataa(\a1~combout [0]),
	.datab(vcc),
	.datac(\Mux14~3 ),
	.datad(\Mux14~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = "fa50";
defparam \Mux14~4 .operation_mode = "normal";
defparam \Mux14~4 .output_mode = "comb_only";
defparam \Mux14~4 .register_cascade_mode = "off";
defparam \Mux14~4 .sum_lutc_input = "datac";
defparam \Mux14~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [13]),
	.padio(d3[13]));
// synopsys translate_off
defparam \d3[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \r1|q[13] (
// Equation(s):
// \Mux13~2  = (\a1~combout [1] & (((\a1~combout [2])))) # (!\a1~combout [1] & ((\a1~combout [2] & ((B2_q[13]))) # (!\a1~combout [2] & (\r0|q [13]))))
// \r1|q [13] = DFFEAS(\Mux13~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r0|q [13]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [13]),
	.datad(\a1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~2 ),
	.regout(\r1|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[13] .lut_mask = "fc22";
defparam \r1|q[13] .operation_mode = "normal";
defparam \r1|q[13] .output_mode = "reg_and_comb";
defparam \r1|q[13] .register_cascade_mode = "off";
defparam \r1|q[13] .sum_lutc_input = "qfbk";
defparam \r1|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \r0|q[13] (
// Equation(s):
// \Mux29~2  = (\a2~combout [1] & (((\a2~combout [2])))) # (!\a2~combout [1] & ((\a2~combout [2] & (\r1|q [13])) # (!\a2~combout [2] & ((B1_q[13])))))
// \r0|q [13] = DFFEAS(\Mux29~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\r1|q [13]),
	.datac(\d3~combout [13]),
	.datad(\a2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~2 ),
	.regout(\r0|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[13] .lut_mask = "ee50";
defparam \r0|q[13] .operation_mode = "normal";
defparam \r0|q[13] .output_mode = "reg_and_comb";
defparam \r0|q[13] .register_cascade_mode = "off";
defparam \r0|q[13] .sum_lutc_input = "qfbk";
defparam \r0|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxv_lcell \r2|q[13] (
// Equation(s):
// \Mux13~3  = (\Mux13~2  & (((\r3|q [13])) # (!\a1~combout [1]))) # (!\Mux13~2  & (\a1~combout [1] & (B3_q[13])))
// \r2|q [13] = DFFEAS(\Mux13~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux13~2 ),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [13]),
	.datad(\r3|q [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~3 ),
	.regout(\r2|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[13] .lut_mask = "ea62";
defparam \r2|q[13] .operation_mode = "normal";
defparam \r2|q[13] .output_mode = "reg_and_comb";
defparam \r2|q[13] .register_cascade_mode = "off";
defparam \r2|q[13] .sum_lutc_input = "qfbk";
defparam \r2|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxv_lcell \r3|q[13] (
// Equation(s):
// \Mux29~3  = (\Mux29~2  & (((B4_q[13]) # (!\a2~combout [1])))) # (!\Mux29~2  & (\r2|q [13] & ((\a2~combout [1]))))
// \r3|q [13] = DFFEAS(\Mux29~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux29~2 ),
	.datab(\r2|q [13]),
	.datac(\d3~combout [13]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~3 ),
	.regout(\r3|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[13] .lut_mask = "e4aa";
defparam \r3|q[13] .operation_mode = "normal";
defparam \r3|q[13] .output_mode = "reg_and_comb";
defparam \r3|q[13] .register_cascade_mode = "off";
defparam \r3|q[13] .sum_lutc_input = "qfbk";
defparam \r3|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \r4|q[13] (
// Equation(s):
// \Mux29~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [13]))) # (!\a2~combout [1] & (B5_q[13]))))
// \r4|q [13] = DFFEAS(\Mux29~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [13]),
	.datad(\r6|q [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~0 ),
	.regout(\r4|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[13] .lut_mask = "dc98";
defparam \r4|q[13] .operation_mode = "normal";
defparam \r4|q[13] .output_mode = "reg_and_comb";
defparam \r4|q[13] .register_cascade_mode = "off";
defparam \r4|q[13] .sum_lutc_input = "qfbk";
defparam \r4|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \r6|q[13] (
// Equation(s):
// \Mux13~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[13]))) # (!\a1~combout [1] & (\r4|q [13]))))
// \r6|q [13] = DFFEAS(\Mux13~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r4|q [13]),
	.datac(\d3~combout [13]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0 ),
	.regout(\r6|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[13] .lut_mask = "fa44";
defparam \r6|q[13] .operation_mode = "normal";
defparam \r6|q[13] .output_mode = "reg_and_comb";
defparam \r6|q[13] .register_cascade_mode = "off";
defparam \r6|q[13] .sum_lutc_input = "qfbk";
defparam \r6|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxv_lcell \r5|q[13] (
// Equation(s):
// \Mux13~1  = (\Mux13~0  & ((\reg7|q [13]) # ((!\a1~combout [2])))) # (!\Mux13~0  & (((B6_q[13] & \a1~combout [2]))))
// \r5|q [13] = DFFEAS(\Mux13~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg7|q [13]),
	.datab(\Mux13~0 ),
	.datac(\d3~combout [13]),
	.datad(\a1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1 ),
	.regout(\r5|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[13] .lut_mask = "b8cc";
defparam \r5|q[13] .operation_mode = "normal";
defparam \r5|q[13] .output_mode = "reg_and_comb";
defparam \r5|q[13] .register_cascade_mode = "off";
defparam \r5|q[13] .sum_lutc_input = "qfbk";
defparam \r5|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxv_lcell \reg7|q[13] (
// Equation(s):
// \Mux29~1  = (\Mux29~0  & (((B8_q[13])) # (!\a2~combout [2]))) # (!\Mux29~0  & (\a2~combout [2] & ((\r5|q [13]))))
// \reg7|q [13] = DFFEAS(\Mux29~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux29~0 ),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [13]),
	.datad(\r5|q [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~1 ),
	.regout(\reg7|q [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[13] .lut_mask = "e6a2";
defparam \reg7|q[13] .operation_mode = "normal";
defparam \reg7|q[13] .output_mode = "reg_and_comb";
defparam \reg7|q[13] .register_cascade_mode = "off";
defparam \reg7|q[13] .sum_lutc_input = "qfbk";
defparam \reg7|q[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxv_lcell \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ((\a1~combout [0] & ((\Mux13~1 ))) # (!\a1~combout [0] & (\Mux13~3 )))

	.clk(gnd),
	.dataa(\Mux13~3 ),
	.datab(\Mux13~1 ),
	.datac(vcc),
	.datad(\a1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = "ccaa";
defparam \Mux13~4 .operation_mode = "normal";
defparam \Mux13~4 .output_mode = "comb_only";
defparam \Mux13~4 .register_cascade_mode = "off";
defparam \Mux13~4 .sum_lutc_input = "datac";
defparam \Mux13~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [12]),
	.padio(d3[12]));
// synopsys translate_off
defparam \d3[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \r6|q[12] (
// Equation(s):
// \Mux12~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[12]))) # (!\a1~combout [1] & (\r4|q [12]))))
// \r6|q [12] = DFFEAS(\Mux12~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r4|q [12]),
	.datac(\d3~combout [12]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0 ),
	.regout(\r6|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[12] .lut_mask = "fa44";
defparam \r6|q[12] .operation_mode = "normal";
defparam \r6|q[12] .output_mode = "reg_and_comb";
defparam \r6|q[12] .register_cascade_mode = "off";
defparam \r6|q[12] .sum_lutc_input = "qfbk";
defparam \r6|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \r4|q[12] (
// Equation(s):
// \Mux28~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [12]))) # (!\a2~combout [1] & (B5_q[12]))))
// \r4|q [12] = DFFEAS(\Mux28~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [12]),
	.datad(\r6|q [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~0 ),
	.regout(\r4|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[12] .lut_mask = "dc98";
defparam \r4|q[12] .operation_mode = "normal";
defparam \r4|q[12] .output_mode = "reg_and_comb";
defparam \r4|q[12] .register_cascade_mode = "off";
defparam \r4|q[12] .sum_lutc_input = "qfbk";
defparam \r4|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \r5|q[12] (
// Equation(s):
// \Mux12~1  = (\a1~combout [2] & ((\Mux12~0  & ((\reg7|q [12]))) # (!\Mux12~0  & (B6_q[12])))) # (!\a1~combout [2] & (\Mux12~0 ))
// \r5|q [12] = DFFEAS(\Mux12~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\Mux12~0 ),
	.datac(\d3~combout [12]),
	.datad(\reg7|q [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1 ),
	.regout(\r5|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[12] .lut_mask = "ec64";
defparam \r5|q[12] .operation_mode = "normal";
defparam \r5|q[12] .output_mode = "reg_and_comb";
defparam \r5|q[12] .register_cascade_mode = "off";
defparam \r5|q[12] .sum_lutc_input = "qfbk";
defparam \r5|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \reg7|q[12] (
// Equation(s):
// \Mux28~1  = (\a2~combout [2] & ((\Mux28~0  & ((B8_q[12]))) # (!\Mux28~0  & (\r5|q [12])))) # (!\a2~combout [2] & (((\Mux28~0 ))))
// \reg7|q [12] = DFFEAS(\Mux28~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r5|q [12]),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [12]),
	.datad(\Mux28~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~1 ),
	.regout(\reg7|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[12] .lut_mask = "f388";
defparam \reg7|q[12] .operation_mode = "normal";
defparam \reg7|q[12] .output_mode = "reg_and_comb";
defparam \reg7|q[12] .register_cascade_mode = "off";
defparam \reg7|q[12] .sum_lutc_input = "qfbk";
defparam \reg7|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \r1|q[12] (
// Equation(s):
// \Mux12~2  = (\a1~combout [2] & ((\a1~combout [1]) # ((B2_q[12])))) # (!\a1~combout [2] & (!\a1~combout [1] & ((\r0|q [12]))))
// \r1|q [12] = DFFEAS(\Mux12~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [12]),
	.datad(\r0|q [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~2 ),
	.regout(\r1|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[12] .lut_mask = "b9a8";
defparam \r1|q[12] .operation_mode = "normal";
defparam \r1|q[12] .output_mode = "reg_and_comb";
defparam \r1|q[12] .register_cascade_mode = "off";
defparam \r1|q[12] .sum_lutc_input = "qfbk";
defparam \r1|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \r0|q[12] (
// Equation(s):
// \Mux28~2  = (\a2~combout [1] & (((\a2~combout [2])))) # (!\a2~combout [1] & ((\a2~combout [2] & (\r1|q [12])) # (!\a2~combout [2] & ((B1_q[12])))))
// \r0|q [12] = DFFEAS(\Mux28~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\r1|q [12]),
	.datac(\d3~combout [12]),
	.datad(\a2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~2 ),
	.regout(\r0|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[12] .lut_mask = "ee50";
defparam \r0|q[12] .operation_mode = "normal";
defparam \r0|q[12] .output_mode = "reg_and_comb";
defparam \r0|q[12] .register_cascade_mode = "off";
defparam \r0|q[12] .sum_lutc_input = "qfbk";
defparam \r0|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \r2|q[12] (
// Equation(s):
// \Mux12~3  = (\a1~combout [1] & ((\Mux12~2  & (\r3|q [12])) # (!\Mux12~2  & ((B3_q[12]))))) # (!\a1~combout [1] & (((\Mux12~2 ))))
// \r2|q [12] = DFFEAS(\Mux12~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r3|q [12]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [12]),
	.datad(\Mux12~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~3 ),
	.regout(\r2|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[12] .lut_mask = "bbc0";
defparam \r2|q[12] .operation_mode = "normal";
defparam \r2|q[12] .output_mode = "reg_and_comb";
defparam \r2|q[12] .register_cascade_mode = "off";
defparam \r2|q[12] .sum_lutc_input = "qfbk";
defparam \r2|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \r3|q[12] (
// Equation(s):
// \Mux28~3  = (\Mux28~2  & (((B4_q[12]) # (!\a2~combout [1])))) # (!\Mux28~2  & (\r2|q [12] & ((\a2~combout [1]))))
// \r3|q [12] = DFFEAS(\Mux28~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r2|q [12]),
	.datab(\Mux28~2 ),
	.datac(\d3~combout [12]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~3 ),
	.regout(\r3|q [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[12] .lut_mask = "e2cc";
defparam \r3|q[12] .operation_mode = "normal";
defparam \r3|q[12] .output_mode = "reg_and_comb";
defparam \r3|q[12] .register_cascade_mode = "off";
defparam \r3|q[12] .sum_lutc_input = "qfbk";
defparam \r3|q[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ((\a1~combout [0] & (\Mux12~1 )) # (!\a1~combout [0] & ((\Mux12~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux12~1 ),
	.datac(\a1~combout [0]),
	.datad(\Mux12~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = "cfc0";
defparam \Mux12~4 .operation_mode = "normal";
defparam \Mux12~4 .output_mode = "comb_only";
defparam \Mux12~4 .register_cascade_mode = "off";
defparam \Mux12~4 .sum_lutc_input = "datac";
defparam \Mux12~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [11]),
	.padio(d3[11]));
// synopsys translate_off
defparam \d3[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \r1|q[11] (
// Equation(s):
// \Mux11~2  = (\a1~combout [2] & ((\a1~combout [1]) # ((B2_q[11])))) # (!\a1~combout [2] & (!\a1~combout [1] & ((\r0|q [11]))))
// \r1|q [11] = DFFEAS(\Mux11~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [11]),
	.datad(\r0|q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~2 ),
	.regout(\r1|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[11] .lut_mask = "b9a8";
defparam \r1|q[11] .operation_mode = "normal";
defparam \r1|q[11] .output_mode = "reg_and_comb";
defparam \r1|q[11] .register_cascade_mode = "off";
defparam \r1|q[11] .sum_lutc_input = "qfbk";
defparam \r1|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \r0|q[11] (
// Equation(s):
// \Mux27~2  = (\a2~combout [1] & (\a2~combout [2])) # (!\a2~combout [1] & ((\a2~combout [2] & ((\r1|q [11]))) # (!\a2~combout [2] & (B1_q[11]))))
// \r0|q [11] = DFFEAS(\Mux27~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [11]),
	.datad(\r1|q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~2 ),
	.regout(\r0|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[11] .lut_mask = "dc98";
defparam \r0|q[11] .operation_mode = "normal";
defparam \r0|q[11] .output_mode = "reg_and_comb";
defparam \r0|q[11] .register_cascade_mode = "off";
defparam \r0|q[11] .sum_lutc_input = "qfbk";
defparam \r0|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxv_lcell \r2|q[11] (
// Equation(s):
// \Mux11~3  = (\Mux11~2  & (((\r3|q [11])) # (!\a1~combout [1]))) # (!\Mux11~2  & (\a1~combout [1] & (B3_q[11])))
// \r2|q [11] = DFFEAS(\Mux11~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux11~2 ),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [11]),
	.datad(\r3|q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~3 ),
	.regout(\r2|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[11] .lut_mask = "ea62";
defparam \r2|q[11] .operation_mode = "normal";
defparam \r2|q[11] .output_mode = "reg_and_comb";
defparam \r2|q[11] .register_cascade_mode = "off";
defparam \r2|q[11] .sum_lutc_input = "qfbk";
defparam \r2|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxv_lcell \r3|q[11] (
// Equation(s):
// \Mux27~3  = (\Mux27~2  & (((B4_q[11])) # (!\a2~combout [1]))) # (!\Mux27~2  & (\a2~combout [1] & ((\r2|q [11]))))
// \r3|q [11] = DFFEAS(\Mux27~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux27~2 ),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [11]),
	.datad(\r2|q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~3 ),
	.regout(\r3|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[11] .lut_mask = "e6a2";
defparam \r3|q[11] .operation_mode = "normal";
defparam \r3|q[11] .output_mode = "reg_and_comb";
defparam \r3|q[11] .register_cascade_mode = "off";
defparam \r3|q[11] .sum_lutc_input = "qfbk";
defparam \r3|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \r6|q[11] (
// Equation(s):
// \Mux11~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[11]))) # (!\a1~combout [1] & (\r4|q [11]))))
// \r6|q [11] = DFFEAS(\Mux11~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r4|q [11]),
	.datac(\d3~combout [11]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0 ),
	.regout(\r6|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[11] .lut_mask = "fa44";
defparam \r6|q[11] .operation_mode = "normal";
defparam \r6|q[11] .output_mode = "reg_and_comb";
defparam \r6|q[11] .register_cascade_mode = "off";
defparam \r6|q[11] .sum_lutc_input = "qfbk";
defparam \r6|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \r4|q[11] (
// Equation(s):
// \Mux27~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [11]))) # (!\a2~combout [1] & (B5_q[11]))))
// \r4|q [11] = DFFEAS(\Mux27~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [11]),
	.datad(\r6|q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~0 ),
	.regout(\r4|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[11] .lut_mask = "dc98";
defparam \r4|q[11] .operation_mode = "normal";
defparam \r4|q[11] .output_mode = "reg_and_comb";
defparam \r4|q[11] .register_cascade_mode = "off";
defparam \r4|q[11] .sum_lutc_input = "qfbk";
defparam \r4|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxv_lcell \r5|q[11] (
// Equation(s):
// \Mux11~1  = (\a1~combout [2] & ((\Mux11~0  & (\reg7|q [11])) # (!\Mux11~0  & ((B6_q[11]))))) # (!\a1~combout [2] & (((\Mux11~0 ))))
// \r5|q [11] = DFFEAS(\Mux11~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\reg7|q [11]),
	.datac(\d3~combout [11]),
	.datad(\Mux11~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~1 ),
	.regout(\r5|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[11] .lut_mask = "dda0";
defparam \r5|q[11] .operation_mode = "normal";
defparam \r5|q[11] .output_mode = "reg_and_comb";
defparam \r5|q[11] .register_cascade_mode = "off";
defparam \r5|q[11] .sum_lutc_input = "qfbk";
defparam \r5|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxv_lcell \reg7|q[11] (
// Equation(s):
// \Mux27~1  = (\a2~combout [2] & ((\Mux27~0  & ((B8_q[11]))) # (!\Mux27~0  & (\r5|q [11])))) # (!\a2~combout [2] & (((\Mux27~0 ))))
// \reg7|q [11] = DFFEAS(\Mux27~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r5|q [11]),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [11]),
	.datad(\Mux27~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~1 ),
	.regout(\reg7|q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[11] .lut_mask = "f388";
defparam \reg7|q[11] .operation_mode = "normal";
defparam \reg7|q[11] .output_mode = "reg_and_comb";
defparam \reg7|q[11] .register_cascade_mode = "off";
defparam \reg7|q[11] .sum_lutc_input = "qfbk";
defparam \reg7|q[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ((\a1~combout [0] & ((\Mux11~1 ))) # (!\a1~combout [0] & (\Mux11~3 )))

	.clk(gnd),
	.dataa(\Mux11~3 ),
	.datab(vcc),
	.datac(\a1~combout [0]),
	.datad(\Mux11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = "fa0a";
defparam \Mux11~4 .operation_mode = "normal";
defparam \Mux11~4 .output_mode = "comb_only";
defparam \Mux11~4 .register_cascade_mode = "off";
defparam \Mux11~4 .sum_lutc_input = "datac";
defparam \Mux11~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [10]),
	.padio(d3[10]));
// synopsys translate_off
defparam \d3[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \r6|q[10] (
// Equation(s):
// \Mux10~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[10]))) # (!\a1~combout [1] & (\r4|q [10]))))
// \r6|q [10] = DFFEAS(\Mux10~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r4|q [10]),
	.datac(\d3~combout [10]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0 ),
	.regout(\r6|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[10] .lut_mask = "fa44";
defparam \r6|q[10] .operation_mode = "normal";
defparam \r6|q[10] .output_mode = "reg_and_comb";
defparam \r6|q[10] .register_cascade_mode = "off";
defparam \r6|q[10] .sum_lutc_input = "qfbk";
defparam \r6|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \r4|q[10] (
// Equation(s):
// \Mux26~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [10]))) # (!\a2~combout [1] & (B5_q[10]))))
// \r4|q [10] = DFFEAS(\Mux26~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [10]),
	.datad(\r6|q [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~0 ),
	.regout(\r4|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[10] .lut_mask = "dc98";
defparam \r4|q[10] .operation_mode = "normal";
defparam \r4|q[10] .output_mode = "reg_and_comb";
defparam \r4|q[10] .register_cascade_mode = "off";
defparam \r4|q[10] .sum_lutc_input = "qfbk";
defparam \r4|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxv_lcell \r5|q[10] (
// Equation(s):
// \Mux10~1  = (\a1~combout [2] & ((\Mux10~0  & ((\reg7|q [10]))) # (!\Mux10~0  & (B6_q[10])))) # (!\a1~combout [2] & (\Mux10~0 ))
// \r5|q [10] = DFFEAS(\Mux10~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\Mux10~0 ),
	.datac(\d3~combout [10]),
	.datad(\reg7|q [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~1 ),
	.regout(\r5|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[10] .lut_mask = "ec64";
defparam \r5|q[10] .operation_mode = "normal";
defparam \r5|q[10] .output_mode = "reg_and_comb";
defparam \r5|q[10] .register_cascade_mode = "off";
defparam \r5|q[10] .sum_lutc_input = "qfbk";
defparam \r5|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxv_lcell \reg7|q[10] (
// Equation(s):
// \Mux26~1  = (\a2~combout [2] & ((\Mux26~0  & ((B8_q[10]))) # (!\Mux26~0  & (\r5|q [10])))) # (!\a2~combout [2] & (((\Mux26~0 ))))
// \reg7|q [10] = DFFEAS(\Mux26~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r5|q [10]),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [10]),
	.datad(\Mux26~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~1 ),
	.regout(\reg7|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[10] .lut_mask = "f388";
defparam \reg7|q[10] .operation_mode = "normal";
defparam \reg7|q[10] .output_mode = "reg_and_comb";
defparam \reg7|q[10] .register_cascade_mode = "off";
defparam \reg7|q[10] .sum_lutc_input = "qfbk";
defparam \reg7|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \r1|q[10] (
// Equation(s):
// \Mux10~2  = (\a1~combout [1] & (\a1~combout [2])) # (!\a1~combout [1] & ((\a1~combout [2] & (B2_q[10])) # (!\a1~combout [2] & ((\r0|q [10])))))
// \r1|q [10] = DFFEAS(\Mux10~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [10]),
	.datad(\r0|q [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~2 ),
	.regout(\r1|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[10] .lut_mask = "d9c8";
defparam \r1|q[10] .operation_mode = "normal";
defparam \r1|q[10] .output_mode = "reg_and_comb";
defparam \r1|q[10] .register_cascade_mode = "off";
defparam \r1|q[10] .sum_lutc_input = "qfbk";
defparam \r1|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \r0|q[10] (
// Equation(s):
// \Mux26~2  = (\a2~combout [2] & ((\r1|q [10]) # ((\a2~combout [1])))) # (!\a2~combout [2] & (((B1_q[10] & !\a2~combout [1]))))
// \r0|q [10] = DFFEAS(\Mux26~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r1|q [10]),
	.datac(\d3~combout [10]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~2 ),
	.regout(\r0|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[10] .lut_mask = "aad8";
defparam \r0|q[10] .operation_mode = "normal";
defparam \r0|q[10] .output_mode = "reg_and_comb";
defparam \r0|q[10] .register_cascade_mode = "off";
defparam \r0|q[10] .sum_lutc_input = "qfbk";
defparam \r0|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxv_lcell \r2|q[10] (
// Equation(s):
// \Mux10~3  = (\Mux10~2  & (((\r3|q [10])) # (!\a1~combout [1]))) # (!\Mux10~2  & (\a1~combout [1] & (B3_q[10])))
// \r2|q [10] = DFFEAS(\Mux10~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux10~2 ),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [10]),
	.datad(\r3|q [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~3 ),
	.regout(\r2|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[10] .lut_mask = "ea62";
defparam \r2|q[10] .operation_mode = "normal";
defparam \r2|q[10] .output_mode = "reg_and_comb";
defparam \r2|q[10] .register_cascade_mode = "off";
defparam \r2|q[10] .sum_lutc_input = "qfbk";
defparam \r2|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxv_lcell \r3|q[10] (
// Equation(s):
// \Mux26~3  = (\Mux26~2  & (((B4_q[10]) # (!\a2~combout [1])))) # (!\Mux26~2  & (\r2|q [10] & ((\a2~combout [1]))))
// \r3|q [10] = DFFEAS(\Mux26~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux26~2 ),
	.datab(\r2|q [10]),
	.datac(\d3~combout [10]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~3 ),
	.regout(\r3|q [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[10] .lut_mask = "e4aa";
defparam \r3|q[10] .operation_mode = "normal";
defparam \r3|q[10] .output_mode = "reg_and_comb";
defparam \r3|q[10] .register_cascade_mode = "off";
defparam \r3|q[10] .sum_lutc_input = "qfbk";
defparam \r3|q[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxv_lcell \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ((\a1~combout [0] & (\Mux10~1 )) # (!\a1~combout [0] & ((\Mux10~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux10~1 ),
	.datac(\Mux10~3 ),
	.datad(\a1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = "ccf0";
defparam \Mux10~4 .operation_mode = "normal";
defparam \Mux10~4 .output_mode = "comb_only";
defparam \Mux10~4 .register_cascade_mode = "off";
defparam \Mux10~4 .sum_lutc_input = "datac";
defparam \Mux10~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [9]),
	.padio(d3[9]));
// synopsys translate_off
defparam \d3[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \r0|q[9] (
// Equation(s):
// \Mux25~2  = (\a2~combout [2] & ((\r1|q [9]) # ((\a2~combout [1])))) # (!\a2~combout [2] & (((B1_q[9] & !\a2~combout [1]))))
// \r0|q [9] = DFFEAS(\Mux25~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r1|q [9]),
	.datac(\d3~combout [9]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~2 ),
	.regout(\r0|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[9] .lut_mask = "aad8";
defparam \r0|q[9] .operation_mode = "normal";
defparam \r0|q[9] .output_mode = "reg_and_comb";
defparam \r0|q[9] .register_cascade_mode = "off";
defparam \r0|q[9] .sum_lutc_input = "qfbk";
defparam \r0|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \r1|q[9] (
// Equation(s):
// \Mux9~2  = (\a1~combout [2] & (((B2_q[9]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [9] & ((!\a1~combout [1]))))
// \r1|q [9] = DFFEAS(\Mux9~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r0|q [9]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [9]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~2 ),
	.regout(\r1|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[9] .lut_mask = "cce2";
defparam \r1|q[9] .operation_mode = "normal";
defparam \r1|q[9] .output_mode = "reg_and_comb";
defparam \r1|q[9] .register_cascade_mode = "off";
defparam \r1|q[9] .sum_lutc_input = "qfbk";
defparam \r1|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \r2|q[9] (
// Equation(s):
// \Mux9~3  = (\a1~combout [1] & ((\Mux9~2  & (\r3|q [9])) # (!\Mux9~2  & ((B3_q[9]))))) # (!\a1~combout [1] & (((\Mux9~2 ))))
// \r2|q [9] = DFFEAS(\Mux9~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\r3|q [9]),
	.datac(\d3~combout [9]),
	.datad(\Mux9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~3 ),
	.regout(\r2|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[9] .lut_mask = "dda0";
defparam \r2|q[9] .operation_mode = "normal";
defparam \r2|q[9] .output_mode = "reg_and_comb";
defparam \r2|q[9] .register_cascade_mode = "off";
defparam \r2|q[9] .sum_lutc_input = "qfbk";
defparam \r2|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \r3|q[9] (
// Equation(s):
// \Mux25~3  = (\Mux25~2  & (((B4_q[9]) # (!\a2~combout [1])))) # (!\Mux25~2  & (\r2|q [9] & ((\a2~combout [1]))))
// \r3|q [9] = DFFEAS(\Mux25~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux25~2 ),
	.datab(\r2|q [9]),
	.datac(\d3~combout [9]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~3 ),
	.regout(\r3|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[9] .lut_mask = "e4aa";
defparam \r3|q[9] .operation_mode = "normal";
defparam \r3|q[9] .output_mode = "reg_and_comb";
defparam \r3|q[9] .register_cascade_mode = "off";
defparam \r3|q[9] .sum_lutc_input = "qfbk";
defparam \r3|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \r4|q[9] (
// Equation(s):
// \Mux25~0  = (\a2~combout [2] & (((\a2~combout [1])))) # (!\a2~combout [2] & ((\a2~combout [1] & (\r6|q [9])) # (!\a2~combout [1] & ((B5_q[9])))))
// \r4|q [9] = DFFEAS(\Mux25~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r6|q [9]),
	.datac(\d3~combout [9]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~0 ),
	.regout(\r4|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[9] .lut_mask = "ee50";
defparam \r4|q[9] .operation_mode = "normal";
defparam \r4|q[9] .output_mode = "reg_and_comb";
defparam \r4|q[9] .register_cascade_mode = "off";
defparam \r4|q[9] .sum_lutc_input = "qfbk";
defparam \r4|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \r6|q[9] (
// Equation(s):
// \Mux9~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[9]))) # (!\a1~combout [1] & (\r4|q [9]))))
// \r6|q [9] = DFFEAS(\Mux9~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r4|q [9]),
	.datac(\d3~combout [9]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0 ),
	.regout(\r6|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[9] .lut_mask = "fa44";
defparam \r6|q[9] .operation_mode = "normal";
defparam \r6|q[9] .output_mode = "reg_and_comb";
defparam \r6|q[9] .register_cascade_mode = "off";
defparam \r6|q[9] .sum_lutc_input = "qfbk";
defparam \r6|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxv_lcell \r5|q[9] (
// Equation(s):
// \Mux9~1  = (\a1~combout [2] & ((\Mux9~0  & (\reg7|q [9])) # (!\Mux9~0  & ((B6_q[9]))))) # (!\a1~combout [2] & (((\Mux9~0 ))))
// \r5|q [9] = DFFEAS(\Mux9~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg7|q [9]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [9]),
	.datad(\Mux9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1 ),
	.regout(\r5|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[9] .lut_mask = "bbc0";
defparam \r5|q[9] .operation_mode = "normal";
defparam \r5|q[9] .output_mode = "reg_and_comb";
defparam \r5|q[9] .register_cascade_mode = "off";
defparam \r5|q[9] .sum_lutc_input = "qfbk";
defparam \r5|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxv_lcell \reg7|q[9] (
// Equation(s):
// \Mux25~1  = (\Mux25~0  & (((B8_q[9]) # (!\a2~combout [2])))) # (!\Mux25~0  & (\r5|q [9] & ((\a2~combout [2]))))
// \reg7|q [9] = DFFEAS(\Mux25~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux25~0 ),
	.datab(\r5|q [9]),
	.datac(\d3~combout [9]),
	.datad(\a2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~1 ),
	.regout(\reg7|q [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[9] .lut_mask = "e4aa";
defparam \reg7|q[9] .operation_mode = "normal";
defparam \reg7|q[9] .output_mode = "reg_and_comb";
defparam \reg7|q[9] .register_cascade_mode = "off";
defparam \reg7|q[9] .sum_lutc_input = "qfbk";
defparam \reg7|q[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ((\a1~combout [0] & ((\Mux9~1 ))) # (!\a1~combout [0] & (\Mux9~3 )))

	.clk(gnd),
	.dataa(\Mux9~3 ),
	.datab(vcc),
	.datac(\Mux9~1 ),
	.datad(\a1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = "f0aa";
defparam \Mux9~4 .operation_mode = "normal";
defparam \Mux9~4 .output_mode = "comb_only";
defparam \Mux9~4 .register_cascade_mode = "off";
defparam \Mux9~4 .sum_lutc_input = "datac";
defparam \Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [8]),
	.padio(d3[8]));
// synopsys translate_off
defparam \d3[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \r1|q[8] (
// Equation(s):
// \Mux8~2  = (\a1~combout [2] & (((B2_q[8]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [8] & ((!\a1~combout [1]))))
// \r1|q [8] = DFFEAS(\Mux8~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r0|q [8]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [8]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~2 ),
	.regout(\r1|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[8] .lut_mask = "cce2";
defparam \r1|q[8] .operation_mode = "normal";
defparam \r1|q[8] .output_mode = "reg_and_comb";
defparam \r1|q[8] .register_cascade_mode = "off";
defparam \r1|q[8] .sum_lutc_input = "qfbk";
defparam \r1|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \r0|q[8] (
// Equation(s):
// \Mux24~2  = (\a2~combout [2] & ((\a2~combout [1]) # ((\r1|q [8])))) # (!\a2~combout [2] & (!\a2~combout [1] & (B1_q[8])))
// \r0|q [8] = DFFEAS(\Mux24~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [8]),
	.datad(\r1|q [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~2 ),
	.regout(\r0|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[8] .lut_mask = "ba98";
defparam \r0|q[8] .operation_mode = "normal";
defparam \r0|q[8] .output_mode = "reg_and_comb";
defparam \r0|q[8] .register_cascade_mode = "off";
defparam \r0|q[8] .sum_lutc_input = "qfbk";
defparam \r0|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \r2|q[8] (
// Equation(s):
// \Mux8~3  = (\Mux8~2  & ((\r3|q [8]) # ((!\a1~combout [1])))) # (!\Mux8~2  & (((B3_q[8] & \a1~combout [1]))))
// \r2|q [8] = DFFEAS(\Mux8~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r3|q [8]),
	.datab(\Mux8~2 ),
	.datac(\d3~combout [8]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~3 ),
	.regout(\r2|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[8] .lut_mask = "b8cc";
defparam \r2|q[8] .operation_mode = "normal";
defparam \r2|q[8] .output_mode = "reg_and_comb";
defparam \r2|q[8] .register_cascade_mode = "off";
defparam \r2|q[8] .sum_lutc_input = "qfbk";
defparam \r2|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \r3|q[8] (
// Equation(s):
// \Mux24~3  = (\Mux24~2  & (((B4_q[8]) # (!\a2~combout [1])))) # (!\Mux24~2  & (\r2|q [8] & ((\a2~combout [1]))))
// \r3|q [8] = DFFEAS(\Mux24~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r2|q [8]),
	.datab(\Mux24~2 ),
	.datac(\d3~combout [8]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~3 ),
	.regout(\r3|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[8] .lut_mask = "e2cc";
defparam \r3|q[8] .operation_mode = "normal";
defparam \r3|q[8] .output_mode = "reg_and_comb";
defparam \r3|q[8] .register_cascade_mode = "off";
defparam \r3|q[8] .sum_lutc_input = "qfbk";
defparam \r3|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \r4|q[8] (
// Equation(s):
// \Mux24~0  = (\a2~combout [2] & (((\a2~combout [1])))) # (!\a2~combout [2] & ((\a2~combout [1] & (\r6|q [8])) # (!\a2~combout [1] & ((B5_q[8])))))
// \r4|q [8] = DFFEAS(\Mux24~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r6|q [8]),
	.datac(\d3~combout [8]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~0 ),
	.regout(\r4|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[8] .lut_mask = "ee50";
defparam \r4|q[8] .operation_mode = "normal";
defparam \r4|q[8] .output_mode = "reg_and_comb";
defparam \r4|q[8] .register_cascade_mode = "off";
defparam \r4|q[8] .sum_lutc_input = "qfbk";
defparam \r4|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \r6|q[8] (
// Equation(s):
// \Mux8~0  = (\a1~combout [1] & ((\a1~combout [2]) # ((B7_q[8])))) # (!\a1~combout [1] & (!\a1~combout [2] & ((\r4|q [8]))))
// \r6|q [8] = DFFEAS(\Mux8~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [8]),
	.datad(\r4|q [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0 ),
	.regout(\r6|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[8] .lut_mask = "b9a8";
defparam \r6|q[8] .operation_mode = "normal";
defparam \r6|q[8] .output_mode = "reg_and_comb";
defparam \r6|q[8] .register_cascade_mode = "off";
defparam \r6|q[8] .sum_lutc_input = "qfbk";
defparam \r6|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \r5|q[8] (
// Equation(s):
// \Mux8~1  = (\a1~combout [2] & ((\Mux8~0  & (\reg7|q [8])) # (!\Mux8~0  & ((B6_q[8]))))) # (!\a1~combout [2] & (((\Mux8~0 ))))
// \r5|q [8] = DFFEAS(\Mux8~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\reg7|q [8]),
	.datac(\d3~combout [8]),
	.datad(\Mux8~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~1 ),
	.regout(\r5|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[8] .lut_mask = "dda0";
defparam \r5|q[8] .operation_mode = "normal";
defparam \r5|q[8] .output_mode = "reg_and_comb";
defparam \r5|q[8] .register_cascade_mode = "off";
defparam \r5|q[8] .sum_lutc_input = "qfbk";
defparam \r5|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \reg7|q[8] (
// Equation(s):
// \Mux24~1  = (\Mux24~0  & (((B8_q[8])) # (!\a2~combout [2]))) # (!\Mux24~0  & (\a2~combout [2] & ((\r5|q [8]))))
// \reg7|q [8] = DFFEAS(\Mux24~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux24~0 ),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [8]),
	.datad(\r5|q [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~1 ),
	.regout(\reg7|q [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[8] .lut_mask = "e6a2";
defparam \reg7|q[8] .operation_mode = "normal";
defparam \reg7|q[8] .output_mode = "reg_and_comb";
defparam \reg7|q[8] .register_cascade_mode = "off";
defparam \reg7|q[8] .sum_lutc_input = "qfbk";
defparam \reg7|q[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (\a1~combout [0] & (((\Mux8~1 )))) # (!\a1~combout [0] & (((\Mux8~3 ))))

	.clk(gnd),
	.dataa(\a1~combout [0]),
	.datab(vcc),
	.datac(\Mux8~3 ),
	.datad(\Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = "fa50";
defparam \Mux8~4 .operation_mode = "normal";
defparam \Mux8~4 .output_mode = "comb_only";
defparam \Mux8~4 .register_cascade_mode = "off";
defparam \Mux8~4 .sum_lutc_input = "datac";
defparam \Mux8~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [7]),
	.padio(d3[7]));
// synopsys translate_off
defparam \d3[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \r6|q[7] (
// Equation(s):
// \Mux7~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[7]))) # (!\a1~combout [1] & (\r4|q [7]))))
// \r6|q [7] = DFFEAS(\Mux7~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [7]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [7]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0 ),
	.regout(\r6|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[7] .lut_mask = "fc22";
defparam \r6|q[7] .operation_mode = "normal";
defparam \r6|q[7] .output_mode = "reg_and_comb";
defparam \r6|q[7] .register_cascade_mode = "off";
defparam \r6|q[7] .sum_lutc_input = "qfbk";
defparam \r6|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \r4|q[7] (
// Equation(s):
// \Mux23~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [7]))) # (!\a2~combout [1] & (B5_q[7]))))
// \r4|q [7] = DFFEAS(\Mux23~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [7]),
	.datad(\r6|q [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~0 ),
	.regout(\r4|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[7] .lut_mask = "dc98";
defparam \r4|q[7] .operation_mode = "normal";
defparam \r4|q[7] .output_mode = "reg_and_comb";
defparam \r4|q[7] .register_cascade_mode = "off";
defparam \r4|q[7] .sum_lutc_input = "qfbk";
defparam \r4|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \r5|q[7] (
// Equation(s):
// \Mux7~1  = (\Mux7~0  & ((\reg7|q [7]) # ((!\a1~combout [2])))) # (!\Mux7~0  & (((B6_q[7] & \a1~combout [2]))))
// \r5|q [7] = DFFEAS(\Mux7~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux7~0 ),
	.datab(\reg7|q [7]),
	.datac(\d3~combout [7]),
	.datad(\a1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1 ),
	.regout(\r5|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[7] .lut_mask = "d8aa";
defparam \r5|q[7] .operation_mode = "normal";
defparam \r5|q[7] .output_mode = "reg_and_comb";
defparam \r5|q[7] .register_cascade_mode = "off";
defparam \r5|q[7] .sum_lutc_input = "qfbk";
defparam \r5|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \reg7|q[7] (
// Equation(s):
// \Mux23~1  = (\a2~combout [2] & ((\Mux23~0  & ((B8_q[7]))) # (!\Mux23~0  & (\r5|q [7])))) # (!\a2~combout [2] & (((\Mux23~0 ))))
// \reg7|q [7] = DFFEAS(\Mux23~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r5|q [7]),
	.datac(\d3~combout [7]),
	.datad(\Mux23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~1 ),
	.regout(\reg7|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[7] .lut_mask = "f588";
defparam \reg7|q[7] .operation_mode = "normal";
defparam \reg7|q[7] .output_mode = "reg_and_comb";
defparam \reg7|q[7] .register_cascade_mode = "off";
defparam \reg7|q[7] .sum_lutc_input = "qfbk";
defparam \reg7|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \r0|q[7] (
// Equation(s):
// \Mux23~2  = (\a2~combout [2] & ((\r1|q [7]) # ((\a2~combout [1])))) # (!\a2~combout [2] & (((B1_q[7] & !\a2~combout [1]))))
// \r0|q [7] = DFFEAS(\Mux23~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r1|q [7]),
	.datac(\d3~combout [7]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~2 ),
	.regout(\r0|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[7] .lut_mask = "aad8";
defparam \r0|q[7] .operation_mode = "normal";
defparam \r0|q[7] .output_mode = "reg_and_comb";
defparam \r0|q[7] .register_cascade_mode = "off";
defparam \r0|q[7] .sum_lutc_input = "qfbk";
defparam \r0|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \r1|q[7] (
// Equation(s):
// \Mux7~2  = (\a1~combout [1] & (((\a1~combout [2])))) # (!\a1~combout [1] & ((\a1~combout [2] & ((B2_q[7]))) # (!\a1~combout [2] & (\r0|q [7]))))
// \r1|q [7] = DFFEAS(\Mux7~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\r0|q [7]),
	.datac(\d3~combout [7]),
	.datad(\a1~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~2 ),
	.regout(\r1|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[7] .lut_mask = "fa44";
defparam \r1|q[7] .operation_mode = "normal";
defparam \r1|q[7] .output_mode = "reg_and_comb";
defparam \r1|q[7] .register_cascade_mode = "off";
defparam \r1|q[7] .sum_lutc_input = "qfbk";
defparam \r1|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \r2|q[7] (
// Equation(s):
// \Mux7~3  = (\a1~combout [1] & ((\Mux7~2  & (\r3|q [7])) # (!\Mux7~2  & ((B3_q[7]))))) # (!\a1~combout [1] & (((\Mux7~2 ))))
// \r2|q [7] = DFFEAS(\Mux7~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\r3|q [7]),
	.datac(\d3~combout [7]),
	.datad(\Mux7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~3 ),
	.regout(\r2|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[7] .lut_mask = "dda0";
defparam \r2|q[7] .operation_mode = "normal";
defparam \r2|q[7] .output_mode = "reg_and_comb";
defparam \r2|q[7] .register_cascade_mode = "off";
defparam \r2|q[7] .sum_lutc_input = "qfbk";
defparam \r2|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \r3|q[7] (
// Equation(s):
// \Mux23~3  = (\Mux23~2  & (((B4_q[7])) # (!\a2~combout [1]))) # (!\Mux23~2  & (\a2~combout [1] & ((\r2|q [7]))))
// \r3|q [7] = DFFEAS(\Mux23~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux23~2 ),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [7]),
	.datad(\r2|q [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~3 ),
	.regout(\r3|q [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[7] .lut_mask = "e6a2";
defparam \r3|q[7] .operation_mode = "normal";
defparam \r3|q[7] .output_mode = "reg_and_comb";
defparam \r3|q[7] .register_cascade_mode = "off";
defparam \r3|q[7] .sum_lutc_input = "qfbk";
defparam \r3|q[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\a1~combout [0] & (\Mux7~1 )) # (!\a1~combout [0] & (((\Mux7~3 ))))

	.clk(gnd),
	.dataa(\Mux7~1 ),
	.datab(\a1~combout [0]),
	.datac(vcc),
	.datad(\Mux7~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = "bb88";
defparam \Mux7~4 .operation_mode = "normal";
defparam \Mux7~4 .output_mode = "comb_only";
defparam \Mux7~4 .register_cascade_mode = "off";
defparam \Mux7~4 .sum_lutc_input = "datac";
defparam \Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [6]),
	.padio(d3[6]));
// synopsys translate_off
defparam \d3[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \r6|q[6] (
// Equation(s):
// \Mux6~0  = (\a1~combout [1] & ((\a1~combout [2]) # ((B7_q[6])))) # (!\a1~combout [1] & (!\a1~combout [2] & ((\r4|q [6]))))
// \r6|q [6] = DFFEAS(\Mux6~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [6]),
	.datad(\r4|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0 ),
	.regout(\r6|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[6] .lut_mask = "b9a8";
defparam \r6|q[6] .operation_mode = "normal";
defparam \r6|q[6] .output_mode = "reg_and_comb";
defparam \r6|q[6] .register_cascade_mode = "off";
defparam \r6|q[6] .sum_lutc_input = "qfbk";
defparam \r6|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \r4|q[6] (
// Equation(s):
// \Mux22~0  = (\a2~combout [2] & (((\a2~combout [1])))) # (!\a2~combout [2] & ((\a2~combout [1] & (\r6|q [6])) # (!\a2~combout [1] & ((B5_q[6])))))
// \r4|q [6] = DFFEAS(\Mux22~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r6|q [6]),
	.datac(\d3~combout [6]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~0 ),
	.regout(\r4|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[6] .lut_mask = "ee50";
defparam \r4|q[6] .operation_mode = "normal";
defparam \r4|q[6] .output_mode = "reg_and_comb";
defparam \r4|q[6] .register_cascade_mode = "off";
defparam \r4|q[6] .sum_lutc_input = "qfbk";
defparam \r4|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \r5|q[6] (
// Equation(s):
// \Mux6~1  = (\Mux6~0  & (((\reg7|q [6])) # (!\a1~combout [2]))) # (!\Mux6~0  & (\a1~combout [2] & (B6_q[6])))
// \r5|q [6] = DFFEAS(\Mux6~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux6~0 ),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [6]),
	.datad(\reg7|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1 ),
	.regout(\r5|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[6] .lut_mask = "ea62";
defparam \r5|q[6] .operation_mode = "normal";
defparam \r5|q[6] .output_mode = "reg_and_comb";
defparam \r5|q[6] .register_cascade_mode = "off";
defparam \r5|q[6] .sum_lutc_input = "qfbk";
defparam \r5|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \reg7|q[6] (
// Equation(s):
// \Mux22~1  = (\a2~combout [2] & ((\Mux22~0  & (B8_q[6])) # (!\Mux22~0  & ((\r5|q [6]))))) # (!\a2~combout [2] & (\Mux22~0 ))
// \reg7|q [6] = DFFEAS(\Mux22~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\Mux22~0 ),
	.datac(\d3~combout [6]),
	.datad(\r5|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~1 ),
	.regout(\reg7|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[6] .lut_mask = "e6c4";
defparam \reg7|q[6] .operation_mode = "normal";
defparam \reg7|q[6] .output_mode = "reg_and_comb";
defparam \reg7|q[6] .register_cascade_mode = "off";
defparam \reg7|q[6] .sum_lutc_input = "qfbk";
defparam \reg7|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxv_lcell \r1|q[6] (
// Equation(s):
// \Mux6~2  = (\a1~combout [2] & (((B2_q[6]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [6] & ((!\a1~combout [1]))))
// \r1|q [6] = DFFEAS(\Mux6~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r0|q [6]),
	.datac(\d3~combout [6]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~2 ),
	.regout(\r1|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[6] .lut_mask = "aae4";
defparam \r1|q[6] .operation_mode = "normal";
defparam \r1|q[6] .output_mode = "reg_and_comb";
defparam \r1|q[6] .register_cascade_mode = "off";
defparam \r1|q[6] .sum_lutc_input = "qfbk";
defparam \r1|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxv_lcell \r0|q[6] (
// Equation(s):
// \Mux22~2  = (\a2~combout [2] & ((\a2~combout [1]) # ((\r1|q [6])))) # (!\a2~combout [2] & (!\a2~combout [1] & (B1_q[6])))
// \r0|q [6] = DFFEAS(\Mux22~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [6]),
	.datad(\r1|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~2 ),
	.regout(\r0|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[6] .lut_mask = "ba98";
defparam \r0|q[6] .operation_mode = "normal";
defparam \r0|q[6] .output_mode = "reg_and_comb";
defparam \r0|q[6] .register_cascade_mode = "off";
defparam \r0|q[6] .sum_lutc_input = "qfbk";
defparam \r0|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \r2|q[6] (
// Equation(s):
// \Mux6~3  = (\Mux6~2  & ((\r3|q [6]) # ((!\a1~combout [1])))) # (!\Mux6~2  & (((B3_q[6] & \a1~combout [1]))))
// \r2|q [6] = DFFEAS(\Mux6~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux6~2 ),
	.datab(\r3|q [6]),
	.datac(\d3~combout [6]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~3 ),
	.regout(\r2|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[6] .lut_mask = "d8aa";
defparam \r2|q[6] .operation_mode = "normal";
defparam \r2|q[6] .output_mode = "reg_and_comb";
defparam \r2|q[6] .register_cascade_mode = "off";
defparam \r2|q[6] .sum_lutc_input = "qfbk";
defparam \r2|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \r3|q[6] (
// Equation(s):
// \Mux22~3  = (\Mux22~2  & (((B4_q[6])) # (!\a2~combout [1]))) # (!\Mux22~2  & (\a2~combout [1] & ((\r2|q [6]))))
// \r3|q [6] = DFFEAS(\Mux22~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux22~2 ),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [6]),
	.datad(\r2|q [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~3 ),
	.regout(\r3|q [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[6] .lut_mask = "e6a2";
defparam \r3|q[6] .operation_mode = "normal";
defparam \r3|q[6] .output_mode = "reg_and_comb";
defparam \r3|q[6] .register_cascade_mode = "off";
defparam \r3|q[6] .sum_lutc_input = "qfbk";
defparam \r3|q[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\a1~combout [0] & (\Mux6~1 )) # (!\a1~combout [0] & (((\Mux6~3 ))))

	.clk(gnd),
	.dataa(\Mux6~1 ),
	.datab(\a1~combout [0]),
	.datac(vcc),
	.datad(\Mux6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = "bb88";
defparam \Mux6~4 .operation_mode = "normal";
defparam \Mux6~4 .output_mode = "comb_only";
defparam \Mux6~4 .register_cascade_mode = "off";
defparam \Mux6~4 .sum_lutc_input = "datac";
defparam \Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [5]),
	.padio(d3[5]));
// synopsys translate_off
defparam \d3[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \r6|q[5] (
// Equation(s):
// \Mux5~0  = (\a1~combout [2] & (\a1~combout [1])) # (!\a1~combout [2] & ((\a1~combout [1] & (B7_q[5])) # (!\a1~combout [1] & ((\r4|q [5])))))
// \r6|q [5] = DFFEAS(\Mux5~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [5]),
	.datad(\r4|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0 ),
	.regout(\r6|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[5] .lut_mask = "d9c8";
defparam \r6|q[5] .operation_mode = "normal";
defparam \r6|q[5] .output_mode = "reg_and_comb";
defparam \r6|q[5] .register_cascade_mode = "off";
defparam \r6|q[5] .sum_lutc_input = "qfbk";
defparam \r6|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \r4|q[5] (
// Equation(s):
// \Mux21~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [5]))) # (!\a2~combout [1] & (B5_q[5]))))
// \r4|q [5] = DFFEAS(\Mux21~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [5]),
	.datad(\r6|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~0 ),
	.regout(\r4|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[5] .lut_mask = "dc98";
defparam \r4|q[5] .operation_mode = "normal";
defparam \r4|q[5] .output_mode = "reg_and_comb";
defparam \r4|q[5] .register_cascade_mode = "off";
defparam \r4|q[5] .sum_lutc_input = "qfbk";
defparam \r4|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \r5|q[5] (
// Equation(s):
// \Mux5~1  = (\a1~combout [2] & ((\Mux5~0  & ((\reg7|q [5]))) # (!\Mux5~0  & (B6_q[5])))) # (!\a1~combout [2] & (\Mux5~0 ))
// \r5|q [5] = DFFEAS(\Mux5~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\Mux5~0 ),
	.datac(\d3~combout [5]),
	.datad(\reg7|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1 ),
	.regout(\r5|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[5] .lut_mask = "ec64";
defparam \r5|q[5] .operation_mode = "normal";
defparam \r5|q[5] .output_mode = "reg_and_comb";
defparam \r5|q[5] .register_cascade_mode = "off";
defparam \r5|q[5] .sum_lutc_input = "qfbk";
defparam \r5|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \reg7|q[5] (
// Equation(s):
// \Mux21~1  = (\a2~combout [2] & ((\Mux21~0  & (B8_q[5])) # (!\Mux21~0  & ((\r5|q [5]))))) # (!\a2~combout [2] & (\Mux21~0 ))
// \reg7|q [5] = DFFEAS(\Mux21~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\Mux21~0 ),
	.datac(\d3~combout [5]),
	.datad(\r5|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~1 ),
	.regout(\reg7|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[5] .lut_mask = "e6c4";
defparam \reg7|q[5] .operation_mode = "normal";
defparam \reg7|q[5] .output_mode = "reg_and_comb";
defparam \reg7|q[5] .register_cascade_mode = "off";
defparam \reg7|q[5] .sum_lutc_input = "qfbk";
defparam \reg7|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxv_lcell \r1|q[5] (
// Equation(s):
// \Mux5~2  = (\a1~combout [2] & ((\a1~combout [1]) # ((B2_q[5])))) # (!\a1~combout [2] & (!\a1~combout [1] & ((\r0|q [5]))))
// \r1|q [5] = DFFEAS(\Mux5~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [5]),
	.datad(\r0|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~2 ),
	.regout(\r1|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[5] .lut_mask = "b9a8";
defparam \r1|q[5] .operation_mode = "normal";
defparam \r1|q[5] .output_mode = "reg_and_comb";
defparam \r1|q[5] .register_cascade_mode = "off";
defparam \r1|q[5] .sum_lutc_input = "qfbk";
defparam \r1|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxv_lcell \r0|q[5] (
// Equation(s):
// \Mux21~2  = (\a2~combout [2] & ((\a2~combout [1]) # ((\r1|q [5])))) # (!\a2~combout [2] & (!\a2~combout [1] & (B1_q[5])))
// \r0|q [5] = DFFEAS(\Mux21~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [5]),
	.datad(\r1|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~2 ),
	.regout(\r0|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[5] .lut_mask = "ba98";
defparam \r0|q[5] .operation_mode = "normal";
defparam \r0|q[5] .output_mode = "reg_and_comb";
defparam \r0|q[5] .register_cascade_mode = "off";
defparam \r0|q[5] .sum_lutc_input = "qfbk";
defparam \r0|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \r2|q[5] (
// Equation(s):
// \Mux5~3  = (\a1~combout [1] & ((\Mux5~2  & ((\r3|q [5]))) # (!\Mux5~2  & (B3_q[5])))) # (!\a1~combout [1] & (\Mux5~2 ))
// \r2|q [5] = DFFEAS(\Mux5~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\Mux5~2 ),
	.datac(\d3~combout [5]),
	.datad(\r3|q [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~3 ),
	.regout(\r2|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[5] .lut_mask = "ec64";
defparam \r2|q[5] .operation_mode = "normal";
defparam \r2|q[5] .output_mode = "reg_and_comb";
defparam \r2|q[5] .register_cascade_mode = "off";
defparam \r2|q[5] .sum_lutc_input = "qfbk";
defparam \r2|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \r3|q[5] (
// Equation(s):
// \Mux21~3  = (\Mux21~2  & (((B4_q[5]) # (!\a2~combout [1])))) # (!\Mux21~2  & (\r2|q [5] & ((\a2~combout [1]))))
// \r3|q [5] = DFFEAS(\Mux21~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux21~2 ),
	.datab(\r2|q [5]),
	.datac(\d3~combout [5]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~3 ),
	.regout(\r3|q [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[5] .lut_mask = "e4aa";
defparam \r3|q[5] .operation_mode = "normal";
defparam \r3|q[5] .output_mode = "reg_and_comb";
defparam \r3|q[5] .register_cascade_mode = "off";
defparam \r3|q[5] .sum_lutc_input = "qfbk";
defparam \r3|q[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ((\a1~combout [0] & (\Mux5~1 )) # (!\a1~combout [0] & ((\Mux5~3 ))))

	.clk(gnd),
	.dataa(\Mux5~1 ),
	.datab(vcc),
	.datac(\a1~combout [0]),
	.datad(\Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = "afa0";
defparam \Mux5~4 .operation_mode = "normal";
defparam \Mux5~4 .output_mode = "comb_only";
defparam \Mux5~4 .register_cascade_mode = "off";
defparam \Mux5~4 .sum_lutc_input = "datac";
defparam \Mux5~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [4]),
	.padio(d3[4]));
// synopsys translate_off
defparam \d3[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxv_lcell \r0|q[4] (
// Equation(s):
// \Mux20~2  = (\a2~combout [2] & ((\a2~combout [1]) # ((\r1|q [4])))) # (!\a2~combout [2] & (!\a2~combout [1] & (B1_q[4])))
// \r0|q [4] = DFFEAS(\Mux20~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [4]),
	.datad(\r1|q [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~2 ),
	.regout(\r0|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[4] .lut_mask = "ba98";
defparam \r0|q[4] .operation_mode = "normal";
defparam \r0|q[4] .output_mode = "reg_and_comb";
defparam \r0|q[4] .register_cascade_mode = "off";
defparam \r0|q[4] .sum_lutc_input = "qfbk";
defparam \r0|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxv_lcell \r1|q[4] (
// Equation(s):
// \Mux4~2  = (\a1~combout [2] & (((B2_q[4]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [4] & ((!\a1~combout [1]))))
// \r1|q [4] = DFFEAS(\Mux4~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r0|q [4]),
	.datac(\d3~combout [4]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~2 ),
	.regout(\r1|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[4] .lut_mask = "aae4";
defparam \r1|q[4] .operation_mode = "normal";
defparam \r1|q[4] .output_mode = "reg_and_comb";
defparam \r1|q[4] .register_cascade_mode = "off";
defparam \r1|q[4] .sum_lutc_input = "qfbk";
defparam \r1|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxv_lcell \r2|q[4] (
// Equation(s):
// \Mux4~3  = (\a1~combout [1] & ((\Mux4~2  & (\r3|q [4])) # (!\Mux4~2  & ((B3_q[4]))))) # (!\a1~combout [1] & (((\Mux4~2 ))))
// \r2|q [4] = DFFEAS(\Mux4~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\r3|q [4]),
	.datac(\d3~combout [4]),
	.datad(\Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~3 ),
	.regout(\r2|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[4] .lut_mask = "dda0";
defparam \r2|q[4] .operation_mode = "normal";
defparam \r2|q[4] .output_mode = "reg_and_comb";
defparam \r2|q[4] .register_cascade_mode = "off";
defparam \r2|q[4] .sum_lutc_input = "qfbk";
defparam \r2|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxv_lcell \r3|q[4] (
// Equation(s):
// \Mux20~3  = (\a2~combout [1] & ((\Mux20~2  & (B4_q[4])) # (!\Mux20~2  & ((\r2|q [4]))))) # (!\a2~combout [1] & (\Mux20~2 ))
// \r3|q [4] = DFFEAS(\Mux20~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\Mux20~2 ),
	.datac(\d3~combout [4]),
	.datad(\r2|q [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~3 ),
	.regout(\r3|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[4] .lut_mask = "e6c4";
defparam \r3|q[4] .operation_mode = "normal";
defparam \r3|q[4] .output_mode = "reg_and_comb";
defparam \r3|q[4] .register_cascade_mode = "off";
defparam \r3|q[4] .sum_lutc_input = "qfbk";
defparam \r3|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \r6|q[4] (
// Equation(s):
// \Mux4~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[4]))) # (!\a1~combout [1] & (\r4|q [4]))))
// \r6|q [4] = DFFEAS(\Mux4~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [4]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [4]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0 ),
	.regout(\r6|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[4] .lut_mask = "fc22";
defparam \r6|q[4] .operation_mode = "normal";
defparam \r6|q[4] .output_mode = "reg_and_comb";
defparam \r6|q[4] .register_cascade_mode = "off";
defparam \r6|q[4] .sum_lutc_input = "qfbk";
defparam \r6|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \r4|q[4] (
// Equation(s):
// \Mux20~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [4]))) # (!\a2~combout [1] & (B5_q[4]))))
// \r4|q [4] = DFFEAS(\Mux20~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [4]),
	.datad(\r6|q [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~0 ),
	.regout(\r4|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[4] .lut_mask = "dc98";
defparam \r4|q[4] .operation_mode = "normal";
defparam \r4|q[4] .output_mode = "reg_and_comb";
defparam \r4|q[4] .register_cascade_mode = "off";
defparam \r4|q[4] .sum_lutc_input = "qfbk";
defparam \r4|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \r5|q[4] (
// Equation(s):
// \Mux4~1  = (\a1~combout [2] & ((\Mux4~0  & (\reg7|q [4])) # (!\Mux4~0  & ((B6_q[4]))))) # (!\a1~combout [2] & (((\Mux4~0 ))))
// \r5|q [4] = DFFEAS(\Mux4~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg7|q [4]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [4]),
	.datad(\Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1 ),
	.regout(\r5|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[4] .lut_mask = "bbc0";
defparam \r5|q[4] .operation_mode = "normal";
defparam \r5|q[4] .output_mode = "reg_and_comb";
defparam \r5|q[4] .register_cascade_mode = "off";
defparam \r5|q[4] .sum_lutc_input = "qfbk";
defparam \r5|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \reg7|q[4] (
// Equation(s):
// \Mux20~1  = (\a2~combout [2] & ((\Mux20~0  & ((B8_q[4]))) # (!\Mux20~0  & (\r5|q [4])))) # (!\a2~combout [2] & (((\Mux20~0 ))))
// \reg7|q [4] = DFFEAS(\Mux20~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r5|q [4]),
	.datac(\d3~combout [4]),
	.datad(\Mux20~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~1 ),
	.regout(\reg7|q [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[4] .lut_mask = "f588";
defparam \reg7|q[4] .operation_mode = "normal";
defparam \reg7|q[4] .output_mode = "reg_and_comb";
defparam \reg7|q[4] .register_cascade_mode = "off";
defparam \reg7|q[4] .sum_lutc_input = "qfbk";
defparam \reg7|q[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxv_lcell \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ((\a1~combout [0] & ((\Mux4~1 ))) # (!\a1~combout [0] & (\Mux4~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux4~3 ),
	.datac(\a1~combout [0]),
	.datad(\Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = "fc0c";
defparam \Mux4~4 .operation_mode = "normal";
defparam \Mux4~4 .output_mode = "comb_only";
defparam \Mux4~4 .register_cascade_mode = "off";
defparam \Mux4~4 .sum_lutc_input = "datac";
defparam \Mux4~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [3]),
	.padio(d3[3]));
// synopsys translate_off
defparam \d3[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxv_lcell \r1|q[3] (
// Equation(s):
// \Mux3~2  = (\a1~combout [2] & (((B2_q[3]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [3] & ((!\a1~combout [1]))))
// \r1|q [3] = DFFEAS(\Mux3~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r0|q [3]),
	.datac(\d3~combout [3]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~2 ),
	.regout(\r1|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[3] .lut_mask = "aae4";
defparam \r1|q[3] .operation_mode = "normal";
defparam \r1|q[3] .output_mode = "reg_and_comb";
defparam \r1|q[3] .register_cascade_mode = "off";
defparam \r1|q[3] .sum_lutc_input = "qfbk";
defparam \r1|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxv_lcell \r0|q[3] (
// Equation(s):
// \Mux19~2  = (\a2~combout [2] & ((\a2~combout [1]) # ((\r1|q [3])))) # (!\a2~combout [2] & (!\a2~combout [1] & (B1_q[3])))
// \r0|q [3] = DFFEAS(\Mux19~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [3]),
	.datad(\r1|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~2 ),
	.regout(\r0|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[3] .lut_mask = "ba98";
defparam \r0|q[3] .operation_mode = "normal";
defparam \r0|q[3] .output_mode = "reg_and_comb";
defparam \r0|q[3] .register_cascade_mode = "off";
defparam \r0|q[3] .sum_lutc_input = "qfbk";
defparam \r0|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxv_lcell \r2|q[3] (
// Equation(s):
// \Mux3~3  = (\a1~combout [1] & ((\Mux3~2  & (\r3|q [3])) # (!\Mux3~2  & ((B3_q[3]))))) # (!\a1~combout [1] & (((\Mux3~2 ))))
// \r2|q [3] = DFFEAS(\Mux3~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\r3|q [3]),
	.datac(\d3~combout [3]),
	.datad(\Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~3 ),
	.regout(\r2|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[3] .lut_mask = "dda0";
defparam \r2|q[3] .operation_mode = "normal";
defparam \r2|q[3] .output_mode = "reg_and_comb";
defparam \r2|q[3] .register_cascade_mode = "off";
defparam \r2|q[3] .sum_lutc_input = "qfbk";
defparam \r2|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxv_lcell \r3|q[3] (
// Equation(s):
// \Mux19~3  = (\a2~combout [1] & ((\Mux19~2  & ((B4_q[3]))) # (!\Mux19~2  & (\r2|q [3])))) # (!\a2~combout [1] & (((\Mux19~2 ))))
// \r3|q [3] = DFFEAS(\Mux19~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\r2|q [3]),
	.datac(\d3~combout [3]),
	.datad(\Mux19~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~3 ),
	.regout(\r3|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[3] .lut_mask = "f588";
defparam \r3|q[3] .operation_mode = "normal";
defparam \r3|q[3] .output_mode = "reg_and_comb";
defparam \r3|q[3] .register_cascade_mode = "off";
defparam \r3|q[3] .sum_lutc_input = "qfbk";
defparam \r3|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \r6|q[3] (
// Equation(s):
// \Mux3~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[3]))) # (!\a1~combout [1] & (\r4|q [3]))))
// \r6|q [3] = DFFEAS(\Mux3~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [3]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [3]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0 ),
	.regout(\r6|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[3] .lut_mask = "fc22";
defparam \r6|q[3] .operation_mode = "normal";
defparam \r6|q[3] .output_mode = "reg_and_comb";
defparam \r6|q[3] .register_cascade_mode = "off";
defparam \r6|q[3] .sum_lutc_input = "qfbk";
defparam \r6|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \r4|q[3] (
// Equation(s):
// \Mux19~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [3]))) # (!\a2~combout [1] & (B5_q[3]))))
// \r4|q [3] = DFFEAS(\Mux19~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [3]),
	.datad(\r6|q [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~0 ),
	.regout(\r4|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[3] .lut_mask = "dc98";
defparam \r4|q[3] .operation_mode = "normal";
defparam \r4|q[3] .output_mode = "reg_and_comb";
defparam \r4|q[3] .register_cascade_mode = "off";
defparam \r4|q[3] .sum_lutc_input = "qfbk";
defparam \r4|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \r5|q[3] (
// Equation(s):
// \Mux3~1  = (\a1~combout [2] & ((\Mux3~0  & (\reg7|q [3])) # (!\Mux3~0  & ((B6_q[3]))))) # (!\a1~combout [2] & (((\Mux3~0 ))))
// \r5|q [3] = DFFEAS(\Mux3~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg7|q [3]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [3]),
	.datad(\Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1 ),
	.regout(\r5|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[3] .lut_mask = "bbc0";
defparam \r5|q[3] .operation_mode = "normal";
defparam \r5|q[3] .output_mode = "reg_and_comb";
defparam \r5|q[3] .register_cascade_mode = "off";
defparam \r5|q[3] .sum_lutc_input = "qfbk";
defparam \r5|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \reg7|q[3] (
// Equation(s):
// \Mux19~1  = (\a2~combout [2] & ((\Mux19~0  & ((B8_q[3]))) # (!\Mux19~0  & (\r5|q [3])))) # (!\a2~combout [2] & (((\Mux19~0 ))))
// \reg7|q [3] = DFFEAS(\Mux19~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r5|q [3]),
	.datac(\d3~combout [3]),
	.datad(\Mux19~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~1 ),
	.regout(\reg7|q [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[3] .lut_mask = "f588";
defparam \reg7|q[3] .operation_mode = "normal";
defparam \reg7|q[3] .output_mode = "reg_and_comb";
defparam \reg7|q[3] .register_cascade_mode = "off";
defparam \reg7|q[3] .sum_lutc_input = "qfbk";
defparam \reg7|q[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxv_lcell \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\a1~combout [0] & (((\Mux3~1 )))) # (!\a1~combout [0] & (((\Mux3~3 ))))

	.clk(gnd),
	.dataa(\a1~combout [0]),
	.datab(vcc),
	.datac(\Mux3~3 ),
	.datad(\Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = "fa50";
defparam \Mux3~4 .operation_mode = "normal";
defparam \Mux3~4 .output_mode = "comb_only";
defparam \Mux3~4 .register_cascade_mode = "off";
defparam \Mux3~4 .sum_lutc_input = "datac";
defparam \Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [2]),
	.padio(d3[2]));
// synopsys translate_off
defparam \d3[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \r6|q[2] (
// Equation(s):
// \Mux2~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[2]))) # (!\a1~combout [1] & (\r4|q [2]))))
// \r6|q [2] = DFFEAS(\Mux2~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [2]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [2]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0 ),
	.regout(\r6|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[2] .lut_mask = "fc22";
defparam \r6|q[2] .operation_mode = "normal";
defparam \r6|q[2] .output_mode = "reg_and_comb";
defparam \r6|q[2] .register_cascade_mode = "off";
defparam \r6|q[2] .sum_lutc_input = "qfbk";
defparam \r6|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \r4|q[2] (
// Equation(s):
// \Mux18~0  = (\a2~combout [2] & (((\a2~combout [1])))) # (!\a2~combout [2] & ((\a2~combout [1] & (\r6|q [2])) # (!\a2~combout [1] & ((B5_q[2])))))
// \r4|q [2] = DFFEAS(\Mux18~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r6|q [2]),
	.datac(\d3~combout [2]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~0 ),
	.regout(\r4|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[2] .lut_mask = "ee50";
defparam \r4|q[2] .operation_mode = "normal";
defparam \r4|q[2] .output_mode = "reg_and_comb";
defparam \r4|q[2] .register_cascade_mode = "off";
defparam \r4|q[2] .sum_lutc_input = "qfbk";
defparam \r4|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxv_lcell \r5|q[2] (
// Equation(s):
// \Mux2~1  = (\a1~combout [2] & ((\Mux2~0  & ((\reg7|q [2]))) # (!\Mux2~0  & (B6_q[2])))) # (!\a1~combout [2] & (\Mux2~0 ))
// \r5|q [2] = DFFEAS(\Mux2~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\Mux2~0 ),
	.datac(\d3~combout [2]),
	.datad(\reg7|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1 ),
	.regout(\r5|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[2] .lut_mask = "ec64";
defparam \r5|q[2] .operation_mode = "normal";
defparam \r5|q[2] .output_mode = "reg_and_comb";
defparam \r5|q[2] .register_cascade_mode = "off";
defparam \r5|q[2] .sum_lutc_input = "qfbk";
defparam \r5|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxv_lcell \reg7|q[2] (
// Equation(s):
// \Mux18~1  = (\Mux18~0  & (((B8_q[2])) # (!\a2~combout [2]))) # (!\Mux18~0  & (\a2~combout [2] & ((\r5|q [2]))))
// \reg7|q [2] = DFFEAS(\Mux18~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux18~0 ),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [2]),
	.datad(\r5|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~1 ),
	.regout(\reg7|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[2] .lut_mask = "e6a2";
defparam \reg7|q[2] .operation_mode = "normal";
defparam \reg7|q[2] .output_mode = "reg_and_comb";
defparam \reg7|q[2] .register_cascade_mode = "off";
defparam \reg7|q[2] .sum_lutc_input = "qfbk";
defparam \reg7|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \r1|q[2] (
// Equation(s):
// \Mux2~2  = (\a1~combout [2] & (((B2_q[2]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [2] & ((!\a1~combout [1]))))
// \r1|q [2] = DFFEAS(\Mux2~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r0|q [2]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [2]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~2 ),
	.regout(\r1|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[2] .lut_mask = "cce2";
defparam \r1|q[2] .operation_mode = "normal";
defparam \r1|q[2] .output_mode = "reg_and_comb";
defparam \r1|q[2] .register_cascade_mode = "off";
defparam \r1|q[2] .sum_lutc_input = "qfbk";
defparam \r1|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \r0|q[2] (
// Equation(s):
// \Mux18~2  = (\a2~combout [1] & (((\a2~combout [2])))) # (!\a2~combout [1] & ((\a2~combout [2] & (\r1|q [2])) # (!\a2~combout [2] & ((B1_q[2])))))
// \r0|q [2] = DFFEAS(\Mux18~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [1]),
	.datab(\r1|q [2]),
	.datac(\d3~combout [2]),
	.datad(\a2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~2 ),
	.regout(\r0|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[2] .lut_mask = "ee50";
defparam \r0|q[2] .operation_mode = "normal";
defparam \r0|q[2] .output_mode = "reg_and_comb";
defparam \r0|q[2] .register_cascade_mode = "off";
defparam \r0|q[2] .sum_lutc_input = "qfbk";
defparam \r0|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \r2|q[2] (
// Equation(s):
// \Mux2~3  = (\Mux2~2  & ((\r3|q [2]) # ((!\a1~combout [1])))) # (!\Mux2~2  & (((B3_q[2] & \a1~combout [1]))))
// \r2|q [2] = DFFEAS(\Mux2~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux2~2 ),
	.datab(\r3|q [2]),
	.datac(\d3~combout [2]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~3 ),
	.regout(\r2|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[2] .lut_mask = "d8aa";
defparam \r2|q[2] .operation_mode = "normal";
defparam \r2|q[2] .output_mode = "reg_and_comb";
defparam \r2|q[2] .register_cascade_mode = "off";
defparam \r2|q[2] .sum_lutc_input = "qfbk";
defparam \r2|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \r3|q[2] (
// Equation(s):
// \Mux18~3  = (\Mux18~2  & (((B4_q[2])) # (!\a2~combout [1]))) # (!\Mux18~2  & (\a2~combout [1] & ((\r2|q [2]))))
// \r3|q [2] = DFFEAS(\Mux18~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux18~2 ),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [2]),
	.datad(\r2|q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~3 ),
	.regout(\r3|q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[2] .lut_mask = "e6a2";
defparam \r3|q[2] .operation_mode = "normal";
defparam \r3|q[2] .output_mode = "reg_and_comb";
defparam \r3|q[2] .register_cascade_mode = "off";
defparam \r3|q[2] .sum_lutc_input = "qfbk";
defparam \r3|q[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ((\a1~combout [0] & (\Mux2~1 )) # (!\a1~combout [0] & ((\Mux2~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux2~1 ),
	.datac(\Mux2~3 ),
	.datad(\a1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = "ccf0";
defparam \Mux2~4 .operation_mode = "normal";
defparam \Mux2~4 .output_mode = "comb_only";
defparam \Mux2~4 .register_cascade_mode = "off";
defparam \Mux2~4 .sum_lutc_input = "datac";
defparam \Mux2~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [1]),
	.padio(d3[1]));
// synopsys translate_off
defparam \d3[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \r6|q[1] (
// Equation(s):
// \Mux1~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[1]))) # (!\a1~combout [1] & (\r4|q [1]))))
// \r6|q [1] = DFFEAS(\Mux1~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [1]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [1]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0 ),
	.regout(\r6|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[1] .lut_mask = "fc22";
defparam \r6|q[1] .operation_mode = "normal";
defparam \r6|q[1] .output_mode = "reg_and_comb";
defparam \r6|q[1] .register_cascade_mode = "off";
defparam \r6|q[1] .sum_lutc_input = "qfbk";
defparam \r6|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \r4|q[1] (
// Equation(s):
// \Mux17~0  = (\a2~combout [2] & (\a2~combout [1])) # (!\a2~combout [2] & ((\a2~combout [1] & ((\r6|q [1]))) # (!\a2~combout [1] & (B5_q[1]))))
// \r4|q [1] = DFFEAS(\Mux17~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [1]),
	.datad(\r6|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0 ),
	.regout(\r4|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[1] .lut_mask = "dc98";
defparam \r4|q[1] .operation_mode = "normal";
defparam \r4|q[1] .output_mode = "reg_and_comb";
defparam \r4|q[1] .register_cascade_mode = "off";
defparam \r4|q[1] .sum_lutc_input = "qfbk";
defparam \r4|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \r5|q[1] (
// Equation(s):
// \Mux1~1  = (\Mux1~0  & (((\reg7|q [1])) # (!\a1~combout [2]))) # (!\Mux1~0  & (\a1~combout [2] & (B6_q[1])))
// \r5|q [1] = DFFEAS(\Mux1~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux1~0 ),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [1]),
	.datad(\reg7|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1 ),
	.regout(\r5|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[1] .lut_mask = "ea62";
defparam \r5|q[1] .operation_mode = "normal";
defparam \r5|q[1] .output_mode = "reg_and_comb";
defparam \r5|q[1] .register_cascade_mode = "off";
defparam \r5|q[1] .sum_lutc_input = "qfbk";
defparam \r5|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \reg7|q[1] (
// Equation(s):
// \Mux17~1  = (\Mux17~0  & (((B8_q[1])) # (!\a2~combout [2]))) # (!\Mux17~0  & (\a2~combout [2] & ((\r5|q [1]))))
// \reg7|q [1] = DFFEAS(\Mux17~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux17~0 ),
	.datab(\a2~combout [2]),
	.datac(\d3~combout [1]),
	.datad(\r5|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1 ),
	.regout(\reg7|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[1] .lut_mask = "e6a2";
defparam \reg7|q[1] .operation_mode = "normal";
defparam \reg7|q[1] .output_mode = "reg_and_comb";
defparam \reg7|q[1] .register_cascade_mode = "off";
defparam \reg7|q[1] .sum_lutc_input = "qfbk";
defparam \reg7|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxv_lcell \r1|q[1] (
// Equation(s):
// \Mux1~2  = (\a1~combout [2] & (((B2_q[1]) # (\a1~combout [1])))) # (!\a1~combout [2] & (\r0|q [1] & ((!\a1~combout [1]))))
// \r1|q [1] = DFFEAS(\Mux1~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [2]),
	.datab(\r0|q [1]),
	.datac(\d3~combout [1]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~2 ),
	.regout(\r1|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[1] .lut_mask = "aae4";
defparam \r1|q[1] .operation_mode = "normal";
defparam \r1|q[1] .output_mode = "reg_and_comb";
defparam \r1|q[1] .register_cascade_mode = "off";
defparam \r1|q[1] .sum_lutc_input = "qfbk";
defparam \r1|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxv_lcell \r0|q[1] (
// Equation(s):
// \Mux17~2  = (\a2~combout [2] & ((\a2~combout [1]) # ((\r1|q [1])))) # (!\a2~combout [2] & (!\a2~combout [1] & (B1_q[1])))
// \r0|q [1] = DFFEAS(\Mux17~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [1]),
	.datad(\r1|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~2 ),
	.regout(\r0|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[1] .lut_mask = "ba98";
defparam \r0|q[1] .operation_mode = "normal";
defparam \r0|q[1] .output_mode = "reg_and_comb";
defparam \r0|q[1] .register_cascade_mode = "off";
defparam \r0|q[1] .sum_lutc_input = "qfbk";
defparam \r0|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxv_lcell \r2|q[1] (
// Equation(s):
// \Mux1~3  = (\Mux1~2  & (((\r3|q [1])) # (!\a1~combout [1]))) # (!\Mux1~2  & (\a1~combout [1] & (B3_q[1])))
// \r2|q [1] = DFFEAS(\Mux1~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux1~2 ),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [1]),
	.datad(\r3|q [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~3 ),
	.regout(\r2|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[1] .lut_mask = "ea62";
defparam \r2|q[1] .operation_mode = "normal";
defparam \r2|q[1] .output_mode = "reg_and_comb";
defparam \r2|q[1] .register_cascade_mode = "off";
defparam \r2|q[1] .sum_lutc_input = "qfbk";
defparam \r2|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxv_lcell \r3|q[1] (
// Equation(s):
// \Mux17~3  = (\a2~combout [1] & ((\Mux17~2  & ((B4_q[1]))) # (!\Mux17~2  & (\r2|q [1])))) # (!\a2~combout [1] & (((\Mux17~2 ))))
// \r3|q [1] = DFFEAS(\Mux17~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r2|q [1]),
	.datab(\a2~combout [1]),
	.datac(\d3~combout [1]),
	.datad(\Mux17~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~3 ),
	.regout(\r3|q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[1] .lut_mask = "f388";
defparam \r3|q[1] .operation_mode = "normal";
defparam \r3|q[1] .output_mode = "reg_and_comb";
defparam \r3|q[1] .register_cascade_mode = "off";
defparam \r3|q[1] .sum_lutc_input = "qfbk";
defparam \r3|q[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxv_lcell \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ((\a1~combout [0] & (\Mux1~1 )) # (!\a1~combout [0] & ((\Mux1~3 ))))

	.clk(gnd),
	.dataa(\Mux1~1 ),
	.datab(vcc),
	.datac(\Mux1~3 ),
	.datad(\a1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = "aaf0";
defparam \Mux1~4 .operation_mode = "normal";
defparam \Mux1~4 .output_mode = "comb_only";
defparam \Mux1~4 .register_cascade_mode = "off";
defparam \Mux1~4 .sum_lutc_input = "datac";
defparam \Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \d3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\d3~combout [0]),
	.padio(d3[0]));
// synopsys translate_off
defparam \d3[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \r0|q[0] (
// Equation(s):
// \Mux16~2  = (\a2~combout [2] & ((\r1|q [0]) # ((\a2~combout [1])))) # (!\a2~combout [2] & (((B1_q[0] & !\a2~combout [1]))))
// \r0|q [0] = DFFEAS(\Mux16~2 , GLOBAL(\clk~combout ), VCC, , \enable[0]~6_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r1|q [0]),
	.datac(\d3~combout [0]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[0]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~2 ),
	.regout(\r0|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r0|q[0] .lut_mask = "aad8";
defparam \r0|q[0] .operation_mode = "normal";
defparam \r0|q[0] .output_mode = "reg_and_comb";
defparam \r0|q[0] .register_cascade_mode = "off";
defparam \r0|q[0] .sum_lutc_input = "qfbk";
defparam \r0|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \r1|q[0] (
// Equation(s):
// \Mux0~2  = (\a1~combout [1] & (\a1~combout [2])) # (!\a1~combout [1] & ((\a1~combout [2] & (B2_q[0])) # (!\a1~combout [2] & ((\r0|q [0])))))
// \r1|q [0] = DFFEAS(\Mux0~2 , GLOBAL(\clk~combout ), VCC, , \enable[1]~5_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a1~combout [1]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [0]),
	.datad(\r0|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~2 ),
	.regout(\r1|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r1|q[0] .lut_mask = "d9c8";
defparam \r1|q[0] .operation_mode = "normal";
defparam \r1|q[0] .output_mode = "reg_and_comb";
defparam \r1|q[0] .register_cascade_mode = "off";
defparam \r1|q[0] .sum_lutc_input = "qfbk";
defparam \r1|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxv_lcell \r2|q[0] (
// Equation(s):
// \Mux0~3  = (\a1~combout [1] & ((\Mux0~2  & (\r3|q [0])) # (!\Mux0~2  & ((B3_q[0]))))) # (!\a1~combout [1] & (((\Mux0~2 ))))
// \r2|q [0] = DFFEAS(\Mux0~3 , GLOBAL(\clk~combout ), VCC, , \enable[2]~4_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r3|q [0]),
	.datab(\a1~combout [1]),
	.datac(\d3~combout [0]),
	.datad(\Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~3 ),
	.regout(\r2|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r2|q[0] .lut_mask = "bbc0";
defparam \r2|q[0] .operation_mode = "normal";
defparam \r2|q[0] .output_mode = "reg_and_comb";
defparam \r2|q[0] .register_cascade_mode = "off";
defparam \r2|q[0] .sum_lutc_input = "qfbk";
defparam \r2|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \r3|q[0] (
// Equation(s):
// \Mux16~3  = (\Mux16~2  & (((B4_q[0]) # (!\a2~combout [1])))) # (!\Mux16~2  & (\r2|q [0] & ((\a2~combout [1]))))
// \r3|q [0] = DFFEAS(\Mux16~3 , GLOBAL(\clk~combout ), VCC, , \enable[3]~7_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux16~2 ),
	.datab(\r2|q [0]),
	.datac(\d3~combout [0]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~3 ),
	.regout(\r3|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r3|q[0] .lut_mask = "e4aa";
defparam \r3|q[0] .operation_mode = "normal";
defparam \r3|q[0] .output_mode = "reg_and_comb";
defparam \r3|q[0] .register_cascade_mode = "off";
defparam \r3|q[0] .sum_lutc_input = "qfbk";
defparam \r3|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \r6|q[0] (
// Equation(s):
// \Mux0~0  = (\a1~combout [2] & (((\a1~combout [1])))) # (!\a1~combout [2] & ((\a1~combout [1] & ((B7_q[0]))) # (!\a1~combout [1] & (\r4|q [0]))))
// \r6|q [0] = DFFEAS(\Mux0~0 , GLOBAL(\clk~combout ), VCC, , \enable[6]~1_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\r4|q [0]),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [0]),
	.datad(\a1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[6]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0 ),
	.regout(\r6|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r6|q[0] .lut_mask = "fc22";
defparam \r6|q[0] .operation_mode = "normal";
defparam \r6|q[0] .output_mode = "reg_and_comb";
defparam \r6|q[0] .register_cascade_mode = "off";
defparam \r6|q[0] .sum_lutc_input = "qfbk";
defparam \r6|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \r4|q[0] (
// Equation(s):
// \Mux16~0  = (\a2~combout [2] & (((\a2~combout [1])))) # (!\a2~combout [2] & ((\a2~combout [1] & (\r6|q [0])) # (!\a2~combout [1] & ((B5_q[0])))))
// \r4|q [0] = DFFEAS(\Mux16~0 , GLOBAL(\clk~combout ), VCC, , \enable[4]~2_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\r6|q [0]),
	.datac(\d3~combout [0]),
	.datad(\a2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0 ),
	.regout(\r4|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r4|q[0] .lut_mask = "ee50";
defparam \r4|q[0] .operation_mode = "normal";
defparam \r4|q[0] .output_mode = "reg_and_comb";
defparam \r4|q[0] .register_cascade_mode = "off";
defparam \r4|q[0] .sum_lutc_input = "qfbk";
defparam \r4|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \r5|q[0] (
// Equation(s):
// \Mux0~1  = (\Mux0~0  & (((\reg7|q [0])) # (!\a1~combout [2]))) # (!\Mux0~0  & (\a1~combout [2] & (B6_q[0])))
// \r5|q [0] = DFFEAS(\Mux0~1 , GLOBAL(\clk~combout ), VCC, , \enable[5]~0_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Mux0~0 ),
	.datab(\a1~combout [2]),
	.datac(\d3~combout [0]),
	.datad(\reg7|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1 ),
	.regout(\r5|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r5|q[0] .lut_mask = "ea62";
defparam \r5|q[0] .operation_mode = "normal";
defparam \r5|q[0] .output_mode = "reg_and_comb";
defparam \r5|q[0] .register_cascade_mode = "off";
defparam \r5|q[0] .sum_lutc_input = "qfbk";
defparam \r5|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \reg7|q[0] (
// Equation(s):
// \Mux16~1  = (\a2~combout [2] & ((\Mux16~0  & (B8_q[0])) # (!\Mux16~0  & ((\r5|q [0]))))) # (!\a2~combout [2] & (\Mux16~0 ))
// \reg7|q [0] = DFFEAS(\Mux16~1 , GLOBAL(\clk~combout ), VCC, , \enable[7]~3_combout , \d3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\a2~combout [2]),
	.datab(\Mux16~0 ),
	.datac(\d3~combout [0]),
	.datad(\r5|q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~1 ),
	.regout(\reg7|q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg7|q[0] .lut_mask = "e6c4";
defparam \reg7|q[0] .operation_mode = "normal";
defparam \reg7|q[0] .output_mode = "reg_and_comb";
defparam \reg7|q[0] .register_cascade_mode = "off";
defparam \reg7|q[0] .sum_lutc_input = "qfbk";
defparam \reg7|q[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ((\a1~combout [0] & ((\Mux0~1 ))) # (!\a1~combout [0] & (\Mux0~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux0~3 ),
	.datac(\a1~combout [0]),
	.datad(\Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = "fc0c";
defparam \Mux0~4 .operation_mode = "normal";
defparam \Mux0~4 .output_mode = "comb_only";
defparam \Mux0~4 .register_cascade_mode = "off";
defparam \Mux0~4 .sum_lutc_input = "datac";
defparam \Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \a2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\a2~combout [0]),
	.padio(a2[0]));
// synopsys translate_off
defparam \a2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxv_lcell \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ((\a2~combout [0] & (\Mux31~1 )) # (!\a2~combout [0] & ((\Mux31~3 ))))

	.clk(gnd),
	.dataa(\Mux31~1 ),
	.datab(vcc),
	.datac(\a2~combout [0]),
	.datad(\Mux31~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = "afa0";
defparam \Mux31~4 .operation_mode = "normal";
defparam \Mux31~4 .output_mode = "comb_only";
defparam \Mux31~4 .register_cascade_mode = "off";
defparam \Mux31~4 .sum_lutc_input = "datac";
defparam \Mux31~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ((\a2~combout [0] & ((\Mux30~1 ))) # (!\a2~combout [0] & (\Mux30~3 )))

	.clk(gnd),
	.dataa(\Mux30~3 ),
	.datab(vcc),
	.datac(\a2~combout [0]),
	.datad(\Mux30~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = "fa0a";
defparam \Mux30~4 .operation_mode = "normal";
defparam \Mux30~4 .output_mode = "comb_only";
defparam \Mux30~4 .register_cascade_mode = "off";
defparam \Mux30~4 .sum_lutc_input = "datac";
defparam \Mux30~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxv_lcell \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ((\a2~combout [0] & (\Mux29~1 )) # (!\a2~combout [0] & ((\Mux29~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux29~1 ),
	.datac(\a2~combout [0]),
	.datad(\Mux29~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = "cfc0";
defparam \Mux29~4 .operation_mode = "normal";
defparam \Mux29~4 .output_mode = "comb_only";
defparam \Mux29~4 .register_cascade_mode = "off";
defparam \Mux29~4 .sum_lutc_input = "datac";
defparam \Mux29~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = (\a2~combout [0] & (((\Mux28~1 )))) # (!\a2~combout [0] & (\Mux28~3 ))

	.clk(gnd),
	.dataa(\Mux28~3 ),
	.datab(\Mux28~1 ),
	.datac(\a2~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = "caca";
defparam \Mux28~4 .operation_mode = "normal";
defparam \Mux28~4 .output_mode = "comb_only";
defparam \Mux28~4 .register_cascade_mode = "off";
defparam \Mux28~4 .sum_lutc_input = "datac";
defparam \Mux28~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxv_lcell \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ((\a2~combout [0] & ((\Mux27~1 ))) # (!\a2~combout [0] & (\Mux27~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux27~3 ),
	.datac(\Mux27~1 ),
	.datad(\a2~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = "f0cc";
defparam \Mux27~4 .operation_mode = "normal";
defparam \Mux27~4 .output_mode = "comb_only";
defparam \Mux27~4 .register_cascade_mode = "off";
defparam \Mux27~4 .sum_lutc_input = "datac";
defparam \Mux27~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxv_lcell \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ((\a2~combout [0] & (\Mux26~1 )) # (!\a2~combout [0] & ((\Mux26~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux26~1 ),
	.datac(\Mux26~3 ),
	.datad(\a2~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = "ccf0";
defparam \Mux26~4 .operation_mode = "normal";
defparam \Mux26~4 .output_mode = "comb_only";
defparam \Mux26~4 .register_cascade_mode = "off";
defparam \Mux26~4 .sum_lutc_input = "datac";
defparam \Mux26~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxv_lcell \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ((\a2~combout [0] & ((\Mux25~1 ))) # (!\a2~combout [0] & (\Mux25~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux25~3 ),
	.datac(\Mux25~1 ),
	.datad(\a2~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = "f0cc";
defparam \Mux25~4 .operation_mode = "normal";
defparam \Mux25~4 .output_mode = "comb_only";
defparam \Mux25~4 .register_cascade_mode = "off";
defparam \Mux25~4 .sum_lutc_input = "datac";
defparam \Mux25~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = (\a2~combout [0] & (((\Mux24~1 )))) # (!\a2~combout [0] & (\Mux24~3 ))

	.clk(gnd),
	.dataa(\Mux24~3 ),
	.datab(\Mux24~1 ),
	.datac(\a2~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = "caca";
defparam \Mux24~4 .operation_mode = "normal";
defparam \Mux24~4 .output_mode = "comb_only";
defparam \Mux24~4 .register_cascade_mode = "off";
defparam \Mux24~4 .sum_lutc_input = "datac";
defparam \Mux24~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\a2~combout [0] & (((\Mux23~1 )))) # (!\a2~combout [0] & (\Mux23~3 ))

	.clk(gnd),
	.dataa(\a2~combout [0]),
	.datab(\Mux23~3 ),
	.datac(\Mux23~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = "e4e4";
defparam \Mux23~4 .operation_mode = "normal";
defparam \Mux23~4 .output_mode = "comb_only";
defparam \Mux23~4 .register_cascade_mode = "off";
defparam \Mux23~4 .sum_lutc_input = "datac";
defparam \Mux23~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ((\a2~combout [0] & ((\Mux22~1 ))) # (!\a2~combout [0] & (\Mux22~3 )))

	.clk(gnd),
	.dataa(\Mux22~3 ),
	.datab(vcc),
	.datac(\a2~combout [0]),
	.datad(\Mux22~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = "fa0a";
defparam \Mux22~4 .operation_mode = "normal";
defparam \Mux22~4 .output_mode = "comb_only";
defparam \Mux22~4 .register_cascade_mode = "off";
defparam \Mux22~4 .sum_lutc_input = "datac";
defparam \Mux22~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ((\a2~combout [0] & (\Mux21~1 )) # (!\a2~combout [0] & ((\Mux21~3 ))))

	.clk(gnd),
	.dataa(\Mux21~1 ),
	.datab(vcc),
	.datac(\a2~combout [0]),
	.datad(\Mux21~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = "afa0";
defparam \Mux21~4 .operation_mode = "normal";
defparam \Mux21~4 .output_mode = "comb_only";
defparam \Mux21~4 .register_cascade_mode = "off";
defparam \Mux21~4 .sum_lutc_input = "datac";
defparam \Mux21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = (\a2~combout [0] & (((\Mux20~1 )))) # (!\a2~combout [0] & (((\Mux20~3 ))))

	.clk(gnd),
	.dataa(\a2~combout [0]),
	.datab(vcc),
	.datac(\Mux20~1 ),
	.datad(\Mux20~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = "f5a0";
defparam \Mux20~4 .operation_mode = "normal";
defparam \Mux20~4 .output_mode = "comb_only";
defparam \Mux20~4 .register_cascade_mode = "off";
defparam \Mux20~4 .sum_lutc_input = "datac";
defparam \Mux20~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\a2~combout [0] & (((\Mux19~1 )))) # (!\a2~combout [0] & (\Mux19~3 ))

	.clk(gnd),
	.dataa(\a2~combout [0]),
	.datab(\Mux19~3 ),
	.datac(vcc),
	.datad(\Mux19~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = "ee44";
defparam \Mux19~4 .operation_mode = "normal";
defparam \Mux19~4 .output_mode = "comb_only";
defparam \Mux19~4 .register_cascade_mode = "off";
defparam \Mux19~4 .sum_lutc_input = "datac";
defparam \Mux19~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxv_lcell \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ((\a2~combout [0] & ((\Mux18~1 ))) # (!\a2~combout [0] & (\Mux18~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\a2~combout [0]),
	.datac(\Mux18~3 ),
	.datad(\Mux18~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = "fc30";
defparam \Mux18~4 .operation_mode = "normal";
defparam \Mux18~4 .output_mode = "comb_only";
defparam \Mux18~4 .register_cascade_mode = "off";
defparam \Mux18~4 .sum_lutc_input = "datac";
defparam \Mux18~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ((\a2~combout [0] & ((\Mux17~1 ))) # (!\a2~combout [0] & (\Mux17~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux17~3 ),
	.datac(\a2~combout [0]),
	.datad(\Mux17~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = "fc0c";
defparam \Mux17~4 .operation_mode = "normal";
defparam \Mux17~4 .output_mode = "comb_only";
defparam \Mux17~4 .register_cascade_mode = "off";
defparam \Mux17~4 .sum_lutc_input = "datac";
defparam \Mux17~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\a2~combout [0] & (((\Mux16~1 )))) # (!\a2~combout [0] & (((\Mux16~3 ))))

	.clk(gnd),
	.dataa(\a2~combout [0]),
	.datab(vcc),
	.datac(\Mux16~3 ),
	.datad(\Mux16~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = "fa50";
defparam \Mux16~4 .operation_mode = "normal";
defparam \Mux16~4 .output_mode = "comb_only";
defparam \Mux16~4 .register_cascade_mode = "off";
defparam \Mux16~4 .sum_lutc_input = "datac";
defparam \Mux16~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[15]~I (
	.datain(\Mux15~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[15]));
// synopsys translate_off
defparam \d1[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[14]~I (
	.datain(\Mux14~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[14]));
// synopsys translate_off
defparam \d1[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[13]~I (
	.datain(\Mux13~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[13]));
// synopsys translate_off
defparam \d1[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[12]~I (
	.datain(\Mux12~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[12]));
// synopsys translate_off
defparam \d1[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[11]~I (
	.datain(\Mux11~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[11]));
// synopsys translate_off
defparam \d1[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[10]~I (
	.datain(\Mux10~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[10]));
// synopsys translate_off
defparam \d1[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[9]~I (
	.datain(\Mux9~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[9]));
// synopsys translate_off
defparam \d1[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[8]~I (
	.datain(\Mux8~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[8]));
// synopsys translate_off
defparam \d1[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[7]~I (
	.datain(\Mux7~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[7]));
// synopsys translate_off
defparam \d1[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[6]~I (
	.datain(\Mux6~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[6]));
// synopsys translate_off
defparam \d1[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[5]~I (
	.datain(\Mux5~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[5]));
// synopsys translate_off
defparam \d1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[4]~I (
	.datain(\Mux4~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[4]));
// synopsys translate_off
defparam \d1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[3]~I (
	.datain(\Mux3~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[3]));
// synopsys translate_off
defparam \d1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[2]~I (
	.datain(\Mux2~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[2]));
// synopsys translate_off
defparam \d1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[1]~I (
	.datain(\Mux1~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[1]));
// synopsys translate_off
defparam \d1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d1[0]~I (
	.datain(\Mux0~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d1[0]));
// synopsys translate_off
defparam \d1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[15]~I (
	.datain(\Mux31~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[15]));
// synopsys translate_off
defparam \d2[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[14]~I (
	.datain(\Mux30~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[14]));
// synopsys translate_off
defparam \d2[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[13]~I (
	.datain(\Mux29~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[13]));
// synopsys translate_off
defparam \d2[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[12]~I (
	.datain(\Mux28~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[12]));
// synopsys translate_off
defparam \d2[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[11]~I (
	.datain(\Mux27~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[11]));
// synopsys translate_off
defparam \d2[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[10]~I (
	.datain(\Mux26~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[10]));
// synopsys translate_off
defparam \d2[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[9]~I (
	.datain(\Mux25~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[9]));
// synopsys translate_off
defparam \d2[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[8]~I (
	.datain(\Mux24~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[8]));
// synopsys translate_off
defparam \d2[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[7]~I (
	.datain(\Mux23~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[7]));
// synopsys translate_off
defparam \d2[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[6]~I (
	.datain(\Mux22~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[6]));
// synopsys translate_off
defparam \d2[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[5]~I (
	.datain(\Mux21~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[5]));
// synopsys translate_off
defparam \d2[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[4]~I (
	.datain(\Mux20~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[4]));
// synopsys translate_off
defparam \d2[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[3]~I (
	.datain(\Mux19~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[3]));
// synopsys translate_off
defparam \d2[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[2]~I (
	.datain(\Mux18~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[2]));
// synopsys translate_off
defparam \d2[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[1]~I (
	.datain(\Mux17~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[1]));
// synopsys translate_off
defparam \d2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d2[0]~I (
	.datain(\Mux16~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(d2[0]));
// synopsys translate_off
defparam \d2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[15]~I (
	.datain(\reg7|q [15]),
	.oe(vcc),
	.combout(),
	.padio(R7[15]));
// synopsys translate_off
defparam \R7[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[14]~I (
	.datain(\reg7|q [14]),
	.oe(vcc),
	.combout(),
	.padio(R7[14]));
// synopsys translate_off
defparam \R7[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[13]~I (
	.datain(\reg7|q [13]),
	.oe(vcc),
	.combout(),
	.padio(R7[13]));
// synopsys translate_off
defparam \R7[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[12]~I (
	.datain(\reg7|q [12]),
	.oe(vcc),
	.combout(),
	.padio(R7[12]));
// synopsys translate_off
defparam \R7[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[11]~I (
	.datain(\reg7|q [11]),
	.oe(vcc),
	.combout(),
	.padio(R7[11]));
// synopsys translate_off
defparam \R7[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[10]~I (
	.datain(\reg7|q [10]),
	.oe(vcc),
	.combout(),
	.padio(R7[10]));
// synopsys translate_off
defparam \R7[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[9]~I (
	.datain(\reg7|q [9]),
	.oe(vcc),
	.combout(),
	.padio(R7[9]));
// synopsys translate_off
defparam \R7[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[8]~I (
	.datain(\reg7|q [8]),
	.oe(vcc),
	.combout(),
	.padio(R7[8]));
// synopsys translate_off
defparam \R7[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[7]~I (
	.datain(\reg7|q [7]),
	.oe(vcc),
	.combout(),
	.padio(R7[7]));
// synopsys translate_off
defparam \R7[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[6]~I (
	.datain(\reg7|q [6]),
	.oe(vcc),
	.combout(),
	.padio(R7[6]));
// synopsys translate_off
defparam \R7[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[5]~I (
	.datain(\reg7|q [5]),
	.oe(vcc),
	.combout(),
	.padio(R7[5]));
// synopsys translate_off
defparam \R7[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[4]~I (
	.datain(\reg7|q [4]),
	.oe(vcc),
	.combout(),
	.padio(R7[4]));
// synopsys translate_off
defparam \R7[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[3]~I (
	.datain(\reg7|q [3]),
	.oe(vcc),
	.combout(),
	.padio(R7[3]));
// synopsys translate_off
defparam \R7[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[2]~I (
	.datain(\reg7|q [2]),
	.oe(vcc),
	.combout(),
	.padio(R7[2]));
// synopsys translate_off
defparam \R7[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[1]~I (
	.datain(\reg7|q [1]),
	.oe(vcc),
	.combout(),
	.padio(R7[1]));
// synopsys translate_off
defparam \R7[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \R7[0]~I (
	.datain(\reg7|q [0]),
	.oe(vcc),
	.combout(),
	.padio(R7[0]));
// synopsys translate_off
defparam \R7[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
