// JK flipflop dataflow model verilog
moduel