

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Fri Oct 14 19:15:05 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 3.133 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       90|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|       29|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       29|      171|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_236_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln106_fu_286_p2       |     +    |      0|  0|  15|           6|           6|
    |c_fu_301_p2               |     +    |      0|  0|  12|           4|           1|
    |r_fu_242_p2               |     +    |      0|  0|  12|           1|           4|
    |icmp_ln103_fu_230_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln105_fu_248_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |select_ln103_1_fu_262_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln103_fu_254_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  90|          35|          34|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_r_0_phi_fu_212_p4  |   9|          2|    4|          8|
    |c_0_reg_219                   |   9|          2|    4|          8|
    |indvar_flatten_reg_197        |   9|          2|    7|         14|
    |r_0_reg_208                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  81|         17|   22|         47|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_0_reg_219              |  4|   0|    4|          0|
    |icmp_ln103_reg_318       |  1|   0|    1|          0|
    |indvar_flatten_reg_197   |  7|   0|    7|          0|
    |r_0_reg_208              |  4|   0|    4|          0|
    |select_ln103_1_reg_327   |  4|   0|    4|          0|
    |trunc_ln106_reg_338      |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 29|   0|   29|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|buf_0_address0    | out |    3|  ap_memory |     buf_0    |     array    |
|buf_0_ce0         | out |    1|  ap_memory |     buf_0    |     array    |
|buf_0_we0         | out |    1|  ap_memory |     buf_0    |     array    |
|buf_0_d0          | out |   16|  ap_memory |     buf_0    |     array    |
|buf_1_address0    | out |    3|  ap_memory |     buf_1    |     array    |
|buf_1_ce0         | out |    1|  ap_memory |     buf_1    |     array    |
|buf_1_we0         | out |    1|  ap_memory |     buf_1    |     array    |
|buf_1_d0          | out |   16|  ap_memory |     buf_1    |     array    |
|buf_2_address0    | out |    3|  ap_memory |     buf_2    |     array    |
|buf_2_ce0         | out |    1|  ap_memory |     buf_2    |     array    |
|buf_2_we0         | out |    1|  ap_memory |     buf_2    |     array    |
|buf_2_d0          | out |   16|  ap_memory |     buf_2    |     array    |
|buf_3_address0    | out |    3|  ap_memory |     buf_3    |     array    |
|buf_3_ce0         | out |    1|  ap_memory |     buf_3    |     array    |
|buf_3_we0         | out |    1|  ap_memory |     buf_3    |     array    |
|buf_3_d0          | out |   16|  ap_memory |     buf_3    |     array    |
|buf_4_address0    | out |    3|  ap_memory |     buf_4    |     array    |
|buf_4_ce0         | out |    1|  ap_memory |     buf_4    |     array    |
|buf_4_we0         | out |    1|  ap_memory |     buf_4    |     array    |
|buf_4_d0          | out |   16|  ap_memory |     buf_4    |     array    |
|buf_5_address0    | out |    3|  ap_memory |     buf_5    |     array    |
|buf_5_ce0         | out |    1|  ap_memory |     buf_5    |     array    |
|buf_5_we0         | out |    1|  ap_memory |     buf_5    |     array    |
|buf_5_d0          | out |   16|  ap_memory |     buf_5    |     array    |
|buf_6_address0    | out |    3|  ap_memory |     buf_6    |     array    |
|buf_6_ce0         | out |    1|  ap_memory |     buf_6    |     array    |
|buf_6_we0         | out |    1|  ap_memory |     buf_6    |     array    |
|buf_6_d0          | out |   16|  ap_memory |     buf_6    |     array    |
|buf_7_address0    | out |    3|  ap_memory |     buf_7    |     array    |
|buf_7_ce0         | out |    1|  ap_memory |     buf_7    |     array    |
|buf_7_we0         | out |    1|  ap_memory |     buf_7    |     array    |
|buf_7_d0          | out |   16|  ap_memory |     buf_7    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:103]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %RD_Loop_Col_end ]" [dct.cpp:103]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln103_1, %RD_Loop_Col_end ]" [dct.cpp:103]   --->   Operation 7 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %RD_Loop_Col_end ]"   --->   Operation 8 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.71ns)   --->   "%icmp_ln103 = icmp eq i7 %indvar_flatten, -64" [dct.cpp:103]   --->   Operation 9 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.85ns)   --->   "%add_ln103 = add i7 %indvar_flatten, 1" [dct.cpp:103]   --->   Operation 10 'add' 'add_ln103' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %2, label %RD_Loop_Col_begin" [dct.cpp:103]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.80ns)   --->   "%r = add i4 1, %r_0" [dct.cpp:103]   --->   Operation 12 'add' 'r' <Predicate = (!icmp_ln103)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln105 = icmp eq i4 %c_0, -8" [dct.cpp:105]   --->   Operation 13 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.18ns)   --->   "%select_ln103 = select i1 %icmp_ln105, i4 0, i4 %c_0" [dct.cpp:103]   --->   Operation 14 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.18ns)   --->   "%select_ln103_1 = select i1 %icmp_ln105, i4 %r, i4 %r_0" [dct.cpp:103]   --->   Operation 15 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i4 %select_ln103_1 to i3" [dct.cpp:103]   --->   Operation 16 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln106_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln103, i3 0)" [dct.cpp:103]   --->   Operation 17 'bitconcatenate' 'shl_ln106_mid2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %select_ln103 to i6" [dct.cpp:105]   --->   Operation 18 'zext' 'zext_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln106 = add i6 %zext_ln105, %shl_ln106_mid2" [dct.cpp:106]   --->   Operation 19 'add' 'add_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %add_ln106 to i64" [dct.cpp:106]   --->   Operation 20 'zext' 'zext_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %zext_ln106" [dct.cpp:106]   --->   Operation 21 'getelementptr' 'input_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.29ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.cpp:106]   --->   Operation 22 'load' 'input_load' <Predicate = (!icmp_ln103)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i4 %select_ln103 to i3" [dct.cpp:106]   --->   Operation 23 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.72ns)   --->   "switch i3 %trunc_ln106, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [dct.cpp:106]   --->   Operation 24 'switch' <Predicate = (!icmp_ln103)> <Delay = 0.72>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%c = add i4 %select_ln103, 1" [dct.cpp:105]   --->   Operation 25 'add' 'c' <Predicate = (!icmp_ln103)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)"   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 27 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %select_ln103_1 to i64" [dct.cpp:103]   --->   Operation 28 'zext' 'zext_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [dct.cpp:106]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [dct.cpp:106]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:106]   --->   Operation 31 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.29ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.cpp:106]   --->   Operation 32 'load' 'input_load' <Predicate = (!icmp_ln103)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr [8 x i16]* %buf_6, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 33 'getelementptr' 'buf_6_addr' <Predicate = (trunc_ln106 == 6)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_6_addr, align 2" [dct.cpp:106]   --->   Operation 34 'store' <Predicate = (trunc_ln106 == 6)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 35 'br' <Predicate = (trunc_ln106 == 6)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr [8 x i16]* %buf_5, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 36 'getelementptr' 'buf_5_addr' <Predicate = (trunc_ln106 == 5)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_5_addr, align 2" [dct.cpp:106]   --->   Operation 37 'store' <Predicate = (trunc_ln106 == 5)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 38 'br' <Predicate = (trunc_ln106 == 5)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr [8 x i16]* %buf_4, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 39 'getelementptr' 'buf_4_addr' <Predicate = (trunc_ln106 == 4)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_4_addr, align 2" [dct.cpp:106]   --->   Operation 40 'store' <Predicate = (trunc_ln106 == 4)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 41 'br' <Predicate = (trunc_ln106 == 4)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr [8 x i16]* %buf_3, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 42 'getelementptr' 'buf_3_addr' <Predicate = (trunc_ln106 == 3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_3_addr, align 2" [dct.cpp:106]   --->   Operation 43 'store' <Predicate = (trunc_ln106 == 3)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 44 'br' <Predicate = (trunc_ln106 == 3)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr [8 x i16]* %buf_2, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 45 'getelementptr' 'buf_2_addr' <Predicate = (trunc_ln106 == 2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_2_addr, align 2" [dct.cpp:106]   --->   Operation 46 'store' <Predicate = (trunc_ln106 == 2)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 47 'br' <Predicate = (trunc_ln106 == 2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr [8 x i16]* %buf_1, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 48 'getelementptr' 'buf_1_addr' <Predicate = (trunc_ln106 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_1_addr, align 2" [dct.cpp:106]   --->   Operation 49 'store' <Predicate = (trunc_ln106 == 1)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 50 'br' <Predicate = (trunc_ln106 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr [8 x i16]* %buf_0, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 51 'getelementptr' 'buf_0_addr' <Predicate = (trunc_ln106 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_0_addr, align 2" [dct.cpp:106]   --->   Operation 52 'store' <Predicate = (trunc_ln106 == 0)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 53 'br' <Predicate = (trunc_ln106 == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr [8 x i16]* %buf_7, i64 0, i64 %zext_ln103" [dct.cpp:106]   --->   Operation 54 'getelementptr' 'buf_7_addr' <Predicate = (trunc_ln106 == 7)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "store i16 %input_load, i16* %buf_7_addr, align 2" [dct.cpp:106]   --->   Operation 55 'store' <Predicate = (trunc_ln106 == 7)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %RD_Loop_Col_end" [dct.cpp:106]   --->   Operation 56 'br' <Predicate = (trunc_ln106 == 7)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_2)" [dct.cpp:106]   --->   Operation 57 'specregionend' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 58 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:108]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln103           (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
r_0                (phi              ) [ 00100]
c_0                (phi              ) [ 00100]
icmp_ln103         (icmp             ) [ 00110]
add_ln103          (add              ) [ 01110]
br_ln103           (br               ) [ 00000]
r                  (add              ) [ 00000]
icmp_ln105         (icmp             ) [ 00000]
select_ln103       (select           ) [ 00000]
select_ln103_1     (select           ) [ 01110]
trunc_ln103        (trunc            ) [ 00000]
shl_ln106_mid2     (bitconcatenate   ) [ 00000]
zext_ln105         (zext             ) [ 00000]
add_ln106          (add              ) [ 00000]
zext_ln106         (zext             ) [ 00000]
input_addr         (getelementptr    ) [ 00110]
trunc_ln106        (trunc            ) [ 00110]
switch_ln106       (switch           ) [ 00000]
c                  (add              ) [ 01110]
specloopname_ln0   (specloopname     ) [ 00000]
empty_6            (speclooptripcount) [ 00000]
zext_ln103         (zext             ) [ 00000]
specloopname_ln106 (specloopname     ) [ 00000]
tmp_2              (specregionbegin  ) [ 00000]
specpipeline_ln106 (specpipeline     ) [ 00000]
input_load         (load             ) [ 00000]
buf_6_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_5_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_4_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_3_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_2_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_1_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_0_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
buf_7_addr         (getelementptr    ) [ 00000]
store_ln106        (store            ) [ 00000]
br_ln106           (br               ) [ 00000]
empty              (specregionend    ) [ 00000]
br_ln0             (br               ) [ 01110]
ret_ln108          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf_6_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln106_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buf_5_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln106_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_4_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln106_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buf_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln106_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buf_2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln106_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="buf_1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln106_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="buf_0_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln106_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="buf_7_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln106_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvar_flatten_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="1"/>
<pin id="199" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="r_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="c_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln103_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln103_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="r_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln105_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln103_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln103_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln103_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shl_ln106_mid2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln106_mid2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln105_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln106_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="6" slack="0"/>
<pin id="289" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln106_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln106_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="c_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln103_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln103_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="322" class="1005" name="add_ln103_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="327" class="1005" name="select_ln103_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln103_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="input_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="1"/>
<pin id="335" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln106_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="342" class="1005" name="c_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="79" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="79" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="79" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="79" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="79" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="79" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="79" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="201" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="201" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="212" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="223" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="223" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="248" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="242" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="212" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="254" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="274" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="300"><net_src comp="254" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="254" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="321"><net_src comp="230" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="236" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="330"><net_src comp="262" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="336"><net_src comp="72" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="341"><net_src comp="297" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="301" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="223" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: buf_0 | {3 }
	Port: buf_1 | {3 }
	Port: buf_2 | {3 }
	Port: buf_3 | {3 }
	Port: buf_4 | {3 }
	Port: buf_5 | {3 }
	Port: buf_6 | {3 }
	Port: buf_7 | {3 }
 - Input state : 
	Port: read_data : input_r | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		r : 1
		icmp_ln105 : 1
		select_ln103 : 2
		select_ln103_1 : 2
		trunc_ln103 : 3
		shl_ln106_mid2 : 4
		zext_ln105 : 3
		add_ln106 : 5
		zext_ln106 : 6
		input_addr : 7
		input_load : 8
		trunc_ln106 : 3
		switch_ln106 : 4
		c : 3
	State 3
		buf_6_addr : 1
		store_ln106 : 2
		buf_5_addr : 1
		store_ln106 : 2
		buf_4_addr : 1
		store_ln106 : 2
		buf_3_addr : 1
		store_ln106 : 2
		buf_2_addr : 1
		store_ln106 : 2
		buf_1_addr : 1
		store_ln106 : 2
		buf_0_addr : 1
		store_ln106 : 2
		buf_7_addr : 1
		store_ln106 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln103_fu_236   |    0    |    15   |
|    add   |        r_fu_242       |    0    |    12   |
|          |    add_ln106_fu_286   |    0    |    15   |
|          |        c_fu_301       |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln103_fu_230   |    0    |    11   |
|          |   icmp_ln105_fu_248   |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln103_fu_254  |    0    |    4    |
|          | select_ln103_1_fu_262 |    0    |    4    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln103_fu_270  |    0    |    0    |
|          |   trunc_ln106_fu_297  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate| shl_ln106_mid2_fu_274 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln105_fu_282   |    0    |    0    |
|   zext   |   zext_ln106_fu_292   |    0    |    0    |
|          |   zext_ln103_fu_307   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    82   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln103_reg_322  |    7   |
|      c_0_reg_219     |    4   |
|       c_reg_342      |    4   |
|  icmp_ln103_reg_318  |    1   |
|indvar_flatten_reg_197|    7   |
|  input_addr_reg_333  |    6   |
|      r_0_reg_208     |    4   |
|select_ln103_1_reg_327|    4   |
|  trunc_ln106_reg_338 |    3   |
+----------------------+--------+
|         Total        |   40   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.736  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   40   |   91   |
+-----------+--------+--------+--------+
