fifo1
 ,PCI_CLK,v_PCI_CLK,SYS_2x_CLK,SYS_CLK,SDRAM_CLK,SD_DDR_CLK
Critical Path Slack:,-0.04,0.52,-0.24,-1.56,-0.24,-2.82
Total Negative Slack:,-0.07,0.00,-2.38,-78.10,-2.80,-108.91
Worst Hold Violation:,0.00,0.00,0.00,0.00,-2.79,0.00
Total Hold Violation:,0.00,0.00,0.00,0.00,-161.57,0.00
Design,:,fifo1
Clock/Skew Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
Summary,Table,for,Corner,slow
SDRAM_CLK,"M,D",2852,17,349,1080.11,1107.56,2.08,0.08,6,2
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1910,26,366,1139.33,1259.54,2.31,0.08,7,0
SYS_CLK,G,1714,13,301,955.33,972.86,1.68,0.08,7,0
PCI_CLK,"M,D",386,10,56,168.75,176.12,1.48,0.05,1,1
