<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element ps2_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="avalon_ps2_slave" internal="ps2_0.avalon_ps2_slave" />
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="interrupt" internal="ps2_0.interrupt" />
 <interface
   name="ps2_0_avalon_ps2_command_sink"
   internal="ps2_0.avalon_ps2_command_sink"
   type="avalon_streaming"
   dir="end">
  <port name="ps2_0_command" internal="command" />
  <port name="ps2_0_command_valid" internal="command_valid" />
  <port name="ps2_0_command_ready" internal="command_ready" />
 </interface>
 <interface
   name="ps2_0_avalon_ps2_data_source"
   internal="ps2_0.avalon_ps2_data_source"
   type="avalon_streaming"
   dir="start">
  <port name="ps2_0_data_ready" internal="data_ready" />
  <port name="ps2_0_data" internal="data" />
  <port name="ps2_0_data_valid" internal="data_valid" />
 </interface>
 <interface
   name="ps2_0_external_interface"
   internal="ps2_0.external_interface"
   type="conduit"
   dir="end">
  <port name="ps2_0_PS2_CLK" internal="PS2_CLK" />
  <port name="ps2_0_PS2_DAT" internal="PS2_DAT" />
 </interface>
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="3250000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="ps2_0"
   kind="altera_up_avalon_ps2"
   version="18.0"
   enabled="1"
   autoexport="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="3250000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="avalon_bus_type" value="Streaming" />
 </module>
 <connection kind="clock" version="18.1" start="clk_0.clk" end="ps2_0.clk" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="ps2_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
