Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 21:49:26 2020
| Host         : DESKTOP-OL0AFT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.132       -0.382                      3                  280        0.247        0.000                      0                  280        4.500        0.000                       0                   120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.132       -0.382                      3                  280        0.247        0.000                      0                  280        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 4.063ns (40.647%)  route 5.933ns (59.353%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.725    12.904    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.124    13.028 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.028    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[2]
                         net (fo=1, routed)           0.413    14.021    test_case/M_function_multiply_result[6]
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.302    14.323 r  test_case/M_store_valueOut_q[9]_i_4/O
                         net (fo=1, routed)           0.413    14.736    test_case/M_store_valueOut_q[9]_i_4_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.860 r  test_case/M_store_valueOut_q[9]_i_1/O
                         net (fo=2, routed)           0.341    15.201    M_function_alu_result[9]
    SLICE_X59Y63         FDRE                                         r  M_store_valueOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.503    14.907    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  M_store_valueOut_q_reg[9]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)       -0.061    15.069    M_store_valueOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -15.201    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 4.214ns (41.810%)  route 5.865ns (58.190%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.305    12.484    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.807    13.415    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.813 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.927 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.927    function_alu/function_shifter/function_multiply/result0__49_carry__1_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.149 r  function_alu/function_shifter/function_multiply/result0__49_carry__2/O[0]
                         net (fo=1, routed)           0.299    14.448    test_case/M_function_multiply_result[12]
    SLICE_X59Y68         LUT6 (Prop_lut6_I2_O)        0.299    14.747 r  test_case/M_store_valueOut_q[15]_i_5/O
                         net (fo=2, routed)           0.413    15.160    test_case/M_function_shifter_result[15]
    SLICE_X59Y68         LUT5 (Prop_lut5_I2_O)        0.124    15.284 r  test_case/M_store_valueOut_q[15]_i_2/O
                         net (fo=1, routed)           0.000    15.284    M_function_alu_result[15]
    SLICE_X59Y68         FDRE                                         r  M_store_valueOut_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.498    14.902    clk_IBUF_BUFG
    SLICE_X59Y68         FDRE                                         r  M_store_valueOut_q_reg[15]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X59Y68         FDRE (Setup_fdre_C_D)        0.031    15.156    M_store_valueOut_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 4.216ns (41.782%)  route 5.874ns (58.218%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.305    12.484    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.807    13.415    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.813 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.147 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[1]
                         net (fo=1, routed)           0.415    14.562    test_case/M_function_multiply_result[9]
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.303    14.865 r  test_case/M_store_valueOut_q[12]_i_4/O
                         net (fo=1, routed)           0.306    15.171    test_case/M_store_valueOut_q[12]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.295 r  test_case/M_store_valueOut_q[12]_i_1/O
                         net (fo=2, routed)           0.000    15.295    M_function_alu_result[12]
    SLICE_X62Y67         FDRE                                         r  M_store_valueOut_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501    14.905    clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  M_store_valueOut_q_reg[12]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)        0.032    15.174    M_store_valueOut_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -15.295    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 4.198ns (42.161%)  route 5.759ns (57.839%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.305    12.484    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.807    13.415    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.813 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.126 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[3]
                         net (fo=1, routed)           0.307    14.433    test_case/M_function_multiply_result[11]
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.306    14.739 r  test_case/M_store_valueOut_q[14]_i_4/O
                         net (fo=1, routed)           0.299    15.038    test_case/M_store_valueOut_q[14]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.162 r  test_case/M_store_valueOut_q[14]_i_1/O
                         net (fo=2, routed)           0.000    15.162    M_function_alu_result[14]
    SLICE_X62Y67         FDRE                                         r  M_store_valueOut_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501    14.905    clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  M_store_valueOut_q_reg[14]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)        0.031    15.173    M_store_valueOut_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -15.162    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 4.120ns (41.749%)  route 5.749ns (58.251%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.305    12.484    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.807    13.415    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.813 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.052 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[2]
                         net (fo=1, routed)           0.287    14.339    test_case/M_function_multiply_result[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.302    14.641 r  test_case/M_store_valueOut_q[13]_i_4/O
                         net (fo=1, routed)           0.309    14.950    test_case/M_store_valueOut_q[13]_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.074 r  test_case/M_store_valueOut_q[13]_i_1/O
                         net (fo=2, routed)           0.000    15.074    M_function_alu_result[13]
    SLICE_X58Y67         FDRE                                         r  M_store_valueOut_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.500    14.904    clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  M_store_valueOut_q_reg[13]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.031    15.158    M_store_valueOut_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 4.100ns (41.555%)  route 5.766ns (58.445%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.305    12.484    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.807    13.415    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.813 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.035 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[0]
                         net (fo=1, routed)           0.307    14.342    test_case/M_function_multiply_result[8]
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.299    14.641 r  test_case/M_store_valueOut_q[11]_i_4/O
                         net (fo=1, routed)           0.306    14.947    test_case/M_store_valueOut_q[11]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.071 r  test_case/M_store_valueOut_q[11]_i_1/O
                         net (fo=2, routed)           0.000    15.071    M_function_alu_result[11]
    SLICE_X62Y67         FDRE                                         r  M_store_valueOut_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501    14.905    clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  M_store_valueOut_q_reg[11]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)        0.031    15.173    M_store_valueOut_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 3.925ns (41.131%)  route 5.618ns (58.869%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.425 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.449    11.873    function_alu/function_shifter/function_multiply/result0__26_carry_n_4
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.306    12.179 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.305    12.484    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_11_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.807    13.415    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_2_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    13.853 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[3]
                         net (fo=1, routed)           0.306    14.159    test_case/M_function_multiply_result[7]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.306    14.465 r  test_case/M_store_valueOut_q[10]_i_4/O
                         net (fo=1, routed)           0.159    14.624    test_case/M_store_valueOut_q[10]_i_4_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.748 r  test_case/M_store_valueOut_q[10]_i_1/O
                         net (fo=2, routed)           0.000    14.748    M_function_alu_result[10]
    SLICE_X58Y63         FDRE                                         r  M_store_valueOut_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.503    14.907    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  M_store_valueOut_q_reg[10]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y63         FDRE (Setup_fdre_C_D)        0.031    15.161    M_store_valueOut_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 3.438ns (36.630%)  route 5.948ns (63.370%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[0]/Q
                         net (fo=27, routed)          0.459     6.120    test_case/M_test_case_current_case[0]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.791 r  test_case/result0_carry_i_11/O[2]
                         net (fo=64, routed)          1.155     7.945    function_alu/function_shifter/function_multiply/valueA4[2]
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.302     8.247 r  function_alu/function_shifter/function_multiply/result0_carry__0_i_23/O
                         net (fo=2, routed)           0.753     9.001    function_alu/function_shifter/function_multiply/result0_carry__0_i_23_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.125 r  function_alu/function_shifter/function_multiply/result0_carry__0_i_12/O
                         net (fo=19, routed)          1.065    10.190    test_case/M_function_alu_b[4]
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.124    10.314 r  test_case/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.314    function_alu/M_store_valueOut_q_reg[7]_0[0]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.846 r  function_alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.846    function_alu/result0_carry__0_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.960 r  function_alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.960    function_alu/result0_carry__1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.273 f  function_alu/result0_carry__2/O[3]
                         net (fo=8, routed)           0.703    11.976    function_alu/result0_carry__2_i_7[3]
    SLICE_X56Y67         LUT4 (Prop_lut4_I2_O)        0.306    12.282 f  function_alu/M_store_valueOut_q[0]_i_12/O
                         net (fo=1, routed)           0.161    12.443    function_alu/M_store_valueOut_q[0]_i_12_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I4_O)        0.124    12.567 f  function_alu/M_store_valueOut_q[0]_i_10/O
                         net (fo=1, routed)           0.471    13.037    function_alu/M_store_valueOut_q[0]_i_10_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.161 r  function_alu/M_store_valueOut_q[0]_i_5/O
                         net (fo=3, routed)           0.476    13.637    test_case/M_function_alu_z
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.761 r  test_case/M_store_valueOut_q[0]_i_2/O
                         net (fo=1, routed)           0.361    14.121    test_case/comparison
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.245 r  test_case/M_store_valueOut_q[0]_i_1/O
                         net (fo=2, routed)           0.345    14.591    M_function_alu_result[0]
    SLICE_X52Y67         FDRE                                         r  M_store_valueOut_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  M_store_valueOut_q_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.031    15.030    M_store_valueOut_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 3.475ns (37.248%)  route 5.854ns (62.752%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.773     7.901    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.303     8.204 r  function_alu/function_shifter/function_multiply/result0_carry_i_34/O
                         net (fo=1, routed)           0.279     8.483    function_alu/function_shifter/function_multiply/result0_carry_i_34_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  function_alu/function_shifter/function_multiply/result0_carry_i_18/O
                         net (fo=26, routed)          1.289     9.896    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_14
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.020 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.641    10.661    function_alu/function_shifter/function_multiply/result0__26_carry_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.785 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.785    function_alu/function_shifter/function_multiply/result0__26_carry_i_7_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.012 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[1]
                         net (fo=3, routed)           0.456    11.468    function_alu/function_shifter/function_multiply/result0__26_carry_n_6
    SLICE_X58Y62         LUT4 (Prop_lut4_I2_O)        0.303    11.771 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_14/O
                         net (fo=2, routed)           0.308    12.079    function_alu/function_shifter/function_multiply/result0__49_carry_i_14_n_0
    SLICE_X59Y62         LUT4 (Prop_lut4_I2_O)        0.124    12.203 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_4/O
                         net (fo=2, routed)           0.811    13.014    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_4_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.421 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[1]
                         net (fo=1, routed)           0.521    13.942    test_case/M_function_multiply_result[5]
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.303    14.245 r  test_case/M_store_valueOut_q[8]_i_4/O
                         net (fo=1, routed)           0.165    14.410    test_case/M_store_valueOut_q[8]_i_4_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    14.534 r  test_case/M_store_valueOut_q[8]_i_1/O
                         net (fo=2, routed)           0.000    14.534    M_function_alu_result[8]
    SLICE_X56Y65         FDRE                                         r  M_store_valueOut_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.841    clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  M_store_valueOut_q_reg[8]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)        0.077    15.141    M_store_valueOut_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 3.637ns (39.846%)  route 5.491ns (60.154%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.205    test_case/CLK
    SLICE_X65Y64         FDRE                                         r  test_case/M_current_test_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  test_case/M_current_test_q_reg[2]/Q
                         net (fo=22, routed)          0.611     6.272    test_case/M_test_case_current_case[2]
    SLICE_X63Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  test_case/result0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.396    test_case/result0_carry_i_24_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.794 r  test_case/result0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.794    test_case/result0_carry_i_11_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.128 r  test_case/result0_carry_i_22/O[1]
                         net (fo=64, routed)          0.932     8.059    function_alu/function_shifter/function_multiply/valueA4[5]
    SLICE_X65Y63         LUT6 (Prop_lut6_I0_O)        0.303     8.362 r  function_alu/function_shifter/function_multiply/result0_carry_i_28/O
                         net (fo=2, routed)           0.415     8.777    function_alu/function_shifter/function_multiply/result0_carry_i_28_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  function_alu/function_shifter/function_multiply/result0_carry_i_15/O
                         net (fo=81, routed)          0.758     9.659    function_alu/function_shifter/function_multiply/M_mode_q_reg[0]_3
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.783 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_12/O
                         net (fo=2, routed)           0.514    10.297    function_alu/function_shifter/function_multiply/p3[5]
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.421 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_17/O
                         net (fo=2, routed)           0.417    10.839    function_alu/function_shifter/function_multiply/result0__49_carry_i_17_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I2_O)        0.124    10.963 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_9/O
                         net (fo=2, routed)           0.564    11.527    function_alu/function_shifter/function_multiply/result0__49_carry_i_9_n_0
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.153    11.680 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.593    12.273    function_alu/function_shifter/function_multiply/result0__49_carry_i_1_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.327    12.600 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    12.600    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.001 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    13.001    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.223 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[0]
                         net (fo=1, routed)           0.538    13.761    test_case/M_function_multiply_result[4]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.299    14.060 r  test_case/M_store_valueOut_q[7]_i_4/O
                         net (fo=1, routed)           0.149    14.209    test_case/M_store_valueOut_q[7]_i_4_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  test_case/M_store_valueOut_q[7]_i_1/O
                         net (fo=2, routed)           0.000    14.333    M_function_alu_result[7]
    SLICE_X55Y65         FDRE                                         r  M_store_valueOut_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.840    clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  M_store_valueOut_q_reg[7]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDRE (Setup_fdre_C_D)        0.031    15.094    M_store_valueOut_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.535    reset_cond/CLK
    SLICE_X59Y57         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.852    reset_cond/M_stage_d[2]
    SLICE_X59Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.860     2.050    reset_cond/CLK
    SLICE_X59Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y57         FDSE (Hold_fdse_C_D)         0.070     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.554     1.498    io_display_counter/CLK
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  io_display_counter/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.747    io_display_counter/M_ctr_q_reg_n_0_[11]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    io_display_counter/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     2.012    io_display_counter/CLK
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.105     1.603    io_display_counter/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.554     1.498    io_display_counter/CLK
    SLICE_X55Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  io_display_counter/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.747    io_display_counter/M_ctr_q_reg_n_0_[15]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  io_display_counter/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    io_display_counter/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X55Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     2.011    io_display_counter/CLK
    SLICE_X55Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.105     1.603    io_display_counter/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.500    io_display_counter/CLK
    SLICE_X55Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  io_display_counter/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.749    io_display_counter/M_ctr_q_reg_n_0_[3]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  io_display_counter/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    io_display_counter/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X55Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     2.014    io_display_counter/CLK
    SLICE_X55Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.105     1.605    io_display_counter/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.499    io_display_counter/CLK
    SLICE_X55Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  io_display_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.748    io_display_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  io_display_counter/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    io_display_counter/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X55Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     2.013    io_display_counter/CLK
    SLICE_X55Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.105     1.604    io_display_counter/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.555     1.499    io_display_counter/CLK
    SLICE_X55Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  io_display_counter/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.745    io_display_counter/M_ctr_q_reg_n_0_[4]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  io_display_counter/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    io_display_counter/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X55Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     2.013    io_display_counter/CLK
    SLICE_X55Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.105     1.604    io_display_counter/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.554     1.498    io_display_counter/CLK
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  io_display_counter/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.744    io_display_counter/M_ctr_q_reg_n_0_[8]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    io_display_counter/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     2.012    io_display_counter/CLK
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.105     1.603    io_display_counter/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.554     1.498    io_display_counter/CLK
    SLICE_X55Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  io_display_counter/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.744    io_display_counter/M_ctr_q_reg_n_0_[12]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  io_display_counter/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    io_display_counter/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X55Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     2.011    io_display_counter/CLK
    SLICE_X55Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[12]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.105     1.603    io_display_counter/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.554     1.498    io_display_counter/CLK
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  io_display_counter/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.748    io_display_counter/M_ctr_q_reg_n_0_[10]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    io_display_counter/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     2.012    io_display_counter/CLK
    SLICE_X55Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.105     1.603    io_display_counter/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.500    io_display_counter/CLK
    SLICE_X55Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  io_display_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.109     1.750    io_display_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  io_display_counter/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    io_display_counter/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X55Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     2.014    io_display_counter/CLK
    SLICE_X55Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.105     1.605    io_display_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72   M_io_button_pressed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   M_io_button_pressed_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   M_io_button_pressed_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72   M_io_button_ready_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   M_io_button_ready_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   M_io_button_ready_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   M_mode_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   M_mode_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y69   M_store_alufn_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   test_case/M_test_case_delay_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   test_case/M_test_case_delay_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   test_case/M_test_case_delay_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   test_case/M_test_case_delay_q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   test_case/M_test_case_delay_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y65   M_store_valueOut_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   test_case/M_test_case_delay_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   test_case/M_test_case_delay_q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   test_case/M_test_case_delay_q_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65   M_store_valueOut_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   M_io_button_pressed_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   M_io_button_ready_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   M_store_alufn_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   M_store_alufn_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   M_store_alufn_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   M_store_alufn_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_store_valueB_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y70   io_display_counter/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y70   io_display_counter/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y70   io_display_counter/M_ctr_q_reg[7]/C



