
COE411-Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  0800978c  0800978c  0000a78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a7c  08009a7c  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a7c  08009a7c  0000aa7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a84  08009a84  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a84  08009a84  0000aa84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a88  08009a88  0000aa88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009a8c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bb0  2000006c  08009af8  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c1c  08009af8  0000bc1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e899  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004404  00000000  00000000  00029935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  0002dd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001546  00000000  00000000  0002f868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b5a5  00000000  00000000  00030dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000210ae  00000000  00000000  0005c353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010225b  00000000  00000000  0007d401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f65c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007cc0  00000000  00000000  0017f6a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00187360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009774 	.word	0x08009774

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08009774 	.word	0x08009774

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  xSoundQueue = xQueueCreate(8, sizeof(SoundEvent_t));
 80005b0:	2200      	movs	r2, #0
 80005b2:	2101      	movs	r1, #1
 80005b4:	2008      	movs	r0, #8
 80005b6:	f005 fbf4 	bl	8005da2 <xQueueGenericCreate>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a0d      	ldr	r2, [pc, #52]	@ (80005f4 <MX_FREERTOS_Init+0x48>)
 80005be:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005c0:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <MX_FREERTOS_Init+0x4c>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	480d      	ldr	r0, [pc, #52]	@ (80005fc <MX_FREERTOS_Init+0x50>)
 80005c6:	f005 f96f 	bl	80058a8 <osThreadNew>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <MX_FREERTOS_Init+0x54>)
 80005ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  gameTaskHandle  = osThreadNew(vGameTask,  NULL, &gameTask_attributes);
 80005d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000604 <MX_FREERTOS_Init+0x58>)
 80005d2:	2100      	movs	r1, #0
 80005d4:	480c      	ldr	r0, [pc, #48]	@ (8000608 <MX_FREERTOS_Init+0x5c>)
 80005d6:	f005 f967 	bl	80058a8 <osThreadNew>
 80005da:	4603      	mov	r3, r0
 80005dc:	4a0b      	ldr	r2, [pc, #44]	@ (800060c <MX_FREERTOS_Init+0x60>)
 80005de:	6013      	str	r3, [r2, #0]
  soundTaskHandle = osThreadNew(vSoundTask, NULL, &soundTask_attributes);
 80005e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000610 <MX_FREERTOS_Init+0x64>)
 80005e2:	2100      	movs	r1, #0
 80005e4:	480b      	ldr	r0, [pc, #44]	@ (8000614 <MX_FREERTOS_Init+0x68>)
 80005e6:	f005 f95f 	bl	80058a8 <osThreadNew>
 80005ea:	4603      	mov	r3, r0
 80005ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000618 <MX_FREERTOS_Init+0x6c>)
 80005ee:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	2000008c 	.word	0x2000008c
 80005f8:	08009930 	.word	0x08009930
 80005fc:	0800061d 	.word	0x0800061d
 8000600:	20000094 	.word	0x20000094
 8000604:	080098e8 	.word	0x080098e8
 8000608:	08000acd 	.word	0x08000acd
 800060c:	20000088 	.word	0x20000088
 8000610:	0800990c 	.word	0x0800990c
 8000614:	08000661 	.word	0x08000661
 8000618:	20000090 	.word	0x20000090

0800061c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  for(;;)
  {
    osDelay(1);
 8000624:	2001      	movs	r0, #1
 8000626:	f005 f9d1 	bl	80059cc <osDelay>
 800062a:	e7fb      	b.n	8000624 <StartDefaultTask+0x8>

0800062c <Sound_Send>:

// --- SOUND TASK ------------------------------------------------------------

// Send a sound effect request to the sound task
static void Sound_Send(SfxType_t type)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
    if (!xSoundQueue) return;
 8000636:	4b09      	ldr	r3, [pc, #36]	@ (800065c <Sound_Send+0x30>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d00a      	beq.n	8000654 <Sound_Send+0x28>

    SoundEvent_t ev;
    ev.type = type;
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	733b      	strb	r3, [r7, #12]
    xQueueSend(xSoundQueue, &ev, 0);   // no block if full
 8000642:	4b06      	ldr	r3, [pc, #24]	@ (800065c <Sound_Send+0x30>)
 8000644:	6818      	ldr	r0, [r3, #0]
 8000646:	f107 010c 	add.w	r1, r7, #12
 800064a:	2300      	movs	r3, #0
 800064c:	2200      	movs	r2, #0
 800064e:	f005 fc07 	bl	8005e60 <xQueueGenericSend>
 8000652:	e000      	b.n	8000656 <Sound_Send+0x2a>
    if (!xSoundQueue) return;
 8000654:	bf00      	nop
}
 8000656:	3710      	adds	r7, #16
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	2000008c 	.word	0x2000008c

08000660 <vSoundTask>:

// Sound task: waits for events and plays tones/tunes
void vSoundTask(void *argument)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    SoundEvent_t ev;

    for (;;)
    {
        if (xQueueReceive(xSoundQueue, &ev, portMAX_DELAY) == pdTRUE)
 8000668:	4b27      	ldr	r3, [pc, #156]	@ (8000708 <vSoundTask+0xa8>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f107 010c 	add.w	r1, r7, #12
 8000670:	f04f 32ff 	mov.w	r2, #4294967295
 8000674:	4618      	mov	r0, r3
 8000676:	f005 fd93 	bl	80061a0 <xQueueReceive>
 800067a:	4603      	mov	r3, r0
 800067c:	2b01      	cmp	r3, #1
 800067e:	d1f3      	bne.n	8000668 <vSoundTask+0x8>
        {
            switch (ev.type)
 8000680:	7b3b      	ldrb	r3, [r7, #12]
 8000682:	3b01      	subs	r3, #1
 8000684:	2b03      	cmp	r3, #3
 8000686:	d83d      	bhi.n	8000704 <vSoundTask+0xa4>
 8000688:	a201      	add	r2, pc, #4	@ (adr r2, 8000690 <vSoundTask+0x30>)
 800068a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068e:	bf00      	nop
 8000690:	080006a1 	.word	0x080006a1
 8000694:	080006c1 	.word	0x080006c1
 8000698:	080006e1 	.word	0x080006e1
 800069c:	080006ff 	.word	0x080006ff
            {
            case SFX_START:
                // start jingle
                Buzzer_PlayTone(600, 120);
 80006a0:	2178      	movs	r1, #120	@ 0x78
 80006a2:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80006a6:	f000 f93b 	bl	8000920 <Buzzer_PlayTone>
                Buzzer_PlayTone(800, 120);
 80006aa:	2178      	movs	r1, #120	@ 0x78
 80006ac:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80006b0:	f000 f936 	bl	8000920 <Buzzer_PlayTone>
                Buzzer_PlayTone(1000, 150);
 80006b4:	2196      	movs	r1, #150	@ 0x96
 80006b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006ba:	f000 f931 	bl	8000920 <Buzzer_PlayTone>
                break;
 80006be:	e022      	b.n	8000706 <vSoundTask+0xa6>

            case SFX_SLICE:
                // "shhhk" style fast slice: quick rising notes
                Buzzer_PlayTone(900,  40);
 80006c0:	2128      	movs	r1, #40	@ 0x28
 80006c2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80006c6:	f000 f92b 	bl	8000920 <Buzzer_PlayTone>
                Buzzer_PlayTone(1300, 40);
 80006ca:	2128      	movs	r1, #40	@ 0x28
 80006cc:	f240 5014 	movw	r0, #1300	@ 0x514
 80006d0:	f000 f926 	bl	8000920 <Buzzer_PlayTone>
                Buzzer_PlayTone(1700, 50);
 80006d4:	2132      	movs	r1, #50	@ 0x32
 80006d6:	f240 60a4 	movw	r0, #1700	@ 0x6a4
 80006da:	f000 f921 	bl	8000920 <Buzzer_PlayTone>
                break;
 80006de:	e012      	b.n	8000706 <vSoundTask+0xa6>

            case SFX_MISS:
                // sad descending "you failed" blip
                Buzzer_PlayTone(600,  80);
 80006e0:	2150      	movs	r1, #80	@ 0x50
 80006e2:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80006e6:	f000 f91b 	bl	8000920 <Buzzer_PlayTone>
                Buzzer_PlayTone(400, 100);
 80006ea:	2164      	movs	r1, #100	@ 0x64
 80006ec:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80006f0:	f000 f916 	bl	8000920 <Buzzer_PlayTone>
                Buzzer_PlayTone(0,    60);
 80006f4:	213c      	movs	r1, #60	@ 0x3c
 80006f6:	2000      	movs	r0, #0
 80006f8:	f000 f912 	bl	8000920 <Buzzer_PlayTone>
                break;
 80006fc:	e003      	b.n	8000706 <vSoundTask+0xa6>

            case SFX_GAMEOVER_TUNE:
                // your longer heroic tune
                PlayGameOverTune();
 80006fe:	f000 f82d 	bl	800075c <PlayGameOverTune>
                break;
 8000702:	e000      	b.n	8000706 <vSoundTask+0xa6>

            default:
                break;
 8000704:	bf00      	nop
        if (xQueueReceive(xSoundQueue, &ev, portMAX_DELAY) == pdTRUE)
 8000706:	e7af      	b.n	8000668 <vSoundTask+0x8>
 8000708:	2000008c 	.word	0x2000008c

0800070c <ComputeSliceScore>:

// --- SCORING HELPERS ------------------------------------------------------

// Compute per-slice score + bonus for fast slices
static uint32_t ComputeSliceScore(uint32_t diff_ms)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
    if (diff_ms == 0) return 0;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d101      	bne.n	800071e <ComputeSliceScore+0x12>
 800071a:	2300      	movs	r3, #0
 800071c:	e018      	b.n	8000750 <ComputeSliceScore+0x44>

    // base score: faster = larger (simple 1000/dt)
    uint32_t base = 1000 / diff_ms;
 800071e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	fbb2 f3f3 	udiv	r3, r2, r3
 8000728:	60bb      	str	r3, [r7, #8]
    uint32_t bonus = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]

    // same thresholds as MakeFeedback()
    if (diff_ms <= 80) {
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b50      	cmp	r3, #80	@ 0x50
 8000732:	d802      	bhi.n	800073a <ComputeSliceScore+0x2e>
        bonus = 20;        // LIGHTNING SLAY
 8000734:	2314      	movs	r3, #20
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	e007      	b.n	800074a <ComputeSliceScore+0x3e>
    } else if (diff_ms <= 150) {
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2b96      	cmp	r3, #150	@ 0x96
 800073e:	d802      	bhi.n	8000746 <ComputeSliceScore+0x3a>
        bonus = 10;        // SUPER FAST!
 8000740:	230a      	movs	r3, #10
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	e001      	b.n	800074a <ComputeSliceScore+0x3e>
    } else {
        bonus = 0;         // others: no bonus
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
    }

    return base + bonus;
 800074a:	68ba      	ldr	r2, [r7, #8]
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	4413      	add	r3, r2
}
 8000750:	4618      	mov	r0, r3
 8000752:	3714      	adds	r7, #20
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <PlayGameOverTune>:

// Longer game-over tune so user really feels it's done
static void PlayGameOverTune(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
    // Small heroic-ish melody, about ~1.5s total
    Buzzer_PlayTone(523, 180);  // C5
 8000760:	21b4      	movs	r1, #180	@ 0xb4
 8000762:	f240 200b 	movw	r0, #523	@ 0x20b
 8000766:	f000 f8db 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(587, 180);  // D5
 800076a:	21b4      	movs	r1, #180	@ 0xb4
 800076c:	f240 204b 	movw	r0, #587	@ 0x24b
 8000770:	f000 f8d6 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(659, 180);  // E5
 8000774:	21b4      	movs	r1, #180	@ 0xb4
 8000776:	f240 2093 	movw	r0, #659	@ 0x293
 800077a:	f000 f8d1 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(698, 200);  // F5
 800077e:	21c8      	movs	r1, #200	@ 0xc8
 8000780:	f240 20ba 	movw	r0, #698	@ 0x2ba
 8000784:	f000 f8cc 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(784, 220);  // G5
 8000788:	21dc      	movs	r1, #220	@ 0xdc
 800078a:	f44f 7044 	mov.w	r0, #784	@ 0x310
 800078e:	f000 f8c7 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(659, 180);  // E5
 8000792:	21b4      	movs	r1, #180	@ 0xb4
 8000794:	f240 2093 	movw	r0, #659	@ 0x293
 8000798:	f000 f8c2 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(587, 200);  // D5
 800079c:	21c8      	movs	r1, #200	@ 0xc8
 800079e:	f240 204b 	movw	r0, #587	@ 0x24b
 80007a2:	f000 f8bd 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(523, 260);  // C5 hold
 80007a6:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80007aa:	f240 200b 	movw	r0, #523	@ 0x20b
 80007ae:	f000 f8b7 	bl	8000920 <Buzzer_PlayTone>
    Buzzer_PlayTone(0,   150);  // little pause
 80007b2:	2196      	movs	r1, #150	@ 0x96
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 f8b3 	bl	8000920 <Buzzer_PlayTone>
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <FlashTimesUp>:

// Flash "TIME'S" / "UP!" on the LCD a few times
static void FlashTimesUp(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
    for (int i = 0; i < 6; i++)     // 6 flashes
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	e01a      	b.n	8000802 <FlashTimesUp+0x42>
    {
        LCD_Clear();
 80007cc:	f000 fd91 	bl	80012f2 <LCD_Clear>
        if ((i % 2) == 0) {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d10d      	bne.n	80007f6 <FlashTimesUp+0x36>
            LCD_SetCursor(0, 0);
 80007da:	2100      	movs	r1, #0
 80007dc:	2000      	movs	r0, #0
 80007de:	f000 fd92 	bl	8001306 <LCD_SetCursor>
            LCD_Print("    TIME'S     ");
 80007e2:	480c      	ldr	r0, [pc, #48]	@ (8000814 <FlashTimesUp+0x54>)
 80007e4:	f000 fd70 	bl	80012c8 <LCD_Print>
            LCD_SetCursor(1, 0);
 80007e8:	2100      	movs	r1, #0
 80007ea:	2001      	movs	r0, #1
 80007ec:	f000 fd8b 	bl	8001306 <LCD_SetCursor>
            LCD_Print("      UP!      ");
 80007f0:	4809      	ldr	r0, [pc, #36]	@ (8000818 <FlashTimesUp+0x58>)
 80007f2:	f000 fd69 	bl	80012c8 <LCD_Print>
        }
        vTaskDelay(pdMS_TO_TICKS(200));   // 200 ms on/off
 80007f6:	20c8      	movs	r0, #200	@ 0xc8
 80007f8:	f006 f8c8 	bl	800698c <vTaskDelay>
    for (int i = 0; i < 6; i++)     // 6 flashes
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	3301      	adds	r3, #1
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2b05      	cmp	r3, #5
 8000806:	dde1      	ble.n	80007cc <FlashTimesUp+0xc>
    }
}
 8000808:	bf00      	nop
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	080097b0 	.word	0x080097b0
 8000818:	080097c0 	.word	0x080097c0

0800081c <LCD_PrintCenteredLine1>:


// Center a short message on line 1 (bottom line)
static void LCD_PrintCenteredLine1(const char *msg)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	@ 0x28
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
    char line[17];
    int len = (int)strlen(msg);
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff fcd3 	bl	80001d0 <strlen>
 800082a:	4603      	mov	r3, r0
 800082c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (len > 16) len = 16;
 800082e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000830:	2b10      	cmp	r3, #16
 8000832:	dd01      	ble.n	8000838 <LCD_PrintCenteredLine1+0x1c>
 8000834:	2310      	movs	r3, #16
 8000836:	627b      	str	r3, [r7, #36]	@ 0x24

    // fill with spaces
    for (int i = 0; i < 16; i++) line[i] = ' ';
 8000838:	2300      	movs	r3, #0
 800083a:	623b      	str	r3, [r7, #32]
 800083c:	e008      	b.n	8000850 <LCD_PrintCenteredLine1+0x34>
 800083e:	f107 0208 	add.w	r2, r7, #8
 8000842:	6a3b      	ldr	r3, [r7, #32]
 8000844:	4413      	add	r3, r2
 8000846:	2220      	movs	r2, #32
 8000848:	701a      	strb	r2, [r3, #0]
 800084a:	6a3b      	ldr	r3, [r7, #32]
 800084c:	3301      	adds	r3, #1
 800084e:	623b      	str	r3, [r7, #32]
 8000850:	6a3b      	ldr	r3, [r7, #32]
 8000852:	2b0f      	cmp	r3, #15
 8000854:	ddf3      	ble.n	800083e <LCD_PrintCenteredLine1+0x22>
    line[16] = '\0';
 8000856:	2300      	movs	r3, #0
 8000858:	763b      	strb	r3, [r7, #24]

    int start = (16 - len) / 2;
 800085a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800085c:	f1c3 0310 	rsb	r3, r3, #16
 8000860:	0fda      	lsrs	r2, r3, #31
 8000862:	4413      	add	r3, r2
 8000864:	105b      	asrs	r3, r3, #1
 8000866:	61fb      	str	r3, [r7, #28]
    if (start < 0) start = 0;
 8000868:	69fb      	ldr	r3, [r7, #28]
 800086a:	2b00      	cmp	r3, #0
 800086c:	da01      	bge.n	8000872 <LCD_PrintCenteredLine1+0x56>
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
    if (start + len > 16) start = 16 - len;
 8000872:	69fa      	ldr	r2, [r7, #28]
 8000874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000876:	4413      	add	r3, r2
 8000878:	2b10      	cmp	r3, #16
 800087a:	dd03      	ble.n	8000884 <LCD_PrintCenteredLine1+0x68>
 800087c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800087e:	f1c3 0310 	rsb	r3, r3, #16
 8000882:	61fb      	str	r3, [r7, #28]

    memcpy(&line[start], msg, len);
 8000884:	f107 0208 	add.w	r2, r7, #8
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	4413      	add	r3, r2
 800088c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800088e:	6879      	ldr	r1, [r7, #4]
 8000890:	4618      	mov	r0, r3
 8000892:	f007 ff9c 	bl	80087ce <memcpy>

    LCD_SetCursor(1, 0);
 8000896:	2100      	movs	r1, #0
 8000898:	2001      	movs	r0, #1
 800089a:	f000 fd34 	bl	8001306 <LCD_SetCursor>
    LCD_Print(line);
 800089e:	f107 0308 	add.w	r3, r7, #8
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 fd10 	bl	80012c8 <LCD_Print>
}
 80008a8:	bf00      	nop
 80008aa:	3728      	adds	r7, #40	@ 0x28
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <MakeFeedback>:

// Pick a fun feedback message based on slice speed (diff_ms)
static void MakeFeedback(uint32_t diff_ms, char *outBuf, size_t bufLen)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
    const char *msg;

    if (diff_ms <= 80) {
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2b50      	cmp	r3, #80	@ 0x50
 80008c0:	d802      	bhi.n	80008c8 <MakeFeedback+0x18>
        msg = "LIGHTNING SLAY";
 80008c2:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <MakeFeedback+0x58>)
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	e014      	b.n	80008f2 <MakeFeedback+0x42>
    } else if (diff_ms <= 150) {
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	2b96      	cmp	r3, #150	@ 0x96
 80008cc:	d802      	bhi.n	80008d4 <MakeFeedback+0x24>
        msg = "SUPER FAST!";
 80008ce:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MakeFeedback+0x5c>)
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	e00e      	b.n	80008f2 <MakeFeedback+0x42>
    } else if (diff_ms <= 250) {
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	2bfa      	cmp	r3, #250	@ 0xfa
 80008d8:	d802      	bhi.n	80008e0 <MakeFeedback+0x30>
        msg = "Nice & clean";
 80008da:	4b0d      	ldr	r3, [pc, #52]	@ (8000910 <MakeFeedback+0x60>)
 80008dc:	617b      	str	r3, [r7, #20]
 80008de:	e008      	b.n	80008f2 <MakeFeedback+0x42>
    } else if (diff_ms <= 400) {
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80008e6:	d802      	bhi.n	80008ee <MakeFeedback+0x3e>
        msg = "Getting there";
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <MakeFeedback+0x64>)
 80008ea:	617b      	str	r3, [r7, #20]
 80008ec:	e001      	b.n	80008f2 <MakeFeedback+0x42>
    } else {
        msg = "SLOW SLICE :(";
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MakeFeedback+0x68>)
 80008f0:	617b      	str	r3, [r7, #20]
    }

    // copy into buffer (max 16 chars)
    snprintf(outBuf, bufLen, "%s", msg);
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	4a09      	ldr	r2, [pc, #36]	@ (800091c <MakeFeedback+0x6c>)
 80008f6:	6879      	ldr	r1, [r7, #4]
 80008f8:	68b8      	ldr	r0, [r7, #8]
 80008fa:	f007 fe73 	bl	80085e4 <sniprintf>
}
 80008fe:	bf00      	nop
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	080097d0 	.word	0x080097d0
 800090c:	080097e0 	.word	0x080097e0
 8000910:	080097ec 	.word	0x080097ec
 8000914:	080097fc 	.word	0x080097fc
 8000918:	0800980c 	.word	0x0800980c
 800091c:	0800981c 	.word	0x0800981c

08000920 <Buzzer_PlayTone>:


/* --- BUZZER HELPER -------------------------------------------------------- */
static void Buzzer_PlayTone(uint32_t freq_hz, uint32_t dur_ms)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	6039      	str	r1, [r7, #0]
    if (freq_hz == 0) {
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d110      	bne.n	8000952 <Buzzer_PlayTone+0x32>
        __HAL_TIM_SET_COMPARE(BUZZER_TIM, BUZZER_CHANNEL, 0);
 8000930:	4b23      	ldr	r3, [pc, #140]	@ (80009c0 <Buzzer_PlayTone+0xa0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	2200      	movs	r2, #0
 8000936:	635a      	str	r2, [r3, #52]	@ 0x34
        vTaskDelay(pdMS_TO_TICKS(dur_ms));
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800093e:	fb02 f303 	mul.w	r3, r2, r3
 8000942:	4a20      	ldr	r2, [pc, #128]	@ (80009c4 <Buzzer_PlayTone+0xa4>)
 8000944:	fba2 2303 	umull	r2, r3, r2, r3
 8000948:	099b      	lsrs	r3, r3, #6
 800094a:	4618      	mov	r0, r3
 800094c:	f006 f81e 	bl	800698c <vTaskDelay>
        return;
 8000950:	e033      	b.n	80009ba <Buzzer_PlayTone+0x9a>
    }

    uint32_t timer_clk = 1000000; // 1 MHz after prescaler
 8000952:	4b1d      	ldr	r3, [pc, #116]	@ (80009c8 <Buzzer_PlayTone+0xa8>)
 8000954:	60fb      	str	r3, [r7, #12]
    uint32_t period    = timer_clk / freq_hz;
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	fbb2 f3f3 	udiv	r3, r2, r3
 800095e:	617b      	str	r3, [r7, #20]
    if (period == 0) period = 1;
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d101      	bne.n	800096a <Buzzer_PlayTone+0x4a>
 8000966:	2301      	movs	r3, #1
 8000968:	617b      	str	r3, [r7, #20]

    __HAL_TIM_SET_AUTORELOAD(BUZZER_TIM, period - 1);
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <Buzzer_PlayTone+0xa0>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	697a      	ldr	r2, [r7, #20]
 8000970:	3a01      	subs	r2, #1
 8000972:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	3b01      	subs	r3, #1
 8000978:	4a11      	ldr	r2, [pc, #68]	@ (80009c0 <Buzzer_PlayTone+0xa0>)
 800097a:	60d3      	str	r3, [r2, #12]

    // ~8% duty cycle so it's not super loud
    uint32_t duty = period / 12;
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	4a13      	ldr	r2, [pc, #76]	@ (80009cc <Buzzer_PlayTone+0xac>)
 8000980:	fba2 2303 	umull	r2, r3, r2, r3
 8000984:	08db      	lsrs	r3, r3, #3
 8000986:	613b      	str	r3, [r7, #16]
    if (duty < 1) duty = 1;
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d101      	bne.n	8000992 <Buzzer_PlayTone+0x72>
 800098e:	2301      	movs	r3, #1
 8000990:	613b      	str	r3, [r7, #16]
    __HAL_TIM_SET_COMPARE(BUZZER_TIM, BUZZER_CHANNEL, duty);
 8000992:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <Buzzer_PlayTone+0xa0>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	635a      	str	r2, [r3, #52]	@ 0x34

    vTaskDelay(pdMS_TO_TICKS(dur_ms));
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009a0:	fb02 f303 	mul.w	r3, r2, r3
 80009a4:	4a07      	ldr	r2, [pc, #28]	@ (80009c4 <Buzzer_PlayTone+0xa4>)
 80009a6:	fba2 2303 	umull	r2, r3, r2, r3
 80009aa:	099b      	lsrs	r3, r3, #6
 80009ac:	4618      	mov	r0, r3
 80009ae:	f005 ffed 	bl	800698c <vTaskDelay>

    __HAL_TIM_SET_COMPARE(BUZZER_TIM, BUZZER_CHANNEL, 0);
 80009b2:	4b03      	ldr	r3, [pc, #12]	@ (80009c0 <Buzzer_PlayTone+0xa0>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	2200      	movs	r2, #0
 80009b8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000f0 	.word	0x200000f0
 80009c4:	10624dd3 	.word	0x10624dd3
 80009c8:	000f4240 	.word	0x000f4240
 80009cc:	aaaaaaab 	.word	0xaaaaaaab

080009d0 <LCD_DrawTimer>:
 * Draws "Xs" centered on line 0 (top line).
 * Example for 30:
 *   "      30s       "
 */
static void LCD_DrawTimer(uint32_t seconds)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b08c      	sub	sp, #48	@ 0x30
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
    char timerStr[8];
    char line[17];
    int  len, start;

    snprintf(timerStr, sizeof(timerStr), "%lus", (unsigned long)seconds);
 80009d8:	f107 001c 	add.w	r0, r7, #28
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a26      	ldr	r2, [pc, #152]	@ (8000a78 <LCD_DrawTimer+0xa8>)
 80009e0:	2108      	movs	r1, #8
 80009e2:	f007 fdff 	bl	80085e4 <sniprintf>
    len   = (int)strlen(timerStr);
 80009e6:	f107 031c 	add.w	r3, r7, #28
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fbf0 	bl	80001d0 <strlen>
 80009f0:	4603      	mov	r3, r0
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (len > 16) len = 16;
 80009f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009f6:	2b10      	cmp	r3, #16
 80009f8:	dd01      	ble.n	80009fe <LCD_DrawTimer+0x2e>
 80009fa:	2310      	movs	r3, #16
 80009fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // fill line with spaces
    for (int i = 0; i < 16; i++) line[i] = ' ';
 80009fe:	2300      	movs	r3, #0
 8000a00:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a02:	e008      	b.n	8000a16 <LCD_DrawTimer+0x46>
 8000a04:	f107 0208 	add.w	r2, r7, #8
 8000a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a0a:	4413      	add	r3, r2
 8000a0c:	2220      	movs	r2, #32
 8000a0e:	701a      	strb	r2, [r3, #0]
 8000a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a12:	3301      	adds	r3, #1
 8000a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a18:	2b0f      	cmp	r3, #15
 8000a1a:	ddf3      	ble.n	8000a04 <LCD_DrawTimer+0x34>
    line[16] = '\0';
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	763b      	strb	r3, [r7, #24]

    // center the timer string
    start = (16 - len) / 2;
 8000a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a22:	f1c3 0310 	rsb	r3, r3, #16
 8000a26:	0fda      	lsrs	r2, r3, #31
 8000a28:	4413      	add	r3, r2
 8000a2a:	105b      	asrs	r3, r3, #1
 8000a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (start < 0) start = 0;
 8000a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	da01      	bge.n	8000a38 <LCD_DrawTimer+0x68>
 8000a34:	2300      	movs	r3, #0
 8000a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (start + len > 16) start = 16 - len;
 8000a38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a3c:	4413      	add	r3, r2
 8000a3e:	2b10      	cmp	r3, #16
 8000a40:	dd03      	ble.n	8000a4a <LCD_DrawTimer+0x7a>
 8000a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a44:	f1c3 0310 	rsb	r3, r3, #16
 8000a48:	62bb      	str	r3, [r7, #40]	@ 0x28

    memcpy(&line[start], timerStr, len);
 8000a4a:	f107 0208 	add.w	r2, r7, #8
 8000a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a50:	4413      	add	r3, r2
 8000a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a54:	f107 011c 	add.w	r1, r7, #28
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f007 feb8 	bl	80087ce <memcpy>

    LCD_SetCursor(0, 0);
 8000a5e:	2100      	movs	r1, #0
 8000a60:	2000      	movs	r0, #0
 8000a62:	f000 fc50 	bl	8001306 <LCD_SetCursor>
    LCD_Print(line);
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 fc2c 	bl	80012c8 <LCD_Print>
}
 8000a70:	bf00      	nop
 8000a72:	3730      	adds	r7, #48	@ 0x30
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	08009820 	.word	0x08009820

08000a7c <UpdateTimer>:
/**
 * Recomputes remaining time from endTick and updates the timer line
 * only when the value changes.
 */
static void UpdateTimer(TickType_t endTick, uint32_t *pLastShownSec)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
    TickType_t nowTicks = xTaskGetTickCount();
 8000a86:	f006 f8cb 	bl	8006c20 <xTaskGetTickCount>
 8000a8a:	6178      	str	r0, [r7, #20]
    if (nowTicks >= endTick) return;
 8000a8c:	697a      	ldr	r2, [r7, #20]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d215      	bcs.n	8000ac0 <UpdateTimer+0x44>

    uint32_t msLeft  = (endTick - nowTicks) * portTICK_PERIOD_MS;
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	613b      	str	r3, [r7, #16]
    uint32_t secLeft = msLeft / 1000;
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac8 <UpdateTimer+0x4c>)
 8000aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa4:	099b      	lsrs	r3, r3, #6
 8000aa6:	60fb      	str	r3, [r7, #12]

    if (secLeft != *pLastShownSec) {
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	68fa      	ldr	r2, [r7, #12]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d007      	beq.n	8000ac2 <UpdateTimer+0x46>
        *pLastShownSec = secLeft;
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	601a      	str	r2, [r3, #0]
        LCD_DrawTimer(secLeft);
 8000ab8:	68f8      	ldr	r0, [r7, #12]
 8000aba:	f7ff ff89 	bl	80009d0 <LCD_DrawTimer>
 8000abe:	e000      	b.n	8000ac2 <UpdateTimer+0x46>
    if (nowTicks >= endTick) return;
 8000ac0:	bf00      	nop
    }
}
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	10624dd3 	.word	0x10624dd3

08000acc <vGameTask>:
  * - Random fruit lights up, wait for both IR beams to be cut
  * - Timer ("Xs") is always on line 0, centered, updating continuously
  * - Line 1 is used for messages (fruit, score, etc.)
  */
void vGameTask(void *argument)
{
 8000acc:	b590      	push	{r4, r7, lr}
 8000ace:	b0b3      	sub	sp, #204	@ 0xcc
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
    // seed RNG
    srand((unsigned int)HAL_GetTick());
 8000ad4:	f000 ffe8 	bl	8001aa8 <HAL_GetTick>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f007 fc54 	bl	8008388 <srand>

    // init LCD here; only this task uses it
    LCD_Init();
 8000ae0:	f000 fbba 	bl	8001258 <LCD_Init>
    LCD_Clear();
 8000ae4:	f000 fc05 	bl	80012f2 <LCD_Clear>

    // Arrays to handle fruits more easily
    GPIO_TypeDef* ledPorts[4]  = {
 8000ae8:	4bd6      	ldr	r3, [pc, #856]	@ (8000e44 <vGameTask+0x378>)
 8000aea:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8000aee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000af0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        FRUIT1_LED_GPIO_Port, FRUIT2_LED_GPIO_Port,
        FRUIT3_LED_GPIO_Port, FRUIT4_LED_GPIO_Port
    };
    uint16_t ledPins[4] = {
 8000af4:	4ad4      	ldr	r2, [pc, #848]	@ (8000e48 <vGameTask+0x37c>)
 8000af6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000afa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000afe:	e883 0003 	stmia.w	r3, {r0, r1}
        FRUIT1_LED_Pin, FRUIT2_LED_Pin,
        FRUIT3_LED_Pin, FRUIT4_LED_Pin
    };

    GPIO_TypeDef* ir1Ports[4] = {
 8000b02:	4bd2      	ldr	r3, [pc, #840]	@ (8000e4c <vGameTask+0x380>)
 8000b04:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000b08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        FRUIT1_IR1_GPIO_Port, FRUIT2_IR1_GPIO_Port,
        FRUIT3_IR1_GPIO_Port, FRUIT4_IR1_GPIO_Port
    };
    uint16_t ir1Pins[4] = {
 8000b0e:	4ad0      	ldr	r2, [pc, #832]	@ (8000e50 <vGameTask+0x384>)
 8000b10:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000b14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b18:	e883 0003 	stmia.w	r3, {r0, r1}
        FRUIT1_IR1_Pin, FRUIT2_IR1_Pin,
        FRUIT3_IR1_Pin, FRUIT4_IR1_Pin
    };

    GPIO_TypeDef* ir2Ports[4] = {
 8000b1c:	4bcd      	ldr	r3, [pc, #820]	@ (8000e54 <vGameTask+0x388>)
 8000b1e:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000b22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        FRUIT1_IR2_GPIO_Port, FRUIT2_IR2_GPIO_Port,
        FRUIT3_IR2_GPIO_Port, FRUIT4_IR2_GPIO_Port
    };
    uint16_t ir2Pins[4] = {
 8000b28:	4acb      	ldr	r2, [pc, #812]	@ (8000e58 <vGameTask+0x38c>)
 8000b2a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b32:	e883 0003 	stmia.w	r3, {r0, r1}
    char feedback[17];       // message about previous slice

    for (;;)
    {
        /* ----------- IDLE SCREEN: WAIT FOR START BUTTON ----------- */
        LCD_Clear();
 8000b36:	f000 fbdc 	bl	80012f2 <LCD_Clear>
        LCD_SetCursor(0, 0);
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	f000 fbe2 	bl	8001306 <LCD_SetCursor>
        LCD_Print("Press button to");
 8000b42:	48c6      	ldr	r0, [pc, #792]	@ (8000e5c <vGameTask+0x390>)
 8000b44:	f000 fbc0 	bl	80012c8 <LCD_Print>
        LCD_SetCursor(1, 0);
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	f000 fbdb 	bl	8001306 <LCD_SetCursor>
        LCD_Print("start slaying ;)");
 8000b50:	48c3      	ldr	r0, [pc, #780]	@ (8000e60 <vGameTask+0x394>)
 8000b52:	f000 fbb9 	bl	80012c8 <LCD_Print>

        // wait until PB0 is pressed (pull-up, active LOW)
        while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET)
 8000b56:	e002      	b.n	8000b5e <vGameTask+0x92>
        {
            vTaskDelay(pdMS_TO_TICKS(20));
 8000b58:	2014      	movs	r0, #20
 8000b5a:	f005 ff17 	bl	800698c <vTaskDelay>
        while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET)
 8000b5e:	2101      	movs	r1, #1
 8000b60:	48c0      	ldr	r0, [pc, #768]	@ (8000e64 <vGameTask+0x398>)
 8000b62:	f001 fa8d 	bl	8002080 <HAL_GPIO_ReadPin>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d0f5      	beq.n	8000b58 <vGameTask+0x8c>
        }
        // debounce + wait for release
        vTaskDelay(pdMS_TO_TICKS(50));
 8000b6c:	2032      	movs	r0, #50	@ 0x32
 8000b6e:	f005 ff0d 	bl	800698c <vTaskDelay>
        while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET)
 8000b72:	e002      	b.n	8000b7a <vGameTask+0xae>
        {
            vTaskDelay(pdMS_TO_TICKS(20));
 8000b74:	2014      	movs	r0, #20
 8000b76:	f005 ff09 	bl	800698c <vTaskDelay>
        while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET)
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	48b9      	ldr	r0, [pc, #740]	@ (8000e64 <vGameTask+0x398>)
 8000b7e:	f001 fa7f 	bl	8002080 <HAL_GPIO_ReadPin>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d0f5      	beq.n	8000b74 <vGameTask+0xa8>
        }

        // start jingle
        Sound_Send(SFX_START);
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f7ff fd4f 	bl	800062c <Sound_Send>


        // game lasts 30 seconds
        TickType_t now     = xTaskGetTickCount();
 8000b8e:	f006 f847 	bl	8006c20 <xTaskGetTickCount>
 8000b92:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
        TickType_t endTick = now + pdMS_TO_TICKS(30000);
 8000b96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000b9a:	f503 43ea 	add.w	r3, r3, #29952	@ 0x7500
 8000b9e:	3330      	adds	r3, #48	@ 0x30
 8000ba0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        uint32_t   lastSecShown = 0xFFFFFFFF;
 8000ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba8:	623b      	str	r3, [r7, #32]

        // scoring state
        uint32_t totalScore    = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
        uint32_t fruitsSlayed  = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

        // initial feedback
        snprintf(feedback, sizeof(feedback), "Ready to slay!");
 8000bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bba:	4aab      	ldr	r2, [pc, #684]	@ (8000e68 <vGameTask+0x39c>)
 8000bbc:	2111      	movs	r1, #17
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f007 fd10 	bl	80085e4 <sniprintf>
        UpdateTimer(endTick, &lastSecShown);
 8000bc4:	f107 0320 	add.w	r3, r7, #32
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000bce:	f7ff ff55 	bl	8000a7c <UpdateTimer>
        LCD_PrintCenteredLine1(feedback);
 8000bd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fe20 	bl	800081c <LCD_PrintCenteredLine1>

        /* ----------- MAIN GAME LOOP (30 s) ----------- */
        while (xTaskGetTickCount() < endTick)
 8000bdc:	e19e      	b.n	8000f1c <vGameTask+0x450>
        {
            // choose random fruit 0..3
            int fruit = rand() % 4;
 8000bde:	f007 fc01 	bl	80083e4 <rand>
 8000be2:	4603      	mov	r3, r0
 8000be4:	425a      	negs	r2, r3
 8000be6:	f003 0303 	and.w	r3, r3, #3
 8000bea:	f002 0203 	and.w	r2, r2, #3
 8000bee:	bf58      	it	pl
 8000bf0:	4253      	negpl	r3, r2
 8000bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

            // turn OFF all LEDs
            for (int i = 0; i < 4; i++)
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000bfc:	e016      	b.n	8000c2c <vGameTask+0x160>
            {
                HAL_GPIO_WritePin(ledPorts[i], ledPins[i], GPIO_PIN_RESET);
 8000bfe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	33c8      	adds	r3, #200	@ 0xc8
 8000c06:	443b      	add	r3, r7
 8000c08:	f853 0c58 	ldr.w	r0, [r3, #-88]
 8000c0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	33c8      	adds	r3, #200	@ 0xc8
 8000c14:	443b      	add	r3, r7
 8000c16:	f833 3c60 	ldrh.w	r3, [r3, #-96]
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f001 fa47 	bl	80020b0 <HAL_GPIO_WritePin>
            for (int i = 0; i < 4; i++)
 8000c22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000c26:	3301      	adds	r3, #1
 8000c28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000c2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	dde4      	ble.n	8000bfe <vGameTask+0x132>
            }

            // turn ON chosen fruit LED
            HAL_GPIO_WritePin(ledPorts[fruit], ledPins[fruit], GPIO_PIN_SET);
 8000c34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	33c8      	adds	r3, #200	@ 0xc8
 8000c3c:	443b      	add	r3, r7
 8000c3e:	f853 0c58 	ldr.w	r0, [r3, #-88]
 8000c42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	33c8      	adds	r3, #200	@ 0xc8
 8000c4a:	443b      	add	r3, r7
 8000c4c:	f833 3c60 	ldrh.w	r3, [r3, #-96]
 8000c50:	2201      	movs	r2, #1
 8000c52:	4619      	mov	r1, r3
 8000c54:	f001 fa2c 	bl	80020b0 <HAL_GPIO_WritePin>

            // show feedback from PREVIOUS slice on line 1
            UpdateTimer(endTick, &lastSecShown);
 8000c58:	f107 0320 	add.w	r3, r7, #32
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000c62:	f7ff ff0b 	bl	8000a7c <UpdateTimer>
            LCD_PrintCenteredLine1(feedback);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f7ff fdd6 	bl	800081c <LCD_PrintCenteredLine1>

            // wait for slice: both IR beams
            TickType_t t1 = 0, t2 = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000c76:	2300      	movs	r3, #0
 8000c78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

            // per-fruit deadline (e.g. 2 seconds max)
            TickType_t fruitDeadline = xTaskGetTickCount() + pdMS_TO_TICKS(FRUIT_TIMEOUT_MS);
 8000c7c:	f005 ffd0 	bl	8006c20 <xTaskGetTickCount>
 8000c80:	4603      	mov	r3, r0
 8000c82:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000c86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

            while (xTaskGetTickCount() < endTick &&
 8000c8a:	e057      	b.n	8000d3c <vGameTask+0x270>
                   xTaskGetTickCount() < fruitDeadline)
            {
                TickType_t tnow = xTaskGetTickCount();
 8000c8c:	f005 ffc8 	bl	8006c20 <xTaskGetTickCount>
 8000c90:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

                // continuously update timer while waiting
                UpdateTimer(endTick, &lastSecShown);
 8000c94:	f107 0320 	add.w	r3, r7, #32
 8000c98:	4619      	mov	r1, r3
 8000c9a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000c9e:	f7ff feed 	bl	8000a7c <UpdateTimer>

                GPIO_PinState s1 = HAL_GPIO_ReadPin(ir1Ports[fruit], ir1Pins[fruit]);
 8000ca2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	33c8      	adds	r3, #200	@ 0xc8
 8000caa:	443b      	add	r3, r7
 8000cac:	f853 2c70 	ldr.w	r2, [r3, #-112]
 8000cb0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	33c8      	adds	r3, #200	@ 0xc8
 8000cb8:	443b      	add	r3, r7
 8000cba:	f833 3c78 	ldrh.w	r3, [r3, #-120]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4610      	mov	r0, r2
 8000cc2:	f001 f9dd 	bl	8002080 <HAL_GPIO_ReadPin>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                GPIO_PinState s2 = HAL_GPIO_ReadPin(ir2Ports[fruit], ir2Pins[fruit]);
 8000ccc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	33c8      	adds	r3, #200	@ 0xc8
 8000cd4:	443b      	add	r3, r7
 8000cd6:	f853 2c88 	ldr.w	r2, [r3, #-136]
 8000cda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	33c8      	adds	r3, #200	@ 0xc8
 8000ce2:	443b      	add	r3, r7
 8000ce4:	f833 3c90 	ldrh.w	r3, [r3, #-144]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4610      	mov	r0, r2
 8000cec:	f001 f9c8 	bl	8002080 <HAL_GPIO_ReadPin>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

                // IR modules assumed active LOW
                if (s1 == GPIO_PIN_RESET && t1 == 0) t1 = tnow;
 8000cf6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d107      	bne.n	8000d0e <vGameTask+0x242>
 8000cfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d103      	bne.n	8000d0e <vGameTask+0x242>
 8000d06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
                if (s2 == GPIO_PIN_RESET && t2 == 0) t2 = tnow;
 8000d0e:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d107      	bne.n	8000d26 <vGameTask+0x25a>
 8000d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d103      	bne.n	8000d26 <vGameTask+0x25a>
 8000d1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000d22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

                if (t1 && t2) break;
 8000d26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d003      	beq.n	8000d36 <vGameTask+0x26a>
 8000d2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d111      	bne.n	8000d5a <vGameTask+0x28e>

                vTaskDelay(pdMS_TO_TICKS(1));
 8000d36:	2001      	movs	r0, #1
 8000d38:	f005 fe28 	bl	800698c <vTaskDelay>
            while (xTaskGetTickCount() < endTick &&
 8000d3c:	f005 ff70 	bl	8006c20 <xTaskGetTickCount>
 8000d40:	4602      	mov	r2, r0
 8000d42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d908      	bls.n	8000d5c <vGameTask+0x290>
                   xTaskGetTickCount() < fruitDeadline)
 8000d4a:	f005 ff69 	bl	8006c20 <xTaskGetTickCount>
 8000d4e:	4602      	mov	r2, r0
            while (xTaskGetTickCount() < endTick &&
 8000d50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d899      	bhi.n	8000c8c <vGameTask+0x1c0>
 8000d58:	e000      	b.n	8000d5c <vGameTask+0x290>
                if (t1 && t2) break;
 8000d5a:	bf00      	nop
            }

            // If we exit the loop without both beams hit:
            if (!(t1 && t2))
 8000d5c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d003      	beq.n	8000d6c <vGameTask+0x2a0>
 8000d64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d13f      	bne.n	8000dec <vGameTask+0x320>
            {
                // Case 1: whole game time is over -> end game
                if (xTaskGetTickCount() >= endTick)
 8000d6c:	f005 ff58 	bl	8006c20 <xTaskGetTickCount>
 8000d70:	4602      	mov	r2, r0
 8000d72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000d76:	4293      	cmp	r3, r2
 8000d78:	f240 80d9 	bls.w	8000f2e <vGameTask+0x462>
                {
                    break;   // break out of the main game loop
                }

                // Case 2: fruit timeout only -> MISSED FRUIT, move to next fruit
                Sound_Send(SFX_MISS);
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f7ff fc55 	bl	800062c <Sound_Send>

                snprintf(feedback, sizeof(feedback), "MISSED FRUIT!");
 8000d82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d86:	4a39      	ldr	r2, [pc, #228]	@ (8000e6c <vGameTask+0x3a0>)
 8000d88:	2111      	movs	r1, #17
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f007 fc2a 	bl	80085e4 <sniprintf>
                UpdateTimer(endTick, &lastSecShown);
 8000d90:	f107 0320 	add.w	r3, r7, #32
 8000d94:	4619      	mov	r1, r3
 8000d96:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000d9a:	f7ff fe6f 	bl	8000a7c <UpdateTimer>
                LCD_PrintCenteredLine1(feedback);
 8000d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fd3a 	bl	800081c <LCD_PrintCenteredLine1>

                // short pause so player can see they messed up,
                // but still keep timer updating
                TickType_t missEnd = xTaskGetTickCount() + pdMS_TO_TICKS(500);
 8000da8:	f005 ff3a 	bl	8006c20 <xTaskGetTickCount>
 8000dac:	4603      	mov	r3, r0
 8000dae:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000db2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                while (xTaskGetTickCount() < missEnd &&
 8000db6:	e009      	b.n	8000dcc <vGameTask+0x300>
                       xTaskGetTickCount() < endTick)
                {
                    UpdateTimer(endTick, &lastSecShown);
 8000db8:	f107 0320 	add.w	r3, r7, #32
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000dc2:	f7ff fe5b 	bl	8000a7c <UpdateTimer>
                    vTaskDelay(pdMS_TO_TICKS(40));
 8000dc6:	2028      	movs	r0, #40	@ 0x28
 8000dc8:	f005 fde0 	bl	800698c <vTaskDelay>
                while (xTaskGetTickCount() < missEnd &&
 8000dcc:	f005 ff28 	bl	8006c20 <xTaskGetTickCount>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	f240 809f 	bls.w	8000f1a <vGameTask+0x44e>
                       xTaskGetTickCount() < endTick)
 8000ddc:	f005 ff20 	bl	8006c20 <xTaskGetTickCount>
 8000de0:	4602      	mov	r2, r0
                while (xTaskGetTickCount() < missEnd &&
 8000de2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d8e6      	bhi.n	8000db8 <vGameTask+0x2ec>
                }

                // go straight to next fruit (no scoring)
                continue;
 8000dea:	e096      	b.n	8000f1a <vGameTask+0x44e>
            }


            // turn off LEDs (all 4 fruits)
            for (int i = 0; i < 4; i++)
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000df2:	e016      	b.n	8000e22 <vGameTask+0x356>
            {
                HAL_GPIO_WritePin(ledPorts[i], ledPins[i], GPIO_PIN_RESET);
 8000df4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	33c8      	adds	r3, #200	@ 0xc8
 8000dfc:	443b      	add	r3, r7
 8000dfe:	f853 0c58 	ldr.w	r0, [r3, #-88]
 8000e02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	33c8      	adds	r3, #200	@ 0xc8
 8000e0a:	443b      	add	r3, r7
 8000e0c:	f833 3c60 	ldrh.w	r3, [r3, #-96]
 8000e10:	2200      	movs	r2, #0
 8000e12:	4619      	mov	r1, r3
 8000e14:	f001 f94c 	bl	80020b0 <HAL_GPIO_WritePin>
            for (int i = 0; i < 4; i++)
 8000e18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000e22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e26:	2b03      	cmp	r3, #3
 8000e28:	dde4      	ble.n	8000df4 <vGameTask+0x328>
            }

            // compute slice speed
            TickType_t diffTicks = (t1 > t2) ? (t1 - t2) : (t2 - t1);
 8000e2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8000e2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d91c      	bls.n	8000e70 <vGameTask+0x3a4>
 8000e36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8000e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	e01b      	b.n	8000e7a <vGameTask+0x3ae>
 8000e42:	bf00      	nop
 8000e44:	08009888 	.word	0x08009888
 8000e48:	08009898 	.word	0x08009898
 8000e4c:	080098a0 	.word	0x080098a0
 8000e50:	080098b0 	.word	0x080098b0
 8000e54:	080098b8 	.word	0x080098b8
 8000e58:	080098c8 	.word	0x080098c8
 8000e5c:	08009828 	.word	0x08009828
 8000e60:	08009838 	.word	0x08009838
 8000e64:	48000400 	.word	0x48000400
 8000e68:	0800984c 	.word	0x0800984c
 8000e6c:	0800985c 	.word	0x0800985c
 8000e70:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8000e74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
            uint32_t diff_ms = diffTicks * portTICK_PERIOD_MS;
 8000e7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

            // update scoring
            uint32_t sliceScore = ComputeSliceScore(diff_ms);
 8000e86:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000e8a:	f7ff fc3f 	bl	800070c <ComputeSliceScore>
 8000e8e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
            totalScore   += sliceScore;
 8000e92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000e96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e9a:	4413      	add	r3, r2
 8000e9c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            fruitsSlayed += 1;
 8000ea0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

            // slice SFX
            Sound_Send(SFX_SLICE);
 8000eaa:	2002      	movs	r0, #2
 8000eac:	f7ff fbbe 	bl	800062c <Sound_Send>


            // create NEW feedback based on this slice & display it
            MakeFeedback(diff_ms, feedback, sizeof(feedback));
 8000eb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb4:	2211      	movs	r2, #17
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000ebc:	f7ff fcf8 	bl	80008b0 <MakeFeedback>
            UpdateTimer(endTick, &lastSecShown);
 8000ec0:	f107 0320 	add.w	r3, r7, #32
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000eca:	f7ff fdd7 	bl	8000a7c <UpdateTimer>
            LCD_PrintCenteredLine1(feedback);
 8000ece:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fca2 	bl	800081c <LCD_PrintCenteredLine1>

            // pause ~600 ms but keep updating timer
            TickType_t pauseEnd = xTaskGetTickCount() + pdMS_TO_TICKS(600);
 8000ed8:	f005 fea2 	bl	8006c20 <xTaskGetTickCount>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8000ee2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            while (xTaskGetTickCount() < pauseEnd && xTaskGetTickCount() < endTick)
 8000ee6:	e009      	b.n	8000efc <vGameTask+0x430>
            {
                UpdateTimer(endTick, &lastSecShown);
 8000ee8:	f107 0320 	add.w	r3, r7, #32
 8000eec:	4619      	mov	r1, r3
 8000eee:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000ef2:	f7ff fdc3 	bl	8000a7c <UpdateTimer>
                vTaskDelay(pdMS_TO_TICKS(40));
 8000ef6:	2028      	movs	r0, #40	@ 0x28
 8000ef8:	f005 fd48 	bl	800698c <vTaskDelay>
            while (xTaskGetTickCount() < pauseEnd && xTaskGetTickCount() < endTick)
 8000efc:	f005 fe90 	bl	8006c20 <xTaskGetTickCount>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d908      	bls.n	8000f1c <vGameTask+0x450>
 8000f0a:	f005 fe89 	bl	8006c20 <xTaskGetTickCount>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d8e7      	bhi.n	8000ee8 <vGameTask+0x41c>
 8000f18:	e000      	b.n	8000f1c <vGameTask+0x450>
                continue;
 8000f1a:	bf00      	nop
        while (xTaskGetTickCount() < endTick)
 8000f1c:	f005 fe80 	bl	8006c20 <xTaskGetTickCount>
 8000f20:	4602      	mov	r2, r0
 8000f22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f26:	4293      	cmp	r3, r2
 8000f28:	f63f ae59 	bhi.w	8000bde <vGameTask+0x112>
 8000f2c:	e000      	b.n	8000f30 <vGameTask+0x464>
                    break;   // break out of the main game loop
 8000f2e:	bf00      	nop
        }

        /* ----------- GAME OVER SEQUENCE ----------- */

        // play tune in sound task
        Sound_Send(SFX_GAMEOVER_TUNE);
 8000f30:	2004      	movs	r0, #4
 8000f32:	f7ff fb7b 	bl	800062c <Sound_Send>

        // while tune is playing, we can flash TIME'S / UP! on LCD
        FlashTimesUp();
 8000f36:	f7ff fc43 	bl	80007c0 <FlashTimesUp>


        // final score screen
        LCD_Clear();
 8000f3a:	f000 f9da 	bl	80012f2 <LCD_Clear>
        char line[17];

        // line 0: total score
        snprintf(line, sizeof(line), "Score: %6lu", (unsigned long)totalScore);
 8000f3e:	f107 000c 	add.w	r0, r7, #12
 8000f42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000f46:	4a21      	ldr	r2, [pc, #132]	@ (8000fcc <vGameTask+0x500>)
 8000f48:	2111      	movs	r1, #17
 8000f4a:	f007 fb4b 	bl	80085e4 <sniprintf>
        LCD_SetCursor(0, 0);
 8000f4e:	2100      	movs	r1, #0
 8000f50:	2000      	movs	r0, #0
 8000f52:	f000 f9d8 	bl	8001306 <LCD_SetCursor>
        LCD_Print(line);
 8000f56:	f107 030c 	add.w	r3, r7, #12
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 f9b4 	bl	80012c8 <LCD_Print>

        // line 1: fruits slayed
        snprintf(line, sizeof(line), "Fruits: %3lu", (unsigned long)fruitsSlayed);
 8000f60:	f107 000c 	add.w	r0, r7, #12
 8000f64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000f68:	4a19      	ldr	r2, [pc, #100]	@ (8000fd0 <vGameTask+0x504>)
 8000f6a:	2111      	movs	r1, #17
 8000f6c:	f007 fb3a 	bl	80085e4 <sniprintf>
        LCD_SetCursor(1, 0);
 8000f70:	2100      	movs	r1, #0
 8000f72:	2001      	movs	r0, #1
 8000f74:	f000 f9c7 	bl	8001306 <LCD_SetCursor>
        LCD_Print(line);
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f9a3 	bl	80012c8 <LCD_Print>

        // make sure all LEDs are off
        for (int i = 0; i < 4; i++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000f88:	e016      	b.n	8000fb8 <vGameTask+0x4ec>
        {
            HAL_GPIO_WritePin(ledPorts[i], ledPins[i], GPIO_PIN_RESET);
 8000f8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	33c8      	adds	r3, #200	@ 0xc8
 8000f92:	443b      	add	r3, r7
 8000f94:	f853 0c58 	ldr.w	r0, [r3, #-88]
 8000f98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	33c8      	adds	r3, #200	@ 0xc8
 8000fa0:	443b      	add	r3, r7
 8000fa2:	f833 3c60 	ldrh.w	r3, [r3, #-96]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f001 f881 	bl	80020b0 <HAL_GPIO_WritePin>
        for (int i = 0; i < 4; i++)
 8000fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000fb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000fbc:	2b03      	cmp	r3, #3
 8000fbe:	dde4      	ble.n	8000f8a <vGameTask+0x4be>
        }

        // let player stare at their glory for a bit
        vTaskDelay(pdMS_TO_TICKS(3000));
 8000fc0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000fc4:	f005 fce2 	bl	800698c <vTaskDelay>
    {
 8000fc8:	e5b5      	b.n	8000b36 <vGameTask+0x6a>
 8000fca:	bf00      	nop
 8000fcc:	0800986c 	.word	0x0800986c
 8000fd0:	08009878 	.word	0x08009878

08000fd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	@ 0x28
 8000fd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fea:	4b49      	ldr	r3, [pc, #292]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fee:	4a48      	ldr	r2, [pc, #288]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff6:	4b46      	ldr	r3, [pc, #280]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001002:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001006:	4a42      	ldr	r2, [pc, #264]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800100c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100e:	4b40      	ldr	r3, [pc, #256]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b3d      	ldr	r3, [pc, #244]	@ (8001110 <MX_GPIO_Init+0x13c>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101e:	4a3c      	ldr	r2, [pc, #240]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001026:	4b3a      	ldr	r3, [pc, #232]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	4b37      	ldr	r3, [pc, #220]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001036:	4a36      	ldr	r2, [pc, #216]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001038:	f043 0302 	orr.w	r3, r3, #2
 800103c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800103e:	4b34      	ldr	r3, [pc, #208]	@ (8001110 <MX_GPIO_Init+0x13c>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Fruit4_LED_Pin|LD2_Pin|Fruit2_LED_Pin|Fruit1_LED_Pin
 800104a:	2200      	movs	r2, #0
 800104c:	f44f 61e6 	mov.w	r1, #1840	@ 0x730
 8001050:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001054:	f001 f82c 	bl	80020b0 <HAL_GPIO_WritePin>
                          |Fruit3_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001058:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800105e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	4829      	ldr	r0, [pc, #164]	@ (8001114 <MX_GPIO_Init+0x140>)
 8001070:	f000 fe5c 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : Fruit2_IR1_Pin Fruit2_IR2_Pin Fruit3_IR1_Pin */
  GPIO_InitStruct.Pin = Fruit2_IR1_Pin|Fruit2_IR2_Pin|Fruit3_IR1_Pin;
 8001074:	2383      	movs	r3, #131	@ 0x83
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001078:	2300      	movs	r3, #0
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	4619      	mov	r1, r3
 8001086:	4823      	ldr	r0, [pc, #140]	@ (8001114 <MX_GPIO_Init+0x140>)
 8001088:	f000 fe50 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : Fruit1_IR2_Pin Fruit1_IR1_Pin */
  GPIO_InitStruct.Pin = Fruit1_IR2_Pin|Fruit1_IR1_Pin;
 800108c:	2303      	movs	r3, #3
 800108e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a2:	f000 fe43 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : Fruit4_LED_Pin LD2_Pin Fruit2_LED_Pin Fruit1_LED_Pin
                           Fruit3_LED_Pin */
  GPIO_InitStruct.Pin = Fruit4_LED_Pin|LD2_Pin|Fruit2_LED_Pin|Fruit1_LED_Pin
 80010a6:	f44f 63e6 	mov.w	r3, #1840	@ 0x730
 80010aa:	617b      	str	r3, [r7, #20]
                          |Fruit3_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ac:	2301      	movs	r3, #1
 80010ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	2300      	movs	r3, #0
 80010b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	4619      	mov	r1, r3
 80010be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c2:	f000 fe33 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PushButton_Pin */
  GPIO_InitStruct.Pin = PushButton_Pin;
 80010c6:	2301      	movs	r3, #1
 80010c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ce:	2301      	movs	r3, #1
 80010d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PushButton_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4619      	mov	r1, r3
 80010d8:	480f      	ldr	r0, [pc, #60]	@ (8001118 <MX_GPIO_Init+0x144>)
 80010da:	f000 fe27 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : Fruit4_IR1_Pin Fruit4_IR2_Pin Fruit3_IR2_Pin */
  GPIO_InitStruct.Pin = Fruit4_IR1_Pin|Fruit4_IR2_Pin|Fruit3_IR2_Pin;
 80010de:	2370      	movs	r3, #112	@ 0x70
 80010e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	4619      	mov	r1, r3
 80010f0:	4809      	ldr	r0, [pc, #36]	@ (8001118 <MX_GPIO_Init+0x144>)
 80010f2:	f000 fe1b 	bl	8001d2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2105      	movs	r1, #5
 80010fa:	2028      	movs	r0, #40	@ 0x28
 80010fc:	f000 fddf 	bl	8001cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001100:	2028      	movs	r0, #40	@ 0x28
 8001102:	f000 fdf8 	bl	8001cf6 <HAL_NVIC_EnableIRQ>

}
 8001106:	bf00      	nop
 8001108:	3728      	adds	r7, #40	@ 0x28
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40021000 	.word	0x40021000
 8001114:	48000800 	.word	0x48000800
 8001118:	48000400 	.word	0x48000400

0800111c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001120:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001122:	4a1c      	ldr	r2, [pc, #112]	@ (8001194 <MX_I2C1_Init+0x78>)
 8001124:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001126:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001128:	4a1b      	ldr	r2, [pc, #108]	@ (8001198 <MX_I2C1_Init+0x7c>)
 800112a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_I2C1_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001132:	4b17      	ldr	r3, [pc, #92]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001134:	2201      	movs	r2, #1
 8001136:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <MX_I2C1_Init+0x74>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800113e:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001140:	2200      	movs	r2, #0
 8001142:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001144:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800114a:	4b11      	ldr	r3, [pc, #68]	@ (8001190 <MX_I2C1_Init+0x74>)
 800114c:	2200      	movs	r2, #0
 800114e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001150:	4b0f      	ldr	r3, [pc, #60]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001152:	2200      	movs	r2, #0
 8001154:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001156:	480e      	ldr	r0, [pc, #56]	@ (8001190 <MX_I2C1_Init+0x74>)
 8001158:	f000 ffe5 	bl	8002126 <HAL_I2C_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001162:	f000 f994 	bl	800148e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001166:	2100      	movs	r1, #0
 8001168:	4809      	ldr	r0, [pc, #36]	@ (8001190 <MX_I2C1_Init+0x74>)
 800116a:	f001 fba9 	bl	80028c0 <HAL_I2CEx_ConfigAnalogFilter>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001174:	f000 f98b 	bl	800148e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001178:	2100      	movs	r1, #0
 800117a:	4805      	ldr	r0, [pc, #20]	@ (8001190 <MX_I2C1_Init+0x74>)
 800117c:	f001 fbeb 	bl	8002956 <HAL_I2CEx_ConfigDigitalFilter>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001186:	f000 f982 	bl	800148e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000098 	.word	0x20000098
 8001194:	40005400 	.word	0x40005400
 8001198:	10d19ce4 	.word	0x10d19ce4

0800119c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b0ac      	sub	sp, #176	@ 0xb0
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	2288      	movs	r2, #136	@ 0x88
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f007 fa8a 	bl	80086d6 <memset>
  if(i2cHandle->Instance==I2C1)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a21      	ldr	r2, [pc, #132]	@ (800124c <HAL_I2C_MspInit+0xb0>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d13b      	bne.n	8001244 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011cc:	2340      	movs	r3, #64	@ 0x40
 80011ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011d0:	2300      	movs	r3, #0
 80011d2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4618      	mov	r0, r3
 80011da:	f002 fa6d 	bl	80036b8 <HAL_RCCEx_PeriphCLKConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011e4:	f000 f953 	bl	800148e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e8:	4b19      	ldr	r3, [pc, #100]	@ (8001250 <HAL_I2C_MspInit+0xb4>)
 80011ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ec:	4a18      	ldr	r2, [pc, #96]	@ (8001250 <HAL_I2C_MspInit+0xb4>)
 80011ee:	f043 0302 	orr.w	r3, r3, #2
 80011f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011f4:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <HAL_I2C_MspInit+0xb4>)
 80011f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f8:	f003 0302 	and.w	r3, r3, #2
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001200:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001204:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001208:	2312      	movs	r3, #18
 800120a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800120e:	2301      	movs	r3, #1
 8001210:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001214:	2303      	movs	r3, #3
 8001216:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800121a:	2304      	movs	r3, #4
 800121c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001220:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001224:	4619      	mov	r1, r3
 8001226:	480b      	ldr	r0, [pc, #44]	@ (8001254 <HAL_I2C_MspInit+0xb8>)
 8001228:	f000 fd80 	bl	8001d2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800122c:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <HAL_I2C_MspInit+0xb4>)
 800122e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001230:	4a07      	ldr	r2, [pc, #28]	@ (8001250 <HAL_I2C_MspInit+0xb4>)
 8001232:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001236:	6593      	str	r3, [r2, #88]	@ 0x58
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <HAL_I2C_MspInit+0xb4>)
 800123a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001244:	bf00      	nop
 8001246:	37b0      	adds	r7, #176	@ 0xb0
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40005400 	.word	0x40005400
 8001250:	40021000 	.word	0x40021000
 8001254:	48000400 	.word	0x48000400

08001258 <LCD_Init>:

extern I2C_HandleTypeDef hi2c1;

static void LCD_Send(uint8_t data, uint8_t mode);

void LCD_Init(void) {
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 800125c:	2032      	movs	r0, #50	@ 0x32
 800125e:	f000 fc2f 	bl	8001ac0 <HAL_Delay>
    LCD_Command(0x33); // Initialization sequence
 8001262:	2033      	movs	r0, #51	@ 0x33
 8001264:	f000 f814 	bl	8001290 <LCD_Command>
    LCD_Command(0x32); // 4-bit mode
 8001268:	2032      	movs	r0, #50	@ 0x32
 800126a:	f000 f811 	bl	8001290 <LCD_Command>
    LCD_Command(0x28); // 2-line, 5x8 font
 800126e:	2028      	movs	r0, #40	@ 0x28
 8001270:	f000 f80e 	bl	8001290 <LCD_Command>
    LCD_Command(0x0C); // Display ON, Cursor OFF
 8001274:	200c      	movs	r0, #12
 8001276:	f000 f80b 	bl	8001290 <LCD_Command>
    LCD_Command(0x06); // Entry mode
 800127a:	2006      	movs	r0, #6
 800127c:	f000 f808 	bl	8001290 <LCD_Command>
    LCD_Command(0x01); // Clear display
 8001280:	2001      	movs	r0, #1
 8001282:	f000 f805 	bl	8001290 <LCD_Command>
    HAL_Delay(2);
 8001286:	2002      	movs	r0, #2
 8001288:	f000 fc1a 	bl	8001ac0 <HAL_Delay>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}

08001290 <LCD_Command>:

void LCD_Command(uint8_t cmd) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
    LCD_Send(cmd, 0x00);
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 f84a 	bl	8001338 <LCD_Send>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <LCD_PrintChar>:

void LCD_PrintChar(char data) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
    LCD_Send(data, 0x01);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	2101      	movs	r1, #1
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f83c 	bl	8001338 <LCD_Send>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <LCD_Print>:

void LCD_Print(char *str) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
    while (*str) LCD_PrintChar(*str++);
 80012d0:	e006      	b.n	80012e0 <LCD_Print+0x18>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	1c5a      	adds	r2, r3, #1
 80012d6:	607a      	str	r2, [r7, #4]
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ffe6 	bl	80012ac <LCD_PrintChar>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1f4      	bne.n	80012d2 <LCD_Print+0xa>
}
 80012e8:	bf00      	nop
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <LCD_Clear>:

void LCD_Clear(void) {
 80012f2:	b580      	push	{r7, lr}
 80012f4:	af00      	add	r7, sp, #0
    LCD_Command(0x01);
 80012f6:	2001      	movs	r0, #1
 80012f8:	f7ff ffca 	bl	8001290 <LCD_Command>
    HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f000 fbdf 	bl	8001ac0 <HAL_Delay>
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}

08001306 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8001306:	b580      	push	{r7, lr}
 8001308:	b084      	sub	sp, #16
 800130a:	af00      	add	r7, sp, #0
 800130c:	4603      	mov	r3, r0
 800130e:	460a      	mov	r2, r1
 8001310:	71fb      	strb	r3, [r7, #7]
 8001312:	4613      	mov	r3, r2
 8001314:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0 ? 0x80 : 0xC0) + col;
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <LCD_SetCursor+0x1a>
 800131c:	2280      	movs	r2, #128	@ 0x80
 800131e:	e000      	b.n	8001322 <LCD_SetCursor+0x1c>
 8001320:	22c0      	movs	r2, #192	@ 0xc0
 8001322:	79bb      	ldrb	r3, [r7, #6]
 8001324:	4413      	add	r3, r2
 8001326:	73fb      	strb	r3, [r7, #15]
    LCD_Command(address);
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ffb0 	bl	8001290 <LCD_Command>
}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <LCD_Send>:

static void LCD_Send(uint8_t data, uint8_t mode) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af02      	add	r7, sp, #8
 800133e:	4603      	mov	r3, r0
 8001340:	460a      	mov	r2, r1
 8001342:	71fb      	strb	r3, [r7, #7]
 8001344:	4613      	mov	r3, r2
 8001346:	71bb      	strb	r3, [r7, #6]
    uint8_t hi = data & 0xF0;
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	f023 030f 	bic.w	r3, r3, #15
 800134e:	73fb      	strb	r3, [r7, #15]
    uint8_t lo = (data << 4) & 0xF0;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	73bb      	strb	r3, [r7, #14]
    uint8_t seq[4];

    seq[0] = hi | mode | 0x0C; // E=1, BL=1
 8001356:	7bfa      	ldrb	r2, [r7, #15]
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	4313      	orrs	r3, r2
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f043 030c 	orr.w	r3, r3, #12
 8001362:	b2db      	uxtb	r3, r3
 8001364:	723b      	strb	r3, [r7, #8]
    seq[1] = hi | mode | 0x08; // E=0, BL=1
 8001366:	7bfa      	ldrb	r2, [r7, #15]
 8001368:	79bb      	ldrb	r3, [r7, #6]
 800136a:	4313      	orrs	r3, r2
 800136c:	b2db      	uxtb	r3, r3
 800136e:	f043 0308 	orr.w	r3, r3, #8
 8001372:	b2db      	uxtb	r3, r3
 8001374:	727b      	strb	r3, [r7, #9]
    seq[2] = lo | mode | 0x0C;
 8001376:	7bba      	ldrb	r2, [r7, #14]
 8001378:	79bb      	ldrb	r3, [r7, #6]
 800137a:	4313      	orrs	r3, r2
 800137c:	b2db      	uxtb	r3, r3
 800137e:	f043 030c 	orr.w	r3, r3, #12
 8001382:	b2db      	uxtb	r3, r3
 8001384:	72bb      	strb	r3, [r7, #10]
    seq[3] = lo | mode | 0x08;
 8001386:	7bba      	ldrb	r2, [r7, #14]
 8001388:	79bb      	ldrb	r3, [r7, #6]
 800138a:	4313      	orrs	r3, r2
 800138c:	b2db      	uxtb	r3, r3
 800138e:	f043 0308 	orr.w	r3, r3, #8
 8001392:	b2db      	uxtb	r3, r3
 8001394:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, seq, 4, 100);
 8001396:	f107 0208 	add.w	r2, r7, #8
 800139a:	2364      	movs	r3, #100	@ 0x64
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	2304      	movs	r3, #4
 80013a0:	214e      	movs	r1, #78	@ 0x4e
 80013a2:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <LCD_Send+0x78>)
 80013a4:	f000 ff5a 	bl	800225c <HAL_I2C_Master_Transmit>
}
 80013a8:	bf00      	nop
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20000098 	.word	0x20000098

080013b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b8:	f000 fb06 	bl	80019c8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013bc:	f000 f816 	bl	80013ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c0:	f7ff fe08 	bl	8000fd4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013c4:	f000 fa4a 	bl	800185c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80013c8:	f7ff fea8 	bl	800111c <MX_I2C1_Init>
  MX_TIM3_Init();
 80013cc:	f000 f996 	bl	80016fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(BUZZER_TIM, BUZZER_CHANNEL);
 80013d0:	2100      	movs	r1, #0
 80013d2:	4805      	ldr	r0, [pc, #20]	@ (80013e8 <main+0x34>)
 80013d4:	f002 fe84 	bl	80040e0 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80013d8:	f004 fa1c 	bl	8005814 <osKernelInitialize>
  MX_FREERTOS_Init();
 80013dc:	f7ff f8e6 	bl	80005ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80013e0:	f004 fa3c 	bl	800585c <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <main+0x30>
 80013e8:	200000f0 	.word	0x200000f0

080013ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b096      	sub	sp, #88	@ 0x58
 80013f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f2:	f107 0314 	add.w	r3, r7, #20
 80013f6:	2244      	movs	r2, #68	@ 0x44
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f007 f96b 	bl	80086d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001400:	463b      	mov	r3, r7
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800140e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001412:	f001 fafb 	bl	8002a0c <HAL_PWREx_ControlVoltageScaling>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800141c:	f000 f837 	bl	800148e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001420:	2302      	movs	r3, #2
 8001422:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001424:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001428:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800142a:	2310      	movs	r3, #16
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142e:	2302      	movs	r3, #2
 8001430:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001432:	2302      	movs	r3, #2
 8001434:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001436:	2301      	movs	r3, #1
 8001438:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800143a:	230a      	movs	r3, #10
 800143c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800143e:	2307      	movs	r3, #7
 8001440:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001442:	2302      	movs	r3, #2
 8001444:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001446:	2302      	movs	r3, #2
 8001448:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4618      	mov	r0, r3
 8001450:	f001 fb32 	bl	8002ab8 <HAL_RCC_OscConfig>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800145a:	f000 f818 	bl	800148e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800145e:	230f      	movs	r3, #15
 8001460:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001462:	2303      	movs	r3, #3
 8001464:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001472:	463b      	mov	r3, r7
 8001474:	2104      	movs	r1, #4
 8001476:	4618      	mov	r0, r3
 8001478:	f001 fefa 	bl	8003270 <HAL_RCC_ClockConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001482:	f000 f804 	bl	800148e <Error_Handler>
  }
}
 8001486:	bf00      	nop
 8001488:	3758      	adds	r7, #88	@ 0x58
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001492:	b672      	cpsid	i
}
 8001494:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001496:	bf00      	nop
 8001498:	e7fd      	b.n	8001496 <Error_Handler+0x8>
	...

0800149c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a2:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014a6:	4a10      	ldr	r2, [pc, #64]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ce:	603b      	str	r3, [r7, #0]
 80014d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	210f      	movs	r1, #15
 80014d6:	f06f 0001 	mvn.w	r0, #1
 80014da:	f000 fbf0 	bl	8001cbe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40021000 	.word	0x40021000

080014ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <NMI_Handler+0x4>

080014f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f8:	bf00      	nop
 80014fa:	e7fd      	b.n	80014f8 <HardFault_Handler+0x4>

080014fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <MemManage_Handler+0x4>

08001504 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <BusFault_Handler+0x4>

0800150c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <UsageFault_Handler+0x4>

08001514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001526:	f000 faab 	bl	8001a80 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800152a:	f005 feb3 	bl	8007294 <xTaskGetSchedulerState>
 800152e:	4603      	mov	r3, r0
 8001530:	2b01      	cmp	r3, #1
 8001532:	d001      	beq.n	8001538 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001534:	f006 fca8 	bl	8007e88 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}

0800153c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001540:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001544:	f000 fdcc 	bl	80020e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}

0800154c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  return 1;
 8001550:	2301      	movs	r3, #1
}
 8001552:	4618      	mov	r0, r3
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <_kill>:

int _kill(int pid, int sig)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001566:	f007 f905 	bl	8008774 <__errno>
 800156a:	4603      	mov	r3, r0
 800156c:	2216      	movs	r2, #22
 800156e:	601a      	str	r2, [r3, #0]
  return -1;
 8001570:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001574:	4618      	mov	r0, r3
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <_exit>:

void _exit (int status)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001584:	f04f 31ff 	mov.w	r1, #4294967295
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ffe7 	bl	800155c <_kill>
  while (1) {}    /* Make sure we hang here */
 800158e:	bf00      	nop
 8001590:	e7fd      	b.n	800158e <_exit+0x12>

08001592 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b086      	sub	sp, #24
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e00a      	b.n	80015ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015a4:	f3af 8000 	nop.w
 80015a8:	4601      	mov	r1, r0
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	1c5a      	adds	r2, r3, #1
 80015ae:	60ba      	str	r2, [r7, #8]
 80015b0:	b2ca      	uxtb	r2, r1
 80015b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	3301      	adds	r3, #1
 80015b8:	617b      	str	r3, [r7, #20]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	429a      	cmp	r2, r3
 80015c0:	dbf0      	blt.n	80015a4 <_read+0x12>
  }

  return len;
 80015c2:	687b      	ldr	r3, [r7, #4]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	e009      	b.n	80015f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	60ba      	str	r2, [r7, #8]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	3301      	adds	r3, #1
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	dbf1      	blt.n	80015de <_write+0x12>
  }
  return len;
 80015fa:	687b      	ldr	r3, [r7, #4]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_close>:

int _close(int file)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001610:	4618      	mov	r0, r3
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800162c:	605a      	str	r2, [r3, #4]
  return 0;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <_isatty>:

int _isatty(int file)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001644:	2301      	movs	r3, #1
}
 8001646:	4618      	mov	r0, r3
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001652:	b480      	push	{r7}
 8001654:	b085      	sub	sp, #20
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <_sbrk+0x5c>)
 8001676:	4b15      	ldr	r3, [pc, #84]	@ (80016cc <_sbrk+0x60>)
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001680:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d102      	bne.n	800168e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001688:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <_sbrk+0x64>)
 800168a:	4a12      	ldr	r2, [pc, #72]	@ (80016d4 <_sbrk+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800168e:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <_sbrk+0x64>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	429a      	cmp	r2, r3
 800169a:	d207      	bcs.n	80016ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800169c:	f007 f86a 	bl	8008774 <__errno>
 80016a0:	4603      	mov	r3, r0
 80016a2:	220c      	movs	r2, #12
 80016a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016a6:	f04f 33ff 	mov.w	r3, #4294967295
 80016aa:	e009      	b.n	80016c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <_sbrk+0x64>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016b2:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <_sbrk+0x64>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	4a05      	ldr	r2, [pc, #20]	@ (80016d0 <_sbrk+0x64>)
 80016bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016be:	68fb      	ldr	r3, [r7, #12]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20018000 	.word	0x20018000
 80016cc:	00000400 	.word	0x00000400
 80016d0:	200000ec 	.word	0x200000ec
 80016d4:	20001c20 	.word	0x20001c20

080016d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <SystemInit+0x20>)
 80016de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <SystemInit+0x20>)
 80016e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	@ 0x28
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001702:	f107 031c 	add.w	r3, r7, #28
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800170e:	463b      	mov	r3, r7
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
 800171c:	615a      	str	r2, [r3, #20]
 800171e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001720:	4b21      	ldr	r3, [pc, #132]	@ (80017a8 <MX_TIM3_Init+0xac>)
 8001722:	4a22      	ldr	r2, [pc, #136]	@ (80017ac <MX_TIM3_Init+0xb0>)
 8001724:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001726:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <MX_TIM3_Init+0xac>)
 8001728:	224f      	movs	r2, #79	@ 0x4f
 800172a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172c:	4b1e      	ldr	r3, [pc, #120]	@ (80017a8 <MX_TIM3_Init+0xac>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001732:	4b1d      	ldr	r3, [pc, #116]	@ (80017a8 <MX_TIM3_Init+0xac>)
 8001734:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001738:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173a:	4b1b      	ldr	r3, [pc, #108]	@ (80017a8 <MX_TIM3_Init+0xac>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001740:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <MX_TIM3_Init+0xac>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001746:	4818      	ldr	r0, [pc, #96]	@ (80017a8 <MX_TIM3_Init+0xac>)
 8001748:	f002 fc72 	bl	8004030 <HAL_TIM_PWM_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001752:	f7ff fe9c 	bl	800148e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800175e:	f107 031c 	add.w	r3, r7, #28
 8001762:	4619      	mov	r1, r3
 8001764:	4810      	ldr	r0, [pc, #64]	@ (80017a8 <MX_TIM3_Init+0xac>)
 8001766:	f003 fa77 	bl	8004c58 <HAL_TIMEx_MasterConfigSynchronization>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001770:	f7ff fe8d 	bl	800148e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001774:	2360      	movs	r3, #96	@ 0x60
 8001776:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 25;
 8001778:	2319      	movs	r3, #25
 800177a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001784:	463b      	mov	r3, r7
 8001786:	2200      	movs	r2, #0
 8001788:	4619      	mov	r1, r3
 800178a:	4807      	ldr	r0, [pc, #28]	@ (80017a8 <MX_TIM3_Init+0xac>)
 800178c:	f002 fdae 	bl	80042ec <HAL_TIM_PWM_ConfigChannel>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001796:	f7ff fe7a 	bl	800148e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800179a:	4803      	ldr	r0, [pc, #12]	@ (80017a8 <MX_TIM3_Init+0xac>)
 800179c:	f000 f828 	bl	80017f0 <HAL_TIM_MspPostInit>

}
 80017a0:	bf00      	nop
 80017a2:	3728      	adds	r7, #40	@ 0x28
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200000f0 	.word	0x200000f0
 80017ac:	40000400 	.word	0x40000400

080017b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <HAL_TIM_PWM_MspInit+0x38>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d10b      	bne.n	80017da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <HAL_TIM_PWM_MspInit+0x3c>)
 80017c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c6:	4a09      	ldr	r2, [pc, #36]	@ (80017ec <HAL_TIM_PWM_MspInit+0x3c>)
 80017c8:	f043 0302 	orr.w	r3, r3, #2
 80017cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <HAL_TIM_PWM_MspInit+0x3c>)
 80017d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80017da:	bf00      	nop
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40000400 	.word	0x40000400
 80017ec:	40021000 	.word	0x40021000

080017f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a11      	ldr	r2, [pc, #68]	@ (8001854 <HAL_TIM_MspPostInit+0x64>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d11c      	bne.n	800184c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <HAL_TIM_MspPostInit+0x68>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	4a10      	ldr	r2, [pc, #64]	@ (8001858 <HAL_TIM_MspPostInit+0x68>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <HAL_TIM_MspPostInit+0x68>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60bb      	str	r3, [r7, #8]
 8001828:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800182a:	2340      	movs	r3, #64	@ 0x40
 800182c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182e:	2302      	movs	r3, #2
 8001830:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800183a:	2302      	movs	r3, #2
 800183c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 030c 	add.w	r3, r7, #12
 8001842:	4619      	mov	r1, r3
 8001844:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001848:	f000 fa70 	bl	8001d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800184c:	bf00      	nop
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40000400 	.word	0x40000400
 8001858:	40021000 	.word	0x40021000

0800185c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001860:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001862:	4a15      	ldr	r2, [pc, #84]	@ (80018b8 <MX_USART2_UART_Init+0x5c>)
 8001864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001866:	4b13      	ldr	r3, [pc, #76]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001868:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800186c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001876:	2200      	movs	r2, #0
 8001878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001882:	220c      	movs	r2, #12
 8001884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800188c:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001892:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 8001894:	2200      	movs	r2, #0
 8001896:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 800189a:	2200      	movs	r2, #0
 800189c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <MX_USART2_UART_Init+0x58>)
 80018a0:	f003 fa62 	bl	8004d68 <HAL_UART_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018aa:	f7ff fdf0 	bl	800148e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	2000013c 	.word	0x2000013c
 80018b8:	40004400 	.word	0x40004400

080018bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b0ac      	sub	sp, #176	@ 0xb0
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	2288      	movs	r2, #136	@ 0x88
 80018da:	2100      	movs	r1, #0
 80018dc:	4618      	mov	r0, r3
 80018de:	f006 fefa 	bl	80086d6 <memset>
  if(uartHandle->Instance==USART2)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a21      	ldr	r2, [pc, #132]	@ (800196c <HAL_UART_MspInit+0xb0>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d13b      	bne.n	8001964 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018ec:	2302      	movs	r3, #2
 80018ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018f0:	2300      	movs	r3, #0
 80018f2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4618      	mov	r0, r3
 80018fa:	f001 fedd 	bl	80036b8 <HAL_RCCEx_PeriphCLKConfig>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001904:	f7ff fdc3 	bl	800148e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001908:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <HAL_UART_MspInit+0xb4>)
 800190a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190c:	4a18      	ldr	r2, [pc, #96]	@ (8001970 <HAL_UART_MspInit+0xb4>)
 800190e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001912:	6593      	str	r3, [r2, #88]	@ 0x58
 8001914:	4b16      	ldr	r3, [pc, #88]	@ (8001970 <HAL_UART_MspInit+0xb4>)
 8001916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001920:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <HAL_UART_MspInit+0xb4>)
 8001922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001924:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <HAL_UART_MspInit+0xb4>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192c:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HAL_UART_MspInit+0xb4>)
 800192e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001938:	230c      	movs	r3, #12
 800193a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	2302      	movs	r3, #2
 8001940:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194a:	2303      	movs	r3, #3
 800194c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001950:	2307      	movs	r3, #7
 8001952:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001956:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800195a:	4619      	mov	r1, r3
 800195c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001960:	f000 f9e4 	bl	8001d2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001964:	bf00      	nop
 8001966:	37b0      	adds	r7, #176	@ 0xb0
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40004400 	.word	0x40004400
 8001970:	40021000 	.word	0x40021000

08001974 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001974:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001978:	f7ff feae 	bl	80016d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800197c:	480c      	ldr	r0, [pc, #48]	@ (80019b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800197e:	490d      	ldr	r1, [pc, #52]	@ (80019b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001980:	4a0d      	ldr	r2, [pc, #52]	@ (80019b8 <LoopForever+0xe>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001984:	e002      	b.n	800198c <LoopCopyDataInit>

08001986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198a:	3304      	adds	r3, #4

0800198c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800198c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001990:	d3f9      	bcc.n	8001986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001992:	4a0a      	ldr	r2, [pc, #40]	@ (80019bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001994:	4c0a      	ldr	r4, [pc, #40]	@ (80019c0 <LoopForever+0x16>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001998:	e001      	b.n	800199e <LoopFillZerobss>

0800199a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800199c:	3204      	adds	r2, #4

0800199e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a0:	d3fb      	bcc.n	800199a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a2:	f006 feed 	bl	8008780 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019a6:	f7ff fd05 	bl	80013b4 <main>

080019aa <LoopForever>:

LoopForever:
    b LoopForever
 80019aa:	e7fe      	b.n	80019aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80019b8:	08009a8c 	.word	0x08009a8c
  ldr r2, =_sbss
 80019bc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80019c0:	20001c1c 	.word	0x20001c1c

080019c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019c4:	e7fe      	b.n	80019c4 <ADC1_2_IRQHandler>
	...

080019c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019ce:	2300      	movs	r3, #0
 80019d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a04 <HAL_Init+0x3c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001a04 <HAL_Init+0x3c>)
 80019d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019de:	2003      	movs	r0, #3
 80019e0:	f000 f962 	bl	8001ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019e4:	200f      	movs	r0, #15
 80019e6:	f000 f80f 	bl	8001a08 <HAL_InitTick>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d002      	beq.n	80019f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	71fb      	strb	r3, [r7, #7]
 80019f4:	e001      	b.n	80019fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019f6:	f7ff fd51 	bl	800149c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019fa:	79fb      	ldrb	r3, [r7, #7]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40022000 	.word	0x40022000

08001a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a10:	2300      	movs	r3, #0
 8001a12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a14:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <HAL_InitTick+0x6c>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d023      	beq.n	8001a64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <HAL_InitTick+0x70>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <HAL_InitTick+0x6c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f96d 	bl	8001d12 <HAL_SYSTICK_Config>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10f      	bne.n	8001a5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b0f      	cmp	r3, #15
 8001a42:	d809      	bhi.n	8001a58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a44:	2200      	movs	r2, #0
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	f04f 30ff 	mov.w	r0, #4294967295
 8001a4c:	f000 f937 	bl	8001cbe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a50:	4a0a      	ldr	r2, [pc, #40]	@ (8001a7c <HAL_InitTick+0x74>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	e007      	b.n	8001a68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	73fb      	strb	r3, [r7, #15]
 8001a5c:	e004      	b.n	8001a68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	73fb      	strb	r3, [r7, #15]
 8001a62:	e001      	b.n	8001a68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000008 	.word	0x20000008
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	20000004 	.word	0x20000004

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	200001c4 	.word	0x200001c4

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	200001c4 	.word	0x200001c4

08001ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac8:	f7ff ffee 	bl	8001aa8 <HAL_GetTick>
 8001acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad8:	d005      	beq.n	8001ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_Delay+0x44>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ae6:	bf00      	nop
 8001ae8:	f7ff ffde 	bl	8001aa8 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d8f7      	bhi.n	8001ae8 <HAL_Delay+0x28>
  {
  }
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000008 	.word	0x20000008

08001b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b3a:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	60d3      	str	r3, [r2, #12]
}
 8001b40:	bf00      	nop
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b54:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <__NVIC_GetPriorityGrouping+0x18>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	f003 0307 	and.w	r3, r3, #7
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	db0b      	blt.n	8001b96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f003 021f 	and.w	r2, r3, #31
 8001b84:	4907      	ldr	r1, [pc, #28]	@ (8001ba4 <__NVIC_EnableIRQ+0x38>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	095b      	lsrs	r3, r3, #5
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000e100 	.word	0xe000e100

08001ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	6039      	str	r1, [r7, #0]
 8001bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	db0a      	blt.n	8001bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	490c      	ldr	r1, [pc, #48]	@ (8001bf4 <__NVIC_SetPriority+0x4c>)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	0112      	lsls	r2, r2, #4
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	440b      	add	r3, r1
 8001bcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd0:	e00a      	b.n	8001be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4908      	ldr	r1, [pc, #32]	@ (8001bf8 <__NVIC_SetPriority+0x50>)
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	3b04      	subs	r3, #4
 8001be0:	0112      	lsls	r2, r2, #4
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	440b      	add	r3, r1
 8001be6:	761a      	strb	r2, [r3, #24]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000e100 	.word	0xe000e100
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b089      	sub	sp, #36	@ 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f1c3 0307 	rsb	r3, r3, #7
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	bf28      	it	cs
 8001c1a:	2304      	movcs	r3, #4
 8001c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	3304      	adds	r3, #4
 8001c22:	2b06      	cmp	r3, #6
 8001c24:	d902      	bls.n	8001c2c <NVIC_EncodePriority+0x30>
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3b03      	subs	r3, #3
 8001c2a:	e000      	b.n	8001c2e <NVIC_EncodePriority+0x32>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	401a      	ands	r2, r3
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c44:	f04f 31ff 	mov.w	r1, #4294967295
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4e:	43d9      	mvns	r1, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	4313      	orrs	r3, r2
         );
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3724      	adds	r7, #36	@ 0x24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c74:	d301      	bcc.n	8001c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c76:	2301      	movs	r3, #1
 8001c78:	e00f      	b.n	8001c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca4 <SysTick_Config+0x40>)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c82:	210f      	movs	r1, #15
 8001c84:	f04f 30ff 	mov.w	r0, #4294967295
 8001c88:	f7ff ff8e 	bl	8001ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <SysTick_Config+0x40>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c92:	4b04      	ldr	r3, [pc, #16]	@ (8001ca4 <SysTick_Config+0x40>)
 8001c94:	2207      	movs	r2, #7
 8001c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	e000e010 	.word	0xe000e010

08001ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ff29 	bl	8001b08 <__NVIC_SetPriorityGrouping>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd0:	f7ff ff3e 	bl	8001b50 <__NVIC_GetPriorityGrouping>
 8001cd4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	68b9      	ldr	r1, [r7, #8]
 8001cda:	6978      	ldr	r0, [r7, #20]
 8001cdc:	f7ff ff8e 	bl	8001bfc <NVIC_EncodePriority>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff5d 	bl	8001ba8 <__NVIC_SetPriority>
}
 8001cee:	bf00      	nop
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff ff31 	bl	8001b6c <__NVIC_EnableIRQ>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b082      	sub	sp, #8
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff ffa2 	bl	8001c64 <SysTick_Config>
 8001d20:	4603      	mov	r3, r0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d3a:	e17f      	b.n	800203c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	2101      	movs	r1, #1
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	fa01 f303 	lsl.w	r3, r1, r3
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f000 8171 	beq.w	8002036 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d005      	beq.n	8001d6c <HAL_GPIO_Init+0x40>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f003 0303 	and.w	r3, r3, #3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d130      	bne.n	8001dce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	2203      	movs	r2, #3
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001da2:	2201      	movs	r2, #1
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4013      	ands	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	091b      	lsrs	r3, r3, #4
 8001db8:	f003 0201 	and.w	r2, r3, #1
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 0303 	and.w	r3, r3, #3
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d118      	bne.n	8001e0c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001de0:	2201      	movs	r2, #1
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	08db      	lsrs	r3, r3, #3
 8001df6:	f003 0201 	and.w	r2, r3, #1
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d017      	beq.n	8001e48 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	2203      	movs	r2, #3
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d123      	bne.n	8001e9c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	08da      	lsrs	r2, r3, #3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3208      	adds	r2, #8
 8001e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	220f      	movs	r2, #15
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	4013      	ands	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	691a      	ldr	r2, [r3, #16]
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f003 0307 	and.w	r3, r3, #7
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	08da      	lsrs	r2, r3, #3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	3208      	adds	r2, #8
 8001e96:	6939      	ldr	r1, [r7, #16]
 8001e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0203 	and.w	r2, r3, #3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f000 80ac 	beq.w	8002036 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ede:	4b5f      	ldr	r3, [pc, #380]	@ (800205c <HAL_GPIO_Init+0x330>)
 8001ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee2:	4a5e      	ldr	r2, [pc, #376]	@ (800205c <HAL_GPIO_Init+0x330>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eea:	4b5c      	ldr	r3, [pc, #368]	@ (800205c <HAL_GPIO_Init+0x330>)
 8001eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ef6:	4a5a      	ldr	r2, [pc, #360]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	089b      	lsrs	r3, r3, #2
 8001efc:	3302      	adds	r3, #2
 8001efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	f003 0303 	and.w	r3, r3, #3
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f20:	d025      	beq.n	8001f6e <HAL_GPIO_Init+0x242>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4f      	ldr	r2, [pc, #316]	@ (8002064 <HAL_GPIO_Init+0x338>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d01f      	beq.n	8001f6a <HAL_GPIO_Init+0x23e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4e      	ldr	r2, [pc, #312]	@ (8002068 <HAL_GPIO_Init+0x33c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d019      	beq.n	8001f66 <HAL_GPIO_Init+0x23a>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4d      	ldr	r2, [pc, #308]	@ (800206c <HAL_GPIO_Init+0x340>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d013      	beq.n	8001f62 <HAL_GPIO_Init+0x236>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4c      	ldr	r2, [pc, #304]	@ (8002070 <HAL_GPIO_Init+0x344>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00d      	beq.n	8001f5e <HAL_GPIO_Init+0x232>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a4b      	ldr	r2, [pc, #300]	@ (8002074 <HAL_GPIO_Init+0x348>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d007      	beq.n	8001f5a <HAL_GPIO_Init+0x22e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a4a      	ldr	r2, [pc, #296]	@ (8002078 <HAL_GPIO_Init+0x34c>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d101      	bne.n	8001f56 <HAL_GPIO_Init+0x22a>
 8001f52:	2306      	movs	r3, #6
 8001f54:	e00c      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f56:	2307      	movs	r3, #7
 8001f58:	e00a      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f5a:	2305      	movs	r3, #5
 8001f5c:	e008      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f5e:	2304      	movs	r3, #4
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f62:	2303      	movs	r3, #3
 8001f64:	e004      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f66:	2302      	movs	r3, #2
 8001f68:	e002      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <HAL_GPIO_Init+0x244>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	f002 0203 	and.w	r2, r2, #3
 8001f76:	0092      	lsls	r2, r2, #2
 8001f78:	4093      	lsls	r3, r2
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f80:	4937      	ldr	r1, [pc, #220]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	3302      	adds	r3, #2
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f8e:	4b3b      	ldr	r3, [pc, #236]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	43db      	mvns	r3, r3
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fb2:	4a32      	ldr	r2, [pc, #200]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fb8:	4b30      	ldr	r3, [pc, #192]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fdc:	4a27      	ldr	r2, [pc, #156]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fe2:	4b26      	ldr	r3, [pc, #152]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	43db      	mvns	r3, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002006:	4a1d      	ldr	r2, [pc, #116]	@ (800207c <HAL_GPIO_Init+0x350>)
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800200c:	4b1b      	ldr	r3, [pc, #108]	@ (800207c <HAL_GPIO_Init+0x350>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	43db      	mvns	r3, r3
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4013      	ands	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002030:	4a12      	ldr	r2, [pc, #72]	@ (800207c <HAL_GPIO_Init+0x350>)
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3301      	adds	r3, #1
 800203a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	fa22 f303 	lsr.w	r3, r2, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	f47f ae78 	bne.w	8001d3c <HAL_GPIO_Init+0x10>
  }
}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	371c      	adds	r7, #28
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40021000 	.word	0x40021000
 8002060:	40010000 	.word	0x40010000
 8002064:	48000400 	.word	0x48000400
 8002068:	48000800 	.word	0x48000800
 800206c:	48000c00 	.word	0x48000c00
 8002070:	48001000 	.word	0x48001000
 8002074:	48001400 	.word	0x48001400
 8002078:	48001800 	.word	0x48001800
 800207c:	40010400 	.word	0x40010400

08002080 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	887b      	ldrh	r3, [r7, #2]
 8002092:	4013      	ands	r3, r2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002098:	2301      	movs	r3, #1
 800209a:	73fb      	strb	r3, [r7, #15]
 800209c:	e001      	b.n	80020a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800209e:	2300      	movs	r3, #0
 80020a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	807b      	strh	r3, [r7, #2]
 80020bc:	4613      	mov	r3, r2
 80020be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020c0:	787b      	ldrb	r3, [r7, #1]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020cc:	e002      	b.n	80020d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ce:	887a      	ldrh	r2, [r7, #2]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020ea:	4b08      	ldr	r3, [pc, #32]	@ (800210c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020ec:	695a      	ldr	r2, [r3, #20]
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	4013      	ands	r3, r2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d006      	beq.n	8002104 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020f6:	4a05      	ldr	r2, [pc, #20]	@ (800210c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020f8:	88fb      	ldrh	r3, [r7, #6]
 80020fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020fc:	88fb      	ldrh	r3, [r7, #6]
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f806 	bl	8002110 <HAL_GPIO_EXTI_Callback>
  }
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40010400 	.word	0x40010400

08002110 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e08d      	b.n	8002254 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b00      	cmp	r3, #0
 8002142:	d106      	bne.n	8002152 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff f825 	bl	800119c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2224      	movs	r2, #36	@ 0x24
 8002156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 0201 	bic.w	r2, r2, #1
 8002168:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002176:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002186:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d107      	bne.n	80021a0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800219c:	609a      	str	r2, [r3, #8]
 800219e:	e006      	b.n	80021ae <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80021ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d108      	bne.n	80021c8 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	e007      	b.n	80021d8 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021d6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021ea:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021fa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	691a      	ldr	r2, [r3, #16]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69d9      	ldr	r1, [r3, #28]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a1a      	ldr	r2, [r3, #32]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f042 0201 	orr.w	r2, r2, #1
 8002234:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	460b      	mov	r3, r1
 800226a:	817b      	strh	r3, [r7, #10]
 800226c:	4613      	mov	r3, r2
 800226e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	f040 80fd 	bne.w	8002478 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_I2C_Master_Transmit+0x30>
 8002288:	2302      	movs	r3, #2
 800228a:	e0f6      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002294:	f7ff fc08 	bl	8001aa8 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	2319      	movs	r3, #25
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f914 	bl	80024d4 <I2C_WaitOnFlagUntilTimeout>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e0e1      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2221      	movs	r2, #33	@ 0x21
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2210      	movs	r2, #16
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	893a      	ldrh	r2, [r7, #8]
 80022d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2bff      	cmp	r3, #255	@ 0xff
 80022e6:	d906      	bls.n	80022f6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	22ff      	movs	r2, #255	@ 0xff
 80022ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80022ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e007      	b.n	8002306 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002300:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002304:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800230a:	2b00      	cmp	r3, #0
 800230c:	d024      	beq.n	8002358 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	781a      	ldrb	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002328:	b29b      	uxth	r3, r3
 800232a:	3b01      	subs	r3, #1
 800232c:	b29a      	uxth	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002336:	3b01      	subs	r3, #1
 8002338:	b29a      	uxth	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002342:	b2db      	uxtb	r3, r3
 8002344:	3301      	adds	r3, #1
 8002346:	b2da      	uxtb	r2, r3
 8002348:	8979      	ldrh	r1, [r7, #10]
 800234a:	4b4e      	ldr	r3, [pc, #312]	@ (8002484 <HAL_I2C_Master_Transmit+0x228>)
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 fa83 	bl	800285c <I2C_TransferConfig>
 8002356:	e066      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800235c:	b2da      	uxtb	r2, r3
 800235e:	8979      	ldrh	r1, [r7, #10]
 8002360:	4b48      	ldr	r3, [pc, #288]	@ (8002484 <HAL_I2C_Master_Transmit+0x228>)
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fa78 	bl	800285c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800236c:	e05b      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	6a39      	ldr	r1, [r7, #32]
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f907 	bl	8002586 <I2C_WaitOnTXISFlagUntilTimeout>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e07b      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002386:	781a      	ldrb	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800239c:	b29b      	uxth	r3, r3
 800239e:	3b01      	subs	r3, #1
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023aa:	3b01      	subs	r3, #1
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d034      	beq.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d130      	bne.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	2200      	movs	r2, #0
 80023cc:	2180      	movs	r1, #128	@ 0x80
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 f880 	bl	80024d4 <I2C_WaitOnFlagUntilTimeout>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e04d      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	2bff      	cmp	r3, #255	@ 0xff
 80023e6:	d90e      	bls.n	8002406 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	22ff      	movs	r2, #255	@ 0xff
 80023ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	8979      	ldrh	r1, [r7, #10]
 80023f6:	2300      	movs	r3, #0
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 fa2c 	bl	800285c <I2C_TransferConfig>
 8002404:	e00f      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002414:	b2da      	uxtb	r2, r3
 8002416:	8979      	ldrh	r1, [r7, #10]
 8002418:	2300      	movs	r3, #0
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 fa1b 	bl	800285c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800242a:	b29b      	uxth	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d19e      	bne.n	800236e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	6a39      	ldr	r1, [r7, #32]
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f8ed 	bl	8002614 <I2C_WaitOnSTOPFlagUntilTimeout>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e01a      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2220      	movs	r2, #32
 800244a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6859      	ldr	r1, [r3, #4]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <HAL_I2C_Master_Transmit+0x22c>)
 8002458:	400b      	ands	r3, r1
 800245a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	e000      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002478:	2302      	movs	r3, #2
  }
}
 800247a:	4618      	mov	r0, r3
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	80002000 	.word	0x80002000
 8002488:	fe00e800 	.word	0xfe00e800

0800248c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d103      	bne.n	80024aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2200      	movs	r2, #0
 80024a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d007      	beq.n	80024c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699a      	ldr	r2, [r3, #24]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	619a      	str	r2, [r3, #24]
  }
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	603b      	str	r3, [r7, #0]
 80024e0:	4613      	mov	r3, r2
 80024e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024e4:	e03b      	b.n	800255e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	6839      	ldr	r1, [r7, #0]
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f000 f8d6 	bl	800269c <I2C_IsErrorOccurred>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e041      	b.n	800257e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002500:	d02d      	beq.n	800255e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002502:	f7ff fad1 	bl	8001aa8 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d302      	bcc.n	8002518 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d122      	bne.n	800255e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	699a      	ldr	r2, [r3, #24]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	4013      	ands	r3, r2
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	429a      	cmp	r2, r3
 8002526:	bf0c      	ite	eq
 8002528:	2301      	moveq	r3, #1
 800252a:	2300      	movne	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	79fb      	ldrb	r3, [r7, #7]
 8002532:	429a      	cmp	r2, r3
 8002534:	d113      	bne.n	800255e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253a:	f043 0220 	orr.w	r2, r3, #32
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e00f      	b.n	800257e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	699a      	ldr	r2, [r3, #24]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	4013      	ands	r3, r2
 8002568:	68ba      	ldr	r2, [r7, #8]
 800256a:	429a      	cmp	r2, r3
 800256c:	bf0c      	ite	eq
 800256e:	2301      	moveq	r3, #1
 8002570:	2300      	movne	r3, #0
 8002572:	b2db      	uxtb	r3, r3
 8002574:	461a      	mov	r2, r3
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	429a      	cmp	r2, r3
 800257a:	d0b4      	beq.n	80024e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b084      	sub	sp, #16
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002592:	e033      	b.n	80025fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	68b9      	ldr	r1, [r7, #8]
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f000 f87f 	bl	800269c <I2C_IsErrorOccurred>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e031      	b.n	800260c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ae:	d025      	beq.n	80025fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b0:	f7ff fa7a 	bl	8001aa8 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d302      	bcc.n	80025c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d11a      	bne.n	80025fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d013      	beq.n	80025fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d8:	f043 0220 	orr.w	r2, r3, #32
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e007      	b.n	800260c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b02      	cmp	r3, #2
 8002608:	d1c4      	bne.n	8002594 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002620:	e02f      	b.n	8002682 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 f838 	bl	800269c <I2C_IsErrorOccurred>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e02d      	b.n	8002692 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002636:	f7ff fa37 	bl	8001aa8 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	429a      	cmp	r2, r3
 8002644:	d302      	bcc.n	800264c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d11a      	bne.n	8002682 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b20      	cmp	r3, #32
 8002658:	d013      	beq.n	8002682 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265e:	f043 0220 	orr.w	r2, r3, #32
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2220      	movs	r2, #32
 800266a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e007      	b.n	8002692 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	f003 0320 	and.w	r3, r3, #32
 800268c:	2b20      	cmp	r3, #32
 800268e:	d1c8      	bne.n	8002622 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08a      	sub	sp, #40	@ 0x28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026a8:	2300      	movs	r3, #0
 80026aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	f003 0310 	and.w	r3, r3, #16
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d068      	beq.n	800279a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2210      	movs	r2, #16
 80026ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026d0:	e049      	b.n	8002766 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d8:	d045      	beq.n	8002766 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026da:	f7ff f9e5 	bl	8001aa8 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d302      	bcc.n	80026f0 <I2C_IsErrorOccurred+0x54>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d13a      	bne.n	8002766 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002702:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800270e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002712:	d121      	bne.n	8002758 <I2C_IsErrorOccurred+0xbc>
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800271a:	d01d      	beq.n	8002758 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800271c:	7cfb      	ldrb	r3, [r7, #19]
 800271e:	2b20      	cmp	r3, #32
 8002720:	d01a      	beq.n	8002758 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002730:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002732:	f7ff f9b9 	bl	8001aa8 <HAL_GetTick>
 8002736:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002738:	e00e      	b.n	8002758 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800273a:	f7ff f9b5 	bl	8001aa8 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b19      	cmp	r3, #25
 8002746:	d907      	bls.n	8002758 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	f043 0320 	orr.w	r3, r3, #32
 800274e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002756:	e006      	b.n	8002766 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	f003 0320 	and.w	r3, r3, #32
 8002762:	2b20      	cmp	r3, #32
 8002764:	d1e9      	bne.n	800273a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	f003 0320 	and.w	r3, r3, #32
 8002770:	2b20      	cmp	r3, #32
 8002772:	d003      	beq.n	800277c <I2C_IsErrorOccurred+0xe0>
 8002774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0aa      	beq.n	80026d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800277c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002780:	2b00      	cmp	r3, #0
 8002782:	d103      	bne.n	800278c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2220      	movs	r2, #32
 800278a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800278c:	6a3b      	ldr	r3, [r7, #32]
 800278e:	f043 0304 	orr.w	r3, r3, #4
 8002792:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00b      	beq.n	80027c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00b      	beq.n	80027e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80027ce:	6a3b      	ldr	r3, [r7, #32]
 80027d0:	f043 0308 	orr.w	r3, r3, #8
 80027d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d00b      	beq.n	8002808 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80027f0:	6a3b      	ldr	r3, [r7, #32]
 80027f2:	f043 0302 	orr.w	r3, r3, #2
 80027f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002800:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800280c:	2b00      	cmp	r3, #0
 800280e:	d01c      	beq.n	800284a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f7ff fe3b 	bl	800248c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6859      	ldr	r1, [r3, #4]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <I2C_IsErrorOccurred+0x1bc>)
 8002822:	400b      	ands	r3, r1
 8002824:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800282a:	6a3b      	ldr	r3, [r7, #32]
 800282c:	431a      	orrs	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2220      	movs	r2, #32
 8002836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800284a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800284e:	4618      	mov	r0, r3
 8002850:	3728      	adds	r7, #40	@ 0x28
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	fe00e800 	.word	0xfe00e800

0800285c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	607b      	str	r3, [r7, #4]
 8002866:	460b      	mov	r3, r1
 8002868:	817b      	strh	r3, [r7, #10]
 800286a:	4613      	mov	r3, r2
 800286c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800286e:	897b      	ldrh	r3, [r7, #10]
 8002870:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002874:	7a7b      	ldrb	r3, [r7, #9]
 8002876:	041b      	lsls	r3, r3, #16
 8002878:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800287c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002882:	6a3b      	ldr	r3, [r7, #32]
 8002884:	4313      	orrs	r3, r2
 8002886:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800288a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	0d5b      	lsrs	r3, r3, #21
 8002896:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800289a:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <I2C_TransferConfig+0x60>)
 800289c:	430b      	orrs	r3, r1
 800289e:	43db      	mvns	r3, r3
 80028a0:	ea02 0103 	and.w	r1, r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80028ae:	bf00      	nop
 80028b0:	371c      	adds	r7, #28
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	03ff63ff 	.word	0x03ff63ff

080028c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	d138      	bne.n	8002948 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d101      	bne.n	80028e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028e0:	2302      	movs	r3, #2
 80028e2:	e032      	b.n	800294a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2224      	movs	r2, #36	@ 0x24
 80028f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0201 	bic.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002912:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6819      	ldr	r1, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2220      	movs	r2, #32
 8002938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	e000      	b.n	800294a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002948:	2302      	movs	r3, #2
  }
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002956:	b480      	push	{r7}
 8002958:	b085      	sub	sp, #20
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b20      	cmp	r3, #32
 800296a:	d139      	bne.n	80029e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002972:	2b01      	cmp	r3, #1
 8002974:	d101      	bne.n	800297a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002976:	2302      	movs	r3, #2
 8002978:	e033      	b.n	80029e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2224      	movs	r2, #36	@ 0x24
 8002986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0201 	bic.w	r2, r2, #1
 8002998:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80029a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	021b      	lsls	r3, r3, #8
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 0201 	orr.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2220      	movs	r2, #32
 80029d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	e000      	b.n	80029e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029e0:	2302      	movs	r3, #2
  }
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029f4:	4b04      	ldr	r3, [pc, #16]	@ (8002a08 <HAL_PWREx_GetVoltageRange+0x18>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40007000 	.word	0x40007000

08002a0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a1a:	d130      	bne.n	8002a7e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a1c:	4b23      	ldr	r3, [pc, #140]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a28:	d038      	beq.n	8002a9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a32:	4a1e      	ldr	r2, [pc, #120]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2232      	movs	r2, #50	@ 0x32
 8002a40:	fb02 f303 	mul.w	r3, r2, r3
 8002a44:	4a1b      	ldr	r2, [pc, #108]	@ (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a46:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4a:	0c9b      	lsrs	r3, r3, #18
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a50:	e002      	b.n	8002a58 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	3b01      	subs	r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a58:	4b14      	ldr	r3, [pc, #80]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a64:	d102      	bne.n	8002a6c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1f2      	bne.n	8002a52 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a78:	d110      	bne.n	8002a9c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e00f      	b.n	8002a9e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a8a:	d007      	beq.n	8002a9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a8c:	4b07      	ldr	r3, [pc, #28]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a94:	4a05      	ldr	r2, [pc, #20]	@ (8002aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a9a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40007000 	.word	0x40007000
 8002ab0:	20000000 	.word	0x20000000
 8002ab4:	431bde83 	.word	0x431bde83

08002ab8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b088      	sub	sp, #32
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e3ca      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aca:	4b97      	ldr	r3, [pc, #604]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 030c 	and.w	r3, r3, #12
 8002ad2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ad4:	4b94      	ldr	r3, [pc, #592]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	f003 0303 	and.w	r3, r3, #3
 8002adc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0310 	and.w	r3, r3, #16
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 80e4 	beq.w	8002cb4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d007      	beq.n	8002b02 <HAL_RCC_OscConfig+0x4a>
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	2b0c      	cmp	r3, #12
 8002af6:	f040 808b 	bne.w	8002c10 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	f040 8087 	bne.w	8002c10 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b02:	4b89      	ldr	r3, [pc, #548]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d005      	beq.n	8002b1a <HAL_RCC_OscConfig+0x62>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e3a2      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1a      	ldr	r2, [r3, #32]
 8002b1e:	4b82      	ldr	r3, [pc, #520]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d004      	beq.n	8002b34 <HAL_RCC_OscConfig+0x7c>
 8002b2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b32:	e005      	b.n	8002b40 <HAL_RCC_OscConfig+0x88>
 8002b34:	4b7c      	ldr	r3, [pc, #496]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b3a:	091b      	lsrs	r3, r3, #4
 8002b3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d223      	bcs.n	8002b8c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fd55 	bl	80035f8 <RCC_SetFlashLatencyFromMSIRange>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e383      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b58:	4b73      	ldr	r3, [pc, #460]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a72      	ldr	r2, [pc, #456]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b5e:	f043 0308 	orr.w	r3, r3, #8
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	4b70      	ldr	r3, [pc, #448]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	496d      	ldr	r1, [pc, #436]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b76:	4b6c      	ldr	r3, [pc, #432]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	021b      	lsls	r3, r3, #8
 8002b84:	4968      	ldr	r1, [pc, #416]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	604b      	str	r3, [r1, #4]
 8002b8a:	e025      	b.n	8002bd8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b8c:	4b66      	ldr	r3, [pc, #408]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a65      	ldr	r2, [pc, #404]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b92:	f043 0308 	orr.w	r3, r3, #8
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	4b63      	ldr	r3, [pc, #396]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	4960      	ldr	r1, [pc, #384]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002baa:	4b5f      	ldr	r3, [pc, #380]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	021b      	lsls	r3, r3, #8
 8002bb8:	495b      	ldr	r1, [pc, #364]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 fd15 	bl	80035f8 <RCC_SetFlashLatencyFromMSIRange>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e343      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bd8:	f000 fc4a 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	4b52      	ldr	r3, [pc, #328]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	091b      	lsrs	r3, r3, #4
 8002be4:	f003 030f 	and.w	r3, r3, #15
 8002be8:	4950      	ldr	r1, [pc, #320]	@ (8002d2c <HAL_RCC_OscConfig+0x274>)
 8002bea:	5ccb      	ldrb	r3, [r1, r3]
 8002bec:	f003 031f 	and.w	r3, r3, #31
 8002bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf4:	4a4e      	ldr	r2, [pc, #312]	@ (8002d30 <HAL_RCC_OscConfig+0x278>)
 8002bf6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bf8:	4b4e      	ldr	r3, [pc, #312]	@ (8002d34 <HAL_RCC_OscConfig+0x27c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7fe ff03 	bl	8001a08 <HAL_InitTick>
 8002c02:	4603      	mov	r3, r0
 8002c04:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c06:	7bfb      	ldrb	r3, [r7, #15]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d052      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	e327      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d032      	beq.n	8002c7e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c18:	4b43      	ldr	r3, [pc, #268]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a42      	ldr	r2, [pc, #264]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c24:	f7fe ff40 	bl	8001aa8 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c2c:	f7fe ff3c 	bl	8001aa8 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e310      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d0f0      	beq.n	8002c2c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c4a:	4b37      	ldr	r3, [pc, #220]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a36      	ldr	r2, [pc, #216]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c50:	f043 0308 	orr.w	r3, r3, #8
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	4b34      	ldr	r3, [pc, #208]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	4931      	ldr	r1, [pc, #196]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c68:	4b2f      	ldr	r3, [pc, #188]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	021b      	lsls	r3, r3, #8
 8002c76:	492c      	ldr	r1, [pc, #176]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	604b      	str	r3, [r1, #4]
 8002c7c:	e01a      	b.n	8002cb4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a29      	ldr	r2, [pc, #164]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002c84:	f023 0301 	bic.w	r3, r3, #1
 8002c88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c8a:	f7fe ff0d 	bl	8001aa8 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c92:	f7fe ff09 	bl	8001aa8 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e2dd      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ca4:	4b20      	ldr	r3, [pc, #128]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1f0      	bne.n	8002c92 <HAL_RCC_OscConfig+0x1da>
 8002cb0:	e000      	b.n	8002cb4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cb2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d074      	beq.n	8002daa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d005      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x21a>
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	2b0c      	cmp	r3, #12
 8002cca:	d10e      	bne.n	8002cea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d10b      	bne.n	8002cea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d064      	beq.n	8002da8 <HAL_RCC_OscConfig+0x2f0>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d160      	bne.n	8002da8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e2ba      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cf2:	d106      	bne.n	8002d02 <HAL_RCC_OscConfig+0x24a>
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a0b      	ldr	r2, [pc, #44]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002cfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cfe:	6013      	str	r3, [r2, #0]
 8002d00:	e026      	b.n	8002d50 <HAL_RCC_OscConfig+0x298>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d0a:	d115      	bne.n	8002d38 <HAL_RCC_OscConfig+0x280>
 8002d0c:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a05      	ldr	r2, [pc, #20]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002d12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	4b03      	ldr	r3, [pc, #12]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a02      	ldr	r2, [pc, #8]	@ (8002d28 <HAL_RCC_OscConfig+0x270>)
 8002d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d22:	6013      	str	r3, [r2, #0]
 8002d24:	e014      	b.n	8002d50 <HAL_RCC_OscConfig+0x298>
 8002d26:	bf00      	nop
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	08009954 	.word	0x08009954
 8002d30:	20000000 	.word	0x20000000
 8002d34:	20000004 	.word	0x20000004
 8002d38:	4ba0      	ldr	r3, [pc, #640]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a9f      	ldr	r2, [pc, #636]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d42:	6013      	str	r3, [r2, #0]
 8002d44:	4b9d      	ldr	r3, [pc, #628]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a9c      	ldr	r2, [pc, #624]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d013      	beq.n	8002d80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d58:	f7fe fea6 	bl	8001aa8 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d60:	f7fe fea2 	bl	8001aa8 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b64      	cmp	r3, #100	@ 0x64
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e276      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d72:	4b92      	ldr	r3, [pc, #584]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0x2a8>
 8002d7e:	e014      	b.n	8002daa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d80:	f7fe fe92 	bl	8001aa8 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d88:	f7fe fe8e 	bl	8001aa8 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	@ 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e262      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d9a:	4b88      	ldr	r3, [pc, #544]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1f0      	bne.n	8002d88 <HAL_RCC_OscConfig+0x2d0>
 8002da6:	e000      	b.n	8002daa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d060      	beq.n	8002e78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d005      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x310>
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	2b0c      	cmp	r3, #12
 8002dc0:	d119      	bne.n	8002df6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d116      	bne.n	8002df6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dc8:	4b7c      	ldr	r3, [pc, #496]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d005      	beq.n	8002de0 <HAL_RCC_OscConfig+0x328>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e23f      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de0:	4b76      	ldr	r3, [pc, #472]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	061b      	lsls	r3, r3, #24
 8002dee:	4973      	ldr	r1, [pc, #460]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df4:	e040      	b.n	8002e78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d023      	beq.n	8002e46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dfe:	4b6f      	ldr	r3, [pc, #444]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a6e      	ldr	r2, [pc, #440]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0a:	f7fe fe4d 	bl	8001aa8 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e10:	e008      	b.n	8002e24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e12:	f7fe fe49 	bl	8001aa8 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e21d      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e24:	4b65      	ldr	r3, [pc, #404]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0f0      	beq.n	8002e12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e30:	4b62      	ldr	r3, [pc, #392]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	061b      	lsls	r3, r3, #24
 8002e3e:	495f      	ldr	r1, [pc, #380]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]
 8002e44:	e018      	b.n	8002e78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e46:	4b5d      	ldr	r3, [pc, #372]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a5c      	ldr	r2, [pc, #368]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e52:	f7fe fe29 	bl	8001aa8 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e5a:	f7fe fe25 	bl	8001aa8 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e1f9      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e6c:	4b53      	ldr	r3, [pc, #332]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f0      	bne.n	8002e5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d03c      	beq.n	8002efe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d01c      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e8c:	4b4b      	ldr	r3, [pc, #300]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e92:	4a4a      	ldr	r2, [pc, #296]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9c:	f7fe fe04 	bl	8001aa8 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea4:	f7fe fe00 	bl	8001aa8 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e1d4      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eb6:	4b41      	ldr	r3, [pc, #260]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0ef      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x3ec>
 8002ec4:	e01b      	b.n	8002efe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ecc:	4a3b      	ldr	r2, [pc, #236]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002ece:	f023 0301 	bic.w	r3, r3, #1
 8002ed2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed6:	f7fe fde7 	bl	8001aa8 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ede:	f7fe fde3 	bl	8001aa8 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e1b7      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ef0:	4b32      	ldr	r3, [pc, #200]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1ef      	bne.n	8002ede <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0304 	and.w	r3, r3, #4
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f000 80a6 	beq.w	8003058 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f10:	4b2a      	ldr	r3, [pc, #168]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10d      	bne.n	8002f38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f1c:	4b27      	ldr	r3, [pc, #156]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f20:	4a26      	ldr	r2, [pc, #152]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f26:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f28:	4b24      	ldr	r3, [pc, #144]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f30:	60bb      	str	r3, [r7, #8]
 8002f32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f34:	2301      	movs	r3, #1
 8002f36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f38:	4b21      	ldr	r3, [pc, #132]	@ (8002fc0 <HAL_RCC_OscConfig+0x508>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d118      	bne.n	8002f76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f44:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc0 <HAL_RCC_OscConfig+0x508>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a1d      	ldr	r2, [pc, #116]	@ (8002fc0 <HAL_RCC_OscConfig+0x508>)
 8002f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f50:	f7fe fdaa 	bl	8001aa8 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f58:	f7fe fda6 	bl	8001aa8 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e17a      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f6a:	4b15      	ldr	r3, [pc, #84]	@ (8002fc0 <HAL_RCC_OscConfig+0x508>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d108      	bne.n	8002f90 <HAL_RCC_OscConfig+0x4d8>
 8002f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f84:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f8e:	e029      	b.n	8002fe4 <HAL_RCC_OscConfig+0x52c>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	2b05      	cmp	r3, #5
 8002f96:	d115      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x50c>
 8002f98:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9e:	4a07      	ldr	r2, [pc, #28]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002fa0:	f043 0304 	orr.w	r3, r3, #4
 8002fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa8:	4b04      	ldr	r3, [pc, #16]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fae:	4a03      	ldr	r2, [pc, #12]	@ (8002fbc <HAL_RCC_OscConfig+0x504>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fb8:	e014      	b.n	8002fe4 <HAL_RCC_OscConfig+0x52c>
 8002fba:	bf00      	nop
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40007000 	.word	0x40007000
 8002fc4:	4b9c      	ldr	r3, [pc, #624]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8002fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fca:	4a9b      	ldr	r2, [pc, #620]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8002fcc:	f023 0301 	bic.w	r3, r3, #1
 8002fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fd4:	4b98      	ldr	r3, [pc, #608]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8002fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fda:	4a97      	ldr	r2, [pc, #604]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8002fdc:	f023 0304 	bic.w	r3, r3, #4
 8002fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d016      	beq.n	800301a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fec:	f7fe fd5c 	bl	8001aa8 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7fe fd58 	bl	8001aa8 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e12a      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800300a:	4b8b      	ldr	r3, [pc, #556]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800300c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0ed      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x53c>
 8003018:	e015      	b.n	8003046 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301a:	f7fe fd45 	bl	8001aa8 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003020:	e00a      	b.n	8003038 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003022:	f7fe fd41 	bl	8001aa8 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003030:	4293      	cmp	r3, r2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e113      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003038:	4b7f      	ldr	r3, [pc, #508]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800303a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1ed      	bne.n	8003022 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003046:	7ffb      	ldrb	r3, [r7, #31]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d105      	bne.n	8003058 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304c:	4b7a      	ldr	r3, [pc, #488]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800304e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003050:	4a79      	ldr	r2, [pc, #484]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003052:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003056:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 80fe 	beq.w	800325e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003066:	2b02      	cmp	r3, #2
 8003068:	f040 80d0 	bne.w	800320c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800306c:	4b72      	ldr	r3, [pc, #456]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	f003 0203 	and.w	r2, r3, #3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307c:	429a      	cmp	r2, r3
 800307e:	d130      	bne.n	80030e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	3b01      	subs	r3, #1
 800308c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800308e:	429a      	cmp	r2, r3
 8003090:	d127      	bne.n	80030e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800309c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800309e:	429a      	cmp	r2, r3
 80030a0:	d11f      	bne.n	80030e2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80030ac:	2a07      	cmp	r2, #7
 80030ae:	bf14      	ite	ne
 80030b0:	2201      	movne	r2, #1
 80030b2:	2200      	moveq	r2, #0
 80030b4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d113      	bne.n	80030e2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	085b      	lsrs	r3, r3, #1
 80030c6:	3b01      	subs	r3, #1
 80030c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d109      	bne.n	80030e2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d8:	085b      	lsrs	r3, r3, #1
 80030da:	3b01      	subs	r3, #1
 80030dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030de:	429a      	cmp	r2, r3
 80030e0:	d06e      	beq.n	80031c0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	2b0c      	cmp	r3, #12
 80030e6:	d069      	beq.n	80031bc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80030e8:	4b53      	ldr	r3, [pc, #332]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80030f4:	4b50      	ldr	r3, [pc, #320]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0ad      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003104:	4b4c      	ldr	r3, [pc, #304]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a4b      	ldr	r2, [pc, #300]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800310a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800310e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003110:	f7fe fcca 	bl	8001aa8 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003118:	f7fe fcc6 	bl	8001aa8 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e09a      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800312a:	4b43      	ldr	r3, [pc, #268]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1f0      	bne.n	8003118 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003136:	4b40      	ldr	r3, [pc, #256]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003138:	68da      	ldr	r2, [r3, #12]
 800313a:	4b40      	ldr	r3, [pc, #256]	@ (800323c <HAL_RCC_OscConfig+0x784>)
 800313c:	4013      	ands	r3, r2
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003146:	3a01      	subs	r2, #1
 8003148:	0112      	lsls	r2, r2, #4
 800314a:	4311      	orrs	r1, r2
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003150:	0212      	lsls	r2, r2, #8
 8003152:	4311      	orrs	r1, r2
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003158:	0852      	lsrs	r2, r2, #1
 800315a:	3a01      	subs	r2, #1
 800315c:	0552      	lsls	r2, r2, #21
 800315e:	4311      	orrs	r1, r2
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003164:	0852      	lsrs	r2, r2, #1
 8003166:	3a01      	subs	r2, #1
 8003168:	0652      	lsls	r2, r2, #25
 800316a:	4311      	orrs	r1, r2
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003170:	0912      	lsrs	r2, r2, #4
 8003172:	0452      	lsls	r2, r2, #17
 8003174:	430a      	orrs	r2, r1
 8003176:	4930      	ldr	r1, [pc, #192]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003178:	4313      	orrs	r3, r2
 800317a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800317c:	4b2e      	ldr	r3, [pc, #184]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a2d      	ldr	r2, [pc, #180]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003182:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003186:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003188:	4b2b      	ldr	r3, [pc, #172]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4a2a      	ldr	r2, [pc, #168]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 800318e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003192:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003194:	f7fe fc88 	bl	8001aa8 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800319c:	f7fe fc84 	bl	8001aa8 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e058      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ae:	4b22      	ldr	r3, [pc, #136]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f0      	beq.n	800319c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ba:	e050      	b.n	800325e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e04f      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d148      	bne.n	800325e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80031cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a19      	ldr	r2, [pc, #100]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80031d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031d8:	4b17      	ldr	r3, [pc, #92]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	4a16      	ldr	r2, [pc, #88]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 80031de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031e4:	f7fe fc60 	bl	8001aa8 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ec:	f7fe fc5c 	bl	8001aa8 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e030      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCC_OscConfig+0x734>
 800320a:	e028      	b.n	800325e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2b0c      	cmp	r3, #12
 8003210:	d023      	beq.n	800325a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003212:	4b09      	ldr	r3, [pc, #36]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a08      	ldr	r2, [pc, #32]	@ (8003238 <HAL_RCC_OscConfig+0x780>)
 8003218:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800321c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321e:	f7fe fc43 	bl	8001aa8 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003224:	e00c      	b.n	8003240 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003226:	f7fe fc3f 	bl	8001aa8 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d905      	bls.n	8003240 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e013      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
 8003238:	40021000 	.word	0x40021000
 800323c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003240:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <HAL_RCC_OscConfig+0x7b0>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ec      	bne.n	8003226 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800324c:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <HAL_RCC_OscConfig+0x7b0>)
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	4905      	ldr	r1, [pc, #20]	@ (8003268 <HAL_RCC_OscConfig+0x7b0>)
 8003252:	4b06      	ldr	r3, [pc, #24]	@ (800326c <HAL_RCC_OscConfig+0x7b4>)
 8003254:	4013      	ands	r3, r2
 8003256:	60cb      	str	r3, [r1, #12]
 8003258:	e001      	b.n	800325e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3720      	adds	r7, #32
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	feeefffc 	.word	0xfeeefffc

08003270 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0e7      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003284:	4b75      	ldr	r3, [pc, #468]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d910      	bls.n	80032b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003292:	4b72      	ldr	r3, [pc, #456]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f023 0207 	bic.w	r2, r3, #7
 800329a:	4970      	ldr	r1, [pc, #448]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	4313      	orrs	r3, r2
 80032a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a2:	4b6e      	ldr	r3, [pc, #440]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d001      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e0cf      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d010      	beq.n	80032e2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	4b66      	ldr	r3, [pc, #408]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d908      	bls.n	80032e2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d0:	4b63      	ldr	r3, [pc, #396]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	4960      	ldr	r1, [pc, #384]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d04c      	beq.n	8003388 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d107      	bne.n	8003306 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032f6:	4b5a      	ldr	r3, [pc, #360]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d121      	bne.n	8003346 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e0a6      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	2b02      	cmp	r3, #2
 800330c:	d107      	bne.n	800331e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800330e:	4b54      	ldr	r3, [pc, #336]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d115      	bne.n	8003346 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e09a      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d107      	bne.n	8003336 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003326:	4b4e      	ldr	r3, [pc, #312]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d109      	bne.n	8003346 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e08e      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003336:	4b4a      	ldr	r3, [pc, #296]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e086      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003346:	4b46      	ldr	r3, [pc, #280]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f023 0203 	bic.w	r2, r3, #3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	4943      	ldr	r1, [pc, #268]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003354:	4313      	orrs	r3, r2
 8003356:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003358:	f7fe fba6 	bl	8001aa8 <HAL_GetTick>
 800335c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800335e:	e00a      	b.n	8003376 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003360:	f7fe fba2 	bl	8001aa8 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e06e      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003376:	4b3a      	ldr	r3, [pc, #232]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 020c 	and.w	r2, r3, #12
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	429a      	cmp	r2, r3
 8003386:	d1eb      	bne.n	8003360 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d010      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	4b31      	ldr	r3, [pc, #196]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d208      	bcs.n	80033b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	492b      	ldr	r1, [pc, #172]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033b6:	4b29      	ldr	r3, [pc, #164]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d210      	bcs.n	80033e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033c4:	4b25      	ldr	r3, [pc, #148]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f023 0207 	bic.w	r2, r3, #7
 80033cc:	4923      	ldr	r1, [pc, #140]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d4:	4b21      	ldr	r3, [pc, #132]	@ (800345c <HAL_RCC_ClockConfig+0x1ec>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0307 	and.w	r3, r3, #7
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d001      	beq.n	80033e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e036      	b.n	8003454 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d008      	beq.n	8003404 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	4918      	ldr	r1, [pc, #96]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003400:	4313      	orrs	r3, r2
 8003402:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b00      	cmp	r3, #0
 800340e:	d009      	beq.n	8003424 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003410:	4b13      	ldr	r3, [pc, #76]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	4910      	ldr	r1, [pc, #64]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 8003420:	4313      	orrs	r3, r2
 8003422:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003424:	f000 f824 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 8003428:	4602      	mov	r2, r0
 800342a:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <HAL_RCC_ClockConfig+0x1f0>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	091b      	lsrs	r3, r3, #4
 8003430:	f003 030f 	and.w	r3, r3, #15
 8003434:	490b      	ldr	r1, [pc, #44]	@ (8003464 <HAL_RCC_ClockConfig+0x1f4>)
 8003436:	5ccb      	ldrb	r3, [r1, r3]
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	fa22 f303 	lsr.w	r3, r2, r3
 8003440:	4a09      	ldr	r2, [pc, #36]	@ (8003468 <HAL_RCC_ClockConfig+0x1f8>)
 8003442:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003444:	4b09      	ldr	r3, [pc, #36]	@ (800346c <HAL_RCC_ClockConfig+0x1fc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7fe fadd 	bl	8001a08 <HAL_InitTick>
 800344e:	4603      	mov	r3, r0
 8003450:	72fb      	strb	r3, [r7, #11]

  return status;
 8003452:	7afb      	ldrb	r3, [r7, #11]
}
 8003454:	4618      	mov	r0, r3
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40022000 	.word	0x40022000
 8003460:	40021000 	.word	0x40021000
 8003464:	08009954 	.word	0x08009954
 8003468:	20000000 	.word	0x20000000
 800346c:	20000004 	.word	0x20000004

08003470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003470:	b480      	push	{r7}
 8003472:	b089      	sub	sp, #36	@ 0x24
 8003474:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003476:	2300      	movs	r3, #0
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	2300      	movs	r3, #0
 800347c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800347e:	4b3e      	ldr	r3, [pc, #248]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 030c 	and.w	r3, r3, #12
 8003486:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003488:	4b3b      	ldr	r3, [pc, #236]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d005      	beq.n	80034a4 <HAL_RCC_GetSysClockFreq+0x34>
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	2b0c      	cmp	r3, #12
 800349c:	d121      	bne.n	80034e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d11e      	bne.n	80034e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034a4:	4b34      	ldr	r3, [pc, #208]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d107      	bne.n	80034c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034b0:	4b31      	ldr	r3, [pc, #196]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b6:	0a1b      	lsrs	r3, r3, #8
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	61fb      	str	r3, [r7, #28]
 80034be:	e005      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	091b      	lsrs	r3, r3, #4
 80034c6:	f003 030f 	and.w	r3, r3, #15
 80034ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034cc:	4a2b      	ldr	r2, [pc, #172]	@ (800357c <HAL_RCC_GetSysClockFreq+0x10c>)
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10d      	bne.n	80034f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034e0:	e00a      	b.n	80034f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d102      	bne.n	80034ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034e8:	4b25      	ldr	r3, [pc, #148]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x110>)
 80034ea:	61bb      	str	r3, [r7, #24]
 80034ec:	e004      	b.n	80034f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d101      	bne.n	80034f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034f4:	4b23      	ldr	r3, [pc, #140]	@ (8003584 <HAL_RCC_GetSysClockFreq+0x114>)
 80034f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	2b0c      	cmp	r3, #12
 80034fc:	d134      	bne.n	8003568 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d003      	beq.n	8003516 <HAL_RCC_GetSysClockFreq+0xa6>
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	2b03      	cmp	r3, #3
 8003512:	d003      	beq.n	800351c <HAL_RCC_GetSysClockFreq+0xac>
 8003514:	e005      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003516:	4b1a      	ldr	r3, [pc, #104]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x110>)
 8003518:	617b      	str	r3, [r7, #20]
      break;
 800351a:	e005      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800351c:	4b19      	ldr	r3, [pc, #100]	@ (8003584 <HAL_RCC_GetSysClockFreq+0x114>)
 800351e:	617b      	str	r3, [r7, #20]
      break;
 8003520:	e002      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	617b      	str	r3, [r7, #20]
      break;
 8003526:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003528:	4b13      	ldr	r3, [pc, #76]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	091b      	lsrs	r3, r3, #4
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	3301      	adds	r3, #1
 8003534:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003536:	4b10      	ldr	r3, [pc, #64]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	0a1b      	lsrs	r3, r3, #8
 800353c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	fb03 f202 	mul.w	r2, r3, r2
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	fbb2 f3f3 	udiv	r3, r2, r3
 800354c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800354e:	4b0a      	ldr	r3, [pc, #40]	@ (8003578 <HAL_RCC_GetSysClockFreq+0x108>)
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	0e5b      	lsrs	r3, r3, #25
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	3301      	adds	r3, #1
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	fbb2 f3f3 	udiv	r3, r2, r3
 8003566:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003568:	69bb      	ldr	r3, [r7, #24]
}
 800356a:	4618      	mov	r0, r3
 800356c:	3724      	adds	r7, #36	@ 0x24
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40021000 	.word	0x40021000
 800357c:	0800996c 	.word	0x0800996c
 8003580:	00f42400 	.word	0x00f42400
 8003584:	007a1200 	.word	0x007a1200

08003588 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800358c:	4b03      	ldr	r3, [pc, #12]	@ (800359c <HAL_RCC_GetHCLKFreq+0x14>)
 800358e:	681b      	ldr	r3, [r3, #0]
}
 8003590:	4618      	mov	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	20000000 	.word	0x20000000

080035a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035a4:	f7ff fff0 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 80035a8:	4602      	mov	r2, r0
 80035aa:	4b06      	ldr	r3, [pc, #24]	@ (80035c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	0a1b      	lsrs	r3, r3, #8
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	4904      	ldr	r1, [pc, #16]	@ (80035c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035b6:	5ccb      	ldrb	r3, [r1, r3]
 80035b8:	f003 031f 	and.w	r3, r3, #31
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40021000 	.word	0x40021000
 80035c8:	08009964 	.word	0x08009964

080035cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035d0:	f7ff ffda 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 80035d4:	4602      	mov	r2, r0
 80035d6:	4b06      	ldr	r3, [pc, #24]	@ (80035f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	0adb      	lsrs	r3, r3, #11
 80035dc:	f003 0307 	and.w	r3, r3, #7
 80035e0:	4904      	ldr	r1, [pc, #16]	@ (80035f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035e2:	5ccb      	ldrb	r3, [r1, r3]
 80035e4:	f003 031f 	and.w	r3, r3, #31
 80035e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000
 80035f4:	08009964 	.word	0x08009964

080035f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003600:	2300      	movs	r3, #0
 8003602:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003604:	4b2a      	ldr	r3, [pc, #168]	@ (80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d003      	beq.n	8003618 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003610:	f7ff f9ee 	bl	80029f0 <HAL_PWREx_GetVoltageRange>
 8003614:	6178      	str	r0, [r7, #20]
 8003616:	e014      	b.n	8003642 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003618:	4b25      	ldr	r3, [pc, #148]	@ (80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800361a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361c:	4a24      	ldr	r2, [pc, #144]	@ (80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800361e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003622:	6593      	str	r3, [r2, #88]	@ 0x58
 8003624:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003630:	f7ff f9de 	bl	80029f0 <HAL_PWREx_GetVoltageRange>
 8003634:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003636:	4b1e      	ldr	r3, [pc, #120]	@ (80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800363a:	4a1d      	ldr	r2, [pc, #116]	@ (80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800363c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003640:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003648:	d10b      	bne.n	8003662 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b80      	cmp	r3, #128	@ 0x80
 800364e:	d919      	bls.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2ba0      	cmp	r3, #160	@ 0xa0
 8003654:	d902      	bls.n	800365c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003656:	2302      	movs	r3, #2
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	e013      	b.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800365c:	2301      	movs	r3, #1
 800365e:	613b      	str	r3, [r7, #16]
 8003660:	e010      	b.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b80      	cmp	r3, #128	@ 0x80
 8003666:	d902      	bls.n	800366e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003668:	2303      	movs	r3, #3
 800366a:	613b      	str	r3, [r7, #16]
 800366c:	e00a      	b.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b80      	cmp	r3, #128	@ 0x80
 8003672:	d102      	bne.n	800367a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003674:	2302      	movs	r3, #2
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	e004      	b.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b70      	cmp	r3, #112	@ 0x70
 800367e:	d101      	bne.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003680:	2301      	movs	r3, #1
 8003682:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003684:	4b0b      	ldr	r3, [pc, #44]	@ (80036b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f023 0207 	bic.w	r2, r3, #7
 800368c:	4909      	ldr	r1, [pc, #36]	@ (80036b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003694:	4b07      	ldr	r3, [pc, #28]	@ (80036b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0307 	and.w	r3, r3, #7
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d001      	beq.n	80036a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e000      	b.n	80036a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40022000 	.word	0x40022000

080036b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036c0:	2300      	movs	r3, #0
 80036c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036c4:	2300      	movs	r3, #0
 80036c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d041      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036dc:	d02a      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036de:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036e2:	d824      	bhi.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036e8:	d008      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036ee:	d81e      	bhi.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00a      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f8:	d010      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036fa:	e018      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036fc:	4b86      	ldr	r3, [pc, #536]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4a85      	ldr	r2, [pc, #532]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003702:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003706:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003708:	e015      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3304      	adds	r3, #4
 800370e:	2100      	movs	r1, #0
 8003710:	4618      	mov	r0, r3
 8003712:	f000 fabb 	bl	8003c8c <RCCEx_PLLSAI1_Config>
 8003716:	4603      	mov	r3, r0
 8003718:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800371a:	e00c      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3320      	adds	r3, #32
 8003720:	2100      	movs	r1, #0
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fba6 	bl	8003e74 <RCCEx_PLLSAI2_Config>
 8003728:	4603      	mov	r3, r0
 800372a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800372c:	e003      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	74fb      	strb	r3, [r7, #19]
      break;
 8003732:	e000      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003734:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003736:	7cfb      	ldrb	r3, [r7, #19]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10b      	bne.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800373c:	4b76      	ldr	r3, [pc, #472]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800374a:	4973      	ldr	r1, [pc, #460]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003752:	e001      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003754:	7cfb      	ldrb	r3, [r7, #19]
 8003756:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d041      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003768:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800376c:	d02a      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800376e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003772:	d824      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003774:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003778:	d008      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800377a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800377e:	d81e      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00a      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003784:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003788:	d010      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800378a:	e018      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800378c:	4b62      	ldr	r3, [pc, #392]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	4a61      	ldr	r2, [pc, #388]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003796:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003798:	e015      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3304      	adds	r3, #4
 800379e:	2100      	movs	r1, #0
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 fa73 	bl	8003c8c <RCCEx_PLLSAI1_Config>
 80037a6:	4603      	mov	r3, r0
 80037a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037aa:	e00c      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3320      	adds	r3, #32
 80037b0:	2100      	movs	r1, #0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fb5e 	bl	8003e74 <RCCEx_PLLSAI2_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037bc:	e003      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	74fb      	strb	r3, [r7, #19]
      break;
 80037c2:	e000      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80037c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037c6:	7cfb      	ldrb	r3, [r7, #19]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10b      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037cc:	4b52      	ldr	r3, [pc, #328]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037da:	494f      	ldr	r1, [pc, #316]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037e2:	e001      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e4:	7cfb      	ldrb	r3, [r7, #19]
 80037e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80a0 	beq.w	8003936 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037f6:	2300      	movs	r3, #0
 80037f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037fa:	4b47      	ldr	r3, [pc, #284]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800380a:	2300      	movs	r3, #0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00d      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003810:	4b41      	ldr	r3, [pc, #260]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003814:	4a40      	ldr	r2, [pc, #256]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800381a:	6593      	str	r3, [r2, #88]	@ 0x58
 800381c:	4b3e      	ldr	r3, [pc, #248]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003824:	60bb      	str	r3, [r7, #8]
 8003826:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003828:	2301      	movs	r3, #1
 800382a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800382c:	4b3b      	ldr	r3, [pc, #236]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a3a      	ldr	r2, [pc, #232]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003832:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003836:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003838:	f7fe f936 	bl	8001aa8 <HAL_GetTick>
 800383c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800383e:	e009      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003840:	f7fe f932 	bl	8001aa8 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d902      	bls.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	74fb      	strb	r3, [r7, #19]
        break;
 8003852:	e005      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003854:	4b31      	ldr	r3, [pc, #196]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0ef      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003860:	7cfb      	ldrb	r3, [r7, #19]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d15c      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003866:	4b2c      	ldr	r3, [pc, #176]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003870:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01f      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	429a      	cmp	r2, r3
 8003882:	d019      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003884:	4b24      	ldr	r3, [pc, #144]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800388e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003890:	4b21      	ldr	r3, [pc, #132]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003896:	4a20      	ldr	r2, [pc, #128]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038b0:	4a19      	ldr	r2, [pc, #100]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d016      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c2:	f7fe f8f1 	bl	8001aa8 <HAL_GetTick>
 80038c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038c8:	e00b      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ca:	f7fe f8ed 	bl	8001aa8 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038d8:	4293      	cmp	r3, r2
 80038da:	d902      	bls.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	74fb      	strb	r3, [r7, #19]
            break;
 80038e0:	e006      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0ec      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80038f0:	7cfb      	ldrb	r3, [r7, #19]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10c      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038f6:	4b08      	ldr	r3, [pc, #32]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003906:	4904      	ldr	r1, [pc, #16]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003908:	4313      	orrs	r3, r2
 800390a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800390e:	e009      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003910:	7cfb      	ldrb	r3, [r7, #19]
 8003912:	74bb      	strb	r3, [r7, #18]
 8003914:	e006      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003916:	bf00      	nop
 8003918:	40021000 	.word	0x40021000
 800391c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003924:	7c7b      	ldrb	r3, [r7, #17]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d105      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800392a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800392e:	4a9d      	ldr	r2, [pc, #628]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003930:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003934:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00a      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003942:	4b98      	ldr	r3, [pc, #608]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003948:	f023 0203 	bic.w	r2, r3, #3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003950:	4994      	ldr	r1, [pc, #592]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003952:	4313      	orrs	r3, r2
 8003954:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00a      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003964:	4b8f      	ldr	r3, [pc, #572]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396a:	f023 020c 	bic.w	r2, r3, #12
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003972:	498c      	ldr	r1, [pc, #560]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003974:	4313      	orrs	r3, r2
 8003976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00a      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003986:	4b87      	ldr	r3, [pc, #540]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800398c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	4983      	ldr	r1, [pc, #524]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003996:	4313      	orrs	r3, r2
 8003998:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0308 	and.w	r3, r3, #8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00a      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039a8:	4b7e      	ldr	r3, [pc, #504]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b6:	497b      	ldr	r1, [pc, #492]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0310 	and.w	r3, r3, #16
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00a      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039ca:	4b76      	ldr	r3, [pc, #472]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d8:	4972      	ldr	r1, [pc, #456]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0320 	and.w	r3, r3, #32
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00a      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039ec:	4b6d      	ldr	r3, [pc, #436]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fa:	496a      	ldr	r1, [pc, #424]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00a      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a0e:	4b65      	ldr	r3, [pc, #404]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a14:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1c:	4961      	ldr	r1, [pc, #388]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a30:	4b5c      	ldr	r3, [pc, #368]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a3e:	4959      	ldr	r1, [pc, #356]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00a      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a52:	4b54      	ldr	r3, [pc, #336]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a58:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a60:	4950      	ldr	r1, [pc, #320]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00a      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a74:	4b4b      	ldr	r3, [pc, #300]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a7a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a82:	4948      	ldr	r1, [pc, #288]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00a      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a96:	4b43      	ldr	r3, [pc, #268]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa4:	493f      	ldr	r1, [pc, #252]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d028      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ab8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003abe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ac6:	4937      	ldr	r1, [pc, #220]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ad6:	d106      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ad8:	4b32      	ldr	r3, [pc, #200]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	4a31      	ldr	r2, [pc, #196]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ae2:	60d3      	str	r3, [r2, #12]
 8003ae4:	e011      	b.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003aee:	d10c      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	2101      	movs	r1, #1
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 f8c8 	bl	8003c8c <RCCEx_PLLSAI1_Config>
 8003afc:	4603      	mov	r3, r0
 8003afe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b00:	7cfb      	ldrb	r3, [r7, #19]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b06:	7cfb      	ldrb	r3, [r7, #19]
 8003b08:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d028      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b16:	4b23      	ldr	r3, [pc, #140]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b24:	491f      	ldr	r1, [pc, #124]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b34:	d106      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b40:	60d3      	str	r3, [r2, #12]
 8003b42:	e011      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	3304      	adds	r3, #4
 8003b52:	2101      	movs	r1, #1
 8003b54:	4618      	mov	r0, r3
 8003b56:	f000 f899 	bl	8003c8c <RCCEx_PLLSAI1_Config>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b5e:	7cfb      	ldrb	r3, [r7, #19]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
 8003b66:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d02b      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b82:	4908      	ldr	r1, [pc, #32]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b92:	d109      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b94:	4b03      	ldr	r3, [pc, #12]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	4a02      	ldr	r2, [pc, #8]	@ (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b9e:	60d3      	str	r3, [r2, #12]
 8003ba0:	e014      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ba2:	bf00      	nop
 8003ba4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bb0:	d10c      	bne.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f000 f867 	bl	8003c8c <RCCEx_PLLSAI1_Config>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bc2:	7cfb      	ldrb	r3, [r7, #19]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003bc8:	7cfb      	ldrb	r3, [r7, #19]
 8003bca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d02f      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bde:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003be6:	4928      	ldr	r1, [pc, #160]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bf6:	d10d      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	2102      	movs	r1, #2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 f844 	bl	8003c8c <RCCEx_PLLSAI1_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c08:	7cfb      	ldrb	r3, [r7, #19]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d014      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c0e:	7cfb      	ldrb	r3, [r7, #19]
 8003c10:	74bb      	strb	r3, [r7, #18]
 8003c12:	e011      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	3320      	adds	r3, #32
 8003c22:	2102      	movs	r1, #2
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 f925 	bl	8003e74 <RCCEx_PLLSAI2_Config>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c2e:	7cfb      	ldrb	r3, [r7, #19]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c34:	7cfb      	ldrb	r3, [r7, #19]
 8003c36:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c44:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c4a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c52:	490d      	ldr	r1, [pc, #52]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00b      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c66:	4b08      	ldr	r3, [pc, #32]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c76:	4904      	ldr	r1, [pc, #16]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c7e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40021000 	.word	0x40021000

08003c8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c96:	2300      	movs	r3, #0
 8003c98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c9a:	4b75      	ldr	r3, [pc, #468]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d018      	beq.n	8003cd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003ca6:	4b72      	ldr	r3, [pc, #456]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f003 0203 	and.w	r2, r3, #3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d10d      	bne.n	8003cd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
       ||
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003cbe:	4b6c      	ldr	r3, [pc, #432]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	091b      	lsrs	r3, r3, #4
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
       ||
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d047      	beq.n	8003d62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	73fb      	strb	r3, [r7, #15]
 8003cd6:	e044      	b.n	8003d62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d018      	beq.n	8003d12 <RCCEx_PLLSAI1_Config+0x86>
 8003ce0:	2b03      	cmp	r3, #3
 8003ce2:	d825      	bhi.n	8003d30 <RCCEx_PLLSAI1_Config+0xa4>
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d002      	beq.n	8003cee <RCCEx_PLLSAI1_Config+0x62>
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d009      	beq.n	8003d00 <RCCEx_PLLSAI1_Config+0x74>
 8003cec:	e020      	b.n	8003d30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cee:	4b60      	ldr	r3, [pc, #384]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d11d      	bne.n	8003d36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cfe:	e01a      	b.n	8003d36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d00:	4b5b      	ldr	r3, [pc, #364]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d116      	bne.n	8003d3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d10:	e013      	b.n	8003d3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d12:	4b57      	ldr	r3, [pc, #348]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10f      	bne.n	8003d3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d1e:	4b54      	ldr	r3, [pc, #336]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d109      	bne.n	8003d3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d2e:	e006      	b.n	8003d3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	73fb      	strb	r3, [r7, #15]
      break;
 8003d34:	e004      	b.n	8003d40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d36:	bf00      	nop
 8003d38:	e002      	b.n	8003d40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d3a:	bf00      	nop
 8003d3c:	e000      	b.n	8003d40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d40:	7bfb      	ldrb	r3, [r7, #15]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10d      	bne.n	8003d62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d46:	4b4a      	ldr	r3, [pc, #296]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6819      	ldr	r1, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	3b01      	subs	r3, #1
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	430b      	orrs	r3, r1
 8003d5c:	4944      	ldr	r1, [pc, #272]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d62:	7bfb      	ldrb	r3, [r7, #15]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d17d      	bne.n	8003e64 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d68:	4b41      	ldr	r3, [pc, #260]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a40      	ldr	r2, [pc, #256]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d74:	f7fd fe98 	bl	8001aa8 <HAL_GetTick>
 8003d78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d7a:	e009      	b.n	8003d90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d7c:	f7fd fe94 	bl	8001aa8 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d902      	bls.n	8003d90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d8e:	e005      	b.n	8003d9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d90:	4b37      	ldr	r3, [pc, #220]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1ef      	bne.n	8003d7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d160      	bne.n	8003e64 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d111      	bne.n	8003dcc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003da8:	4b31      	ldr	r3, [pc, #196]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003db0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6892      	ldr	r2, [r2, #8]
 8003db8:	0211      	lsls	r1, r2, #8
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	68d2      	ldr	r2, [r2, #12]
 8003dbe:	0912      	lsrs	r2, r2, #4
 8003dc0:	0452      	lsls	r2, r2, #17
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	492a      	ldr	r1, [pc, #168]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	610b      	str	r3, [r1, #16]
 8003dca:	e027      	b.n	8003e1c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d112      	bne.n	8003df8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dd2:	4b27      	ldr	r3, [pc, #156]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003dda:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6892      	ldr	r2, [r2, #8]
 8003de2:	0211      	lsls	r1, r2, #8
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6912      	ldr	r2, [r2, #16]
 8003de8:	0852      	lsrs	r2, r2, #1
 8003dea:	3a01      	subs	r2, #1
 8003dec:	0552      	lsls	r2, r2, #21
 8003dee:	430a      	orrs	r2, r1
 8003df0:	491f      	ldr	r1, [pc, #124]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	610b      	str	r3, [r1, #16]
 8003df6:	e011      	b.n	8003e1c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003df8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e00:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6892      	ldr	r2, [r2, #8]
 8003e08:	0211      	lsls	r1, r2, #8
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6952      	ldr	r2, [r2, #20]
 8003e0e:	0852      	lsrs	r2, r2, #1
 8003e10:	3a01      	subs	r2, #1
 8003e12:	0652      	lsls	r2, r2, #25
 8003e14:	430a      	orrs	r2, r1
 8003e16:	4916      	ldr	r1, [pc, #88]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e1c:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a13      	ldr	r2, [pc, #76]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e28:	f7fd fe3e 	bl	8001aa8 <HAL_GetTick>
 8003e2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e2e:	e009      	b.n	8003e44 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e30:	f7fd fe3a 	bl	8001aa8 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d902      	bls.n	8003e44 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	73fb      	strb	r3, [r7, #15]
          break;
 8003e42:	e005      	b.n	8003e50 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e44:	4b0a      	ldr	r3, [pc, #40]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0ef      	beq.n	8003e30 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e56:	4b06      	ldr	r3, [pc, #24]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e58:	691a      	ldr	r2, [r3, #16]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	4904      	ldr	r1, [pc, #16]	@ (8003e70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40021000 	.word	0x40021000

08003e74 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e82:	4b6a      	ldr	r3, [pc, #424]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d018      	beq.n	8003ec0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e8e:	4b67      	ldr	r3, [pc, #412]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	f003 0203 	and.w	r2, r3, #3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d10d      	bne.n	8003eba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
       ||
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d009      	beq.n	8003eba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003ea6:	4b61      	ldr	r3, [pc, #388]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	091b      	lsrs	r3, r3, #4
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	1c5a      	adds	r2, r3, #1
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
       ||
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d047      	beq.n	8003f4a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	73fb      	strb	r3, [r7, #15]
 8003ebe:	e044      	b.n	8003f4a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d018      	beq.n	8003efa <RCCEx_PLLSAI2_Config+0x86>
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d825      	bhi.n	8003f18 <RCCEx_PLLSAI2_Config+0xa4>
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d002      	beq.n	8003ed6 <RCCEx_PLLSAI2_Config+0x62>
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d009      	beq.n	8003ee8 <RCCEx_PLLSAI2_Config+0x74>
 8003ed4:	e020      	b.n	8003f18 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ed6:	4b55      	ldr	r3, [pc, #340]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d11d      	bne.n	8003f1e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee6:	e01a      	b.n	8003f1e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ee8:	4b50      	ldr	r3, [pc, #320]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d116      	bne.n	8003f22 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ef8:	e013      	b.n	8003f22 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003efa:	4b4c      	ldr	r3, [pc, #304]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10f      	bne.n	8003f26 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f06:	4b49      	ldr	r3, [pc, #292]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d109      	bne.n	8003f26 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f16:	e006      	b.n	8003f26 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f1c:	e004      	b.n	8003f28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f1e:	bf00      	nop
 8003f20:	e002      	b.n	8003f28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f22:	bf00      	nop
 8003f24:	e000      	b.n	8003f28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f26:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f28:	7bfb      	ldrb	r3, [r7, #15]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10d      	bne.n	8003f4a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6819      	ldr	r1, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	430b      	orrs	r3, r1
 8003f44:	4939      	ldr	r1, [pc, #228]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d167      	bne.n	8004020 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f50:	4b36      	ldr	r3, [pc, #216]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a35      	ldr	r2, [pc, #212]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f5c:	f7fd fda4 	bl	8001aa8 <HAL_GetTick>
 8003f60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f62:	e009      	b.n	8003f78 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f64:	f7fd fda0 	bl	8001aa8 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d902      	bls.n	8003f78 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	73fb      	strb	r3, [r7, #15]
        break;
 8003f76:	e005      	b.n	8003f84 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f78:	4b2c      	ldr	r3, [pc, #176]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1ef      	bne.n	8003f64 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d14a      	bne.n	8004020 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d111      	bne.n	8003fb4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f90:	4b26      	ldr	r3, [pc, #152]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003f98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	6892      	ldr	r2, [r2, #8]
 8003fa0:	0211      	lsls	r1, r2, #8
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	68d2      	ldr	r2, [r2, #12]
 8003fa6:	0912      	lsrs	r2, r2, #4
 8003fa8:	0452      	lsls	r2, r2, #17
 8003faa:	430a      	orrs	r2, r1
 8003fac:	491f      	ldr	r1, [pc, #124]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	614b      	str	r3, [r1, #20]
 8003fb2:	e011      	b.n	8003fd8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003fbc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6892      	ldr	r2, [r2, #8]
 8003fc4:	0211      	lsls	r1, r2, #8
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6912      	ldr	r2, [r2, #16]
 8003fca:	0852      	lsrs	r2, r2, #1
 8003fcc:	3a01      	subs	r2, #1
 8003fce:	0652      	lsls	r2, r2, #25
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	4916      	ldr	r1, [pc, #88]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003fd8:	4b14      	ldr	r3, [pc, #80]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a13      	ldr	r2, [pc, #76]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fe2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe4:	f7fd fd60 	bl	8001aa8 <HAL_GetTick>
 8003fe8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003fea:	e009      	b.n	8004000 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003fec:	f7fd fd5c 	bl	8001aa8 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d902      	bls.n	8004000 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	73fb      	strb	r3, [r7, #15]
          break;
 8003ffe:	e005      	b.n	800400c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004000:	4b0a      	ldr	r3, [pc, #40]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d0ef      	beq.n	8003fec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800400c:	7bfb      	ldrb	r3, [r7, #15]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d106      	bne.n	8004020 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004012:	4b06      	ldr	r3, [pc, #24]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	4904      	ldr	r1, [pc, #16]	@ (800402c <RCCEx_PLLSAI2_Config+0x1b8>)
 800401c:	4313      	orrs	r3, r2
 800401e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004020:	7bfb      	ldrb	r3, [r7, #15]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40021000 	.word	0x40021000

08004030 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e049      	b.n	80040d6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d106      	bne.n	800405c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7fd fbaa 	bl	80017b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3304      	adds	r3, #4
 800406c:	4619      	mov	r1, r3
 800406e:	4610      	mov	r0, r2
 8004070:	f000 fa50 	bl	8004514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
	...

080040e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d109      	bne.n	8004104 <HAL_TIM_PWM_Start+0x24>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	bf14      	ite	ne
 80040fc:	2301      	movne	r3, #1
 80040fe:	2300      	moveq	r3, #0
 8004100:	b2db      	uxtb	r3, r3
 8004102:	e03c      	b.n	800417e <HAL_TIM_PWM_Start+0x9e>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	2b04      	cmp	r3, #4
 8004108:	d109      	bne.n	800411e <HAL_TIM_PWM_Start+0x3e>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	bf14      	ite	ne
 8004116:	2301      	movne	r3, #1
 8004118:	2300      	moveq	r3, #0
 800411a:	b2db      	uxtb	r3, r3
 800411c:	e02f      	b.n	800417e <HAL_TIM_PWM_Start+0x9e>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2b08      	cmp	r3, #8
 8004122:	d109      	bne.n	8004138 <HAL_TIM_PWM_Start+0x58>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b01      	cmp	r3, #1
 800412e:	bf14      	ite	ne
 8004130:	2301      	movne	r3, #1
 8004132:	2300      	moveq	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	e022      	b.n	800417e <HAL_TIM_PWM_Start+0x9e>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2b0c      	cmp	r3, #12
 800413c:	d109      	bne.n	8004152 <HAL_TIM_PWM_Start+0x72>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b01      	cmp	r3, #1
 8004148:	bf14      	ite	ne
 800414a:	2301      	movne	r3, #1
 800414c:	2300      	moveq	r3, #0
 800414e:	b2db      	uxtb	r3, r3
 8004150:	e015      	b.n	800417e <HAL_TIM_PWM_Start+0x9e>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b10      	cmp	r3, #16
 8004156:	d109      	bne.n	800416c <HAL_TIM_PWM_Start+0x8c>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	bf14      	ite	ne
 8004164:	2301      	movne	r3, #1
 8004166:	2300      	moveq	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	e008      	b.n	800417e <HAL_TIM_PWM_Start+0x9e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b01      	cmp	r3, #1
 8004176:	bf14      	ite	ne
 8004178:	2301      	movne	r3, #1
 800417a:	2300      	moveq	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e09c      	b.n	80042c0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d104      	bne.n	8004196 <HAL_TIM_PWM_Start+0xb6>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004194:	e023      	b.n	80041de <HAL_TIM_PWM_Start+0xfe>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b04      	cmp	r3, #4
 800419a:	d104      	bne.n	80041a6 <HAL_TIM_PWM_Start+0xc6>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041a4:	e01b      	b.n	80041de <HAL_TIM_PWM_Start+0xfe>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d104      	bne.n	80041b6 <HAL_TIM_PWM_Start+0xd6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041b4:	e013      	b.n	80041de <HAL_TIM_PWM_Start+0xfe>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b0c      	cmp	r3, #12
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_PWM_Start+0xe6>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041c4:	e00b      	b.n	80041de <HAL_TIM_PWM_Start+0xfe>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b10      	cmp	r3, #16
 80041ca:	d104      	bne.n	80041d6 <HAL_TIM_PWM_Start+0xf6>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041d4:	e003      	b.n	80041de <HAL_TIM_PWM_Start+0xfe>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2201      	movs	r2, #1
 80041e4:	6839      	ldr	r1, [r7, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 fd10 	bl	8004c0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a35      	ldr	r2, [pc, #212]	@ (80042c8 <HAL_TIM_PWM_Start+0x1e8>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d013      	beq.n	800421e <HAL_TIM_PWM_Start+0x13e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a34      	ldr	r2, [pc, #208]	@ (80042cc <HAL_TIM_PWM_Start+0x1ec>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d00e      	beq.n	800421e <HAL_TIM_PWM_Start+0x13e>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a32      	ldr	r2, [pc, #200]	@ (80042d0 <HAL_TIM_PWM_Start+0x1f0>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d009      	beq.n	800421e <HAL_TIM_PWM_Start+0x13e>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a31      	ldr	r2, [pc, #196]	@ (80042d4 <HAL_TIM_PWM_Start+0x1f4>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d004      	beq.n	800421e <HAL_TIM_PWM_Start+0x13e>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a2f      	ldr	r2, [pc, #188]	@ (80042d8 <HAL_TIM_PWM_Start+0x1f8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d101      	bne.n	8004222 <HAL_TIM_PWM_Start+0x142>
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <HAL_TIM_PWM_Start+0x144>
 8004222:	2300      	movs	r3, #0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d007      	beq.n	8004238 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004236:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a22      	ldr	r2, [pc, #136]	@ (80042c8 <HAL_TIM_PWM_Start+0x1e8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d01d      	beq.n	800427e <HAL_TIM_PWM_Start+0x19e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800424a:	d018      	beq.n	800427e <HAL_TIM_PWM_Start+0x19e>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a22      	ldr	r2, [pc, #136]	@ (80042dc <HAL_TIM_PWM_Start+0x1fc>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d013      	beq.n	800427e <HAL_TIM_PWM_Start+0x19e>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a21      	ldr	r2, [pc, #132]	@ (80042e0 <HAL_TIM_PWM_Start+0x200>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d00e      	beq.n	800427e <HAL_TIM_PWM_Start+0x19e>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a1f      	ldr	r2, [pc, #124]	@ (80042e4 <HAL_TIM_PWM_Start+0x204>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d009      	beq.n	800427e <HAL_TIM_PWM_Start+0x19e>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a17      	ldr	r2, [pc, #92]	@ (80042cc <HAL_TIM_PWM_Start+0x1ec>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d004      	beq.n	800427e <HAL_TIM_PWM_Start+0x19e>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a15      	ldr	r2, [pc, #84]	@ (80042d0 <HAL_TIM_PWM_Start+0x1f0>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d115      	bne.n	80042aa <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	4b18      	ldr	r3, [pc, #96]	@ (80042e8 <HAL_TIM_PWM_Start+0x208>)
 8004286:	4013      	ands	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2b06      	cmp	r3, #6
 800428e:	d015      	beq.n	80042bc <HAL_TIM_PWM_Start+0x1dc>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004296:	d011      	beq.n	80042bc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a8:	e008      	b.n	80042bc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0201 	orr.w	r2, r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	e000      	b.n	80042be <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40012c00 	.word	0x40012c00
 80042cc:	40013400 	.word	0x40013400
 80042d0:	40014000 	.word	0x40014000
 80042d4:	40014400 	.word	0x40014400
 80042d8:	40014800 	.word	0x40014800
 80042dc:	40000400 	.word	0x40000400
 80042e0:	40000800 	.word	0x40000800
 80042e4:	40000c00 	.word	0x40000c00
 80042e8:	00010007 	.word	0x00010007

080042ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004302:	2b01      	cmp	r3, #1
 8004304:	d101      	bne.n	800430a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004306:	2302      	movs	r3, #2
 8004308:	e0ff      	b.n	800450a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b14      	cmp	r3, #20
 8004316:	f200 80f0 	bhi.w	80044fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800431a:	a201      	add	r2, pc, #4	@ (adr r2, 8004320 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800431c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004320:	08004375 	.word	0x08004375
 8004324:	080044fb 	.word	0x080044fb
 8004328:	080044fb 	.word	0x080044fb
 800432c:	080044fb 	.word	0x080044fb
 8004330:	080043b5 	.word	0x080043b5
 8004334:	080044fb 	.word	0x080044fb
 8004338:	080044fb 	.word	0x080044fb
 800433c:	080044fb 	.word	0x080044fb
 8004340:	080043f7 	.word	0x080043f7
 8004344:	080044fb 	.word	0x080044fb
 8004348:	080044fb 	.word	0x080044fb
 800434c:	080044fb 	.word	0x080044fb
 8004350:	08004437 	.word	0x08004437
 8004354:	080044fb 	.word	0x080044fb
 8004358:	080044fb 	.word	0x080044fb
 800435c:	080044fb 	.word	0x080044fb
 8004360:	08004479 	.word	0x08004479
 8004364:	080044fb 	.word	0x080044fb
 8004368:	080044fb 	.word	0x080044fb
 800436c:	080044fb 	.word	0x080044fb
 8004370:	080044b9 	.word	0x080044b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68b9      	ldr	r1, [r7, #8]
 800437a:	4618      	mov	r0, r3
 800437c:	f000 f970 	bl	8004660 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699a      	ldr	r2, [r3, #24]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f042 0208 	orr.w	r2, r2, #8
 800438e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0204 	bic.w	r2, r2, #4
 800439e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6999      	ldr	r1, [r3, #24]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	691a      	ldr	r2, [r3, #16]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	430a      	orrs	r2, r1
 80043b0:	619a      	str	r2, [r3, #24]
      break;
 80043b2:	e0a5      	b.n	8004500 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f9e0 	bl	8004780 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	6999      	ldr	r1, [r3, #24]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	021a      	lsls	r2, r3, #8
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	619a      	str	r2, [r3, #24]
      break;
 80043f4:	e084      	b.n	8004500 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68b9      	ldr	r1, [r7, #8]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f000 fa49 	bl	8004894 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69da      	ldr	r2, [r3, #28]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f042 0208 	orr.w	r2, r2, #8
 8004410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	69da      	ldr	r2, [r3, #28]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0204 	bic.w	r2, r2, #4
 8004420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69d9      	ldr	r1, [r3, #28]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	61da      	str	r2, [r3, #28]
      break;
 8004434:	e064      	b.n	8004500 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fab1 	bl	80049a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	69da      	ldr	r2, [r3, #28]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69d9      	ldr	r1, [r3, #28]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	021a      	lsls	r2, r3, #8
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	61da      	str	r2, [r3, #28]
      break;
 8004476:	e043      	b.n	8004500 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68b9      	ldr	r1, [r7, #8]
 800447e:	4618      	mov	r0, r3
 8004480:	f000 fafa 	bl	8004a78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0208 	orr.w	r2, r2, #8
 8004492:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0204 	bic.w	r2, r2, #4
 80044a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	691a      	ldr	r2, [r3, #16]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80044b6:	e023      	b.n	8004500 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68b9      	ldr	r1, [r7, #8]
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 fb3e 	bl	8004b40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	021a      	lsls	r2, r3, #8
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	430a      	orrs	r2, r1
 80044f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80044f8:	e002      	b.n	8004500 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	75fb      	strb	r3, [r7, #23]
      break;
 80044fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004508:	7dfb      	ldrb	r3, [r7, #23]
}
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop

08004514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a46      	ldr	r2, [pc, #280]	@ (8004640 <TIM_Base_SetConfig+0x12c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d013      	beq.n	8004554 <TIM_Base_SetConfig+0x40>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004532:	d00f      	beq.n	8004554 <TIM_Base_SetConfig+0x40>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a43      	ldr	r2, [pc, #268]	@ (8004644 <TIM_Base_SetConfig+0x130>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d00b      	beq.n	8004554 <TIM_Base_SetConfig+0x40>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a42      	ldr	r2, [pc, #264]	@ (8004648 <TIM_Base_SetConfig+0x134>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d007      	beq.n	8004554 <TIM_Base_SetConfig+0x40>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a41      	ldr	r2, [pc, #260]	@ (800464c <TIM_Base_SetConfig+0x138>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d003      	beq.n	8004554 <TIM_Base_SetConfig+0x40>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a40      	ldr	r2, [pc, #256]	@ (8004650 <TIM_Base_SetConfig+0x13c>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d108      	bne.n	8004566 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800455a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a35      	ldr	r2, [pc, #212]	@ (8004640 <TIM_Base_SetConfig+0x12c>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d01f      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004574:	d01b      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a32      	ldr	r2, [pc, #200]	@ (8004644 <TIM_Base_SetConfig+0x130>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d017      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a31      	ldr	r2, [pc, #196]	@ (8004648 <TIM_Base_SetConfig+0x134>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d013      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a30      	ldr	r2, [pc, #192]	@ (800464c <TIM_Base_SetConfig+0x138>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d00f      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a2f      	ldr	r2, [pc, #188]	@ (8004650 <TIM_Base_SetConfig+0x13c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00b      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a2e      	ldr	r2, [pc, #184]	@ (8004654 <TIM_Base_SetConfig+0x140>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d007      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a2d      	ldr	r2, [pc, #180]	@ (8004658 <TIM_Base_SetConfig+0x144>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d003      	beq.n	80045ae <TIM_Base_SetConfig+0x9a>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a2c      	ldr	r2, [pc, #176]	@ (800465c <TIM_Base_SetConfig+0x148>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d108      	bne.n	80045c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a16      	ldr	r2, [pc, #88]	@ (8004640 <TIM_Base_SetConfig+0x12c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00f      	beq.n	800460c <TIM_Base_SetConfig+0xf8>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a18      	ldr	r2, [pc, #96]	@ (8004650 <TIM_Base_SetConfig+0x13c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00b      	beq.n	800460c <TIM_Base_SetConfig+0xf8>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a17      	ldr	r2, [pc, #92]	@ (8004654 <TIM_Base_SetConfig+0x140>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d007      	beq.n	800460c <TIM_Base_SetConfig+0xf8>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a16      	ldr	r2, [pc, #88]	@ (8004658 <TIM_Base_SetConfig+0x144>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d003      	beq.n	800460c <TIM_Base_SetConfig+0xf8>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a15      	ldr	r2, [pc, #84]	@ (800465c <TIM_Base_SetConfig+0x148>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d103      	bne.n	8004614 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	691a      	ldr	r2, [r3, #16]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b01      	cmp	r3, #1
 8004624:	d105      	bne.n	8004632 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	f023 0201 	bic.w	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	611a      	str	r2, [r3, #16]
  }
}
 8004632:	bf00      	nop
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	40012c00 	.word	0x40012c00
 8004644:	40000400 	.word	0x40000400
 8004648:	40000800 	.word	0x40000800
 800464c:	40000c00 	.word	0x40000c00
 8004650:	40013400 	.word	0x40013400
 8004654:	40014000 	.word	0x40014000
 8004658:	40014400 	.word	0x40014400
 800465c:	40014800 	.word	0x40014800

08004660 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004660:	b480      	push	{r7}
 8004662:	b087      	sub	sp, #28
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	f023 0201 	bic.w	r2, r3, #1
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800468e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f023 0303 	bic.w	r3, r3, #3
 800469a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f023 0302 	bic.w	r3, r3, #2
 80046ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a2c      	ldr	r2, [pc, #176]	@ (800476c <TIM_OC1_SetConfig+0x10c>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d00f      	beq.n	80046e0 <TIM_OC1_SetConfig+0x80>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004770 <TIM_OC1_SetConfig+0x110>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d00b      	beq.n	80046e0 <TIM_OC1_SetConfig+0x80>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004774 <TIM_OC1_SetConfig+0x114>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d007      	beq.n	80046e0 <TIM_OC1_SetConfig+0x80>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a29      	ldr	r2, [pc, #164]	@ (8004778 <TIM_OC1_SetConfig+0x118>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d003      	beq.n	80046e0 <TIM_OC1_SetConfig+0x80>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a28      	ldr	r2, [pc, #160]	@ (800477c <TIM_OC1_SetConfig+0x11c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d10c      	bne.n	80046fa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f023 0308 	bic.w	r3, r3, #8
 80046e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	f023 0304 	bic.w	r3, r3, #4
 80046f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a1b      	ldr	r2, [pc, #108]	@ (800476c <TIM_OC1_SetConfig+0x10c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00f      	beq.n	8004722 <TIM_OC1_SetConfig+0xc2>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a1a      	ldr	r2, [pc, #104]	@ (8004770 <TIM_OC1_SetConfig+0x110>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00b      	beq.n	8004722 <TIM_OC1_SetConfig+0xc2>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a19      	ldr	r2, [pc, #100]	@ (8004774 <TIM_OC1_SetConfig+0x114>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d007      	beq.n	8004722 <TIM_OC1_SetConfig+0xc2>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a18      	ldr	r2, [pc, #96]	@ (8004778 <TIM_OC1_SetConfig+0x118>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d003      	beq.n	8004722 <TIM_OC1_SetConfig+0xc2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a17      	ldr	r2, [pc, #92]	@ (800477c <TIM_OC1_SetConfig+0x11c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d111      	bne.n	8004746 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004728:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004730:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4313      	orrs	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	621a      	str	r2, [r3, #32]
}
 8004760:	bf00      	nop
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40012c00 	.word	0x40012c00
 8004770:	40013400 	.word	0x40013400
 8004774:	40014000 	.word	0x40014000
 8004778:	40014400 	.word	0x40014400
 800477c:	40014800 	.word	0x40014800

08004780 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a1b      	ldr	r3, [r3, #32]
 8004794:	f023 0210 	bic.w	r2, r3, #16
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	021b      	lsls	r3, r3, #8
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f023 0320 	bic.w	r3, r3, #32
 80047ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a28      	ldr	r2, [pc, #160]	@ (8004880 <TIM_OC2_SetConfig+0x100>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d003      	beq.n	80047ec <TIM_OC2_SetConfig+0x6c>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a27      	ldr	r2, [pc, #156]	@ (8004884 <TIM_OC2_SetConfig+0x104>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d10d      	bne.n	8004808 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	011b      	lsls	r3, r3, #4
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004806:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a1d      	ldr	r2, [pc, #116]	@ (8004880 <TIM_OC2_SetConfig+0x100>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d00f      	beq.n	8004830 <TIM_OC2_SetConfig+0xb0>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a1c      	ldr	r2, [pc, #112]	@ (8004884 <TIM_OC2_SetConfig+0x104>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00b      	beq.n	8004830 <TIM_OC2_SetConfig+0xb0>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a1b      	ldr	r2, [pc, #108]	@ (8004888 <TIM_OC2_SetConfig+0x108>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <TIM_OC2_SetConfig+0xb0>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a1a      	ldr	r2, [pc, #104]	@ (800488c <TIM_OC2_SetConfig+0x10c>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d003      	beq.n	8004830 <TIM_OC2_SetConfig+0xb0>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a19      	ldr	r2, [pc, #100]	@ (8004890 <TIM_OC2_SetConfig+0x110>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d113      	bne.n	8004858 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004836:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800483e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4313      	orrs	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4313      	orrs	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	621a      	str	r2, [r3, #32]
}
 8004872:	bf00      	nop
 8004874:	371c      	adds	r7, #28
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40012c00 	.word	0x40012c00
 8004884:	40013400 	.word	0x40013400
 8004888:	40014000 	.word	0x40014000
 800488c:	40014400 	.word	0x40014400
 8004890:	40014800 	.word	0x40014800

08004894 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004894:	b480      	push	{r7}
 8004896:	b087      	sub	sp, #28
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0303 	bic.w	r3, r3, #3
 80048ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	021b      	lsls	r3, r3, #8
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a27      	ldr	r2, [pc, #156]	@ (8004990 <TIM_OC3_SetConfig+0xfc>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d003      	beq.n	80048fe <TIM_OC3_SetConfig+0x6a>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a26      	ldr	r2, [pc, #152]	@ (8004994 <TIM_OC3_SetConfig+0x100>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10d      	bne.n	800491a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004904:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	021b      	lsls	r3, r3, #8
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004918:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a1c      	ldr	r2, [pc, #112]	@ (8004990 <TIM_OC3_SetConfig+0xfc>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d00f      	beq.n	8004942 <TIM_OC3_SetConfig+0xae>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a1b      	ldr	r2, [pc, #108]	@ (8004994 <TIM_OC3_SetConfig+0x100>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00b      	beq.n	8004942 <TIM_OC3_SetConfig+0xae>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a1a      	ldr	r2, [pc, #104]	@ (8004998 <TIM_OC3_SetConfig+0x104>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d007      	beq.n	8004942 <TIM_OC3_SetConfig+0xae>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a19      	ldr	r2, [pc, #100]	@ (800499c <TIM_OC3_SetConfig+0x108>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d003      	beq.n	8004942 <TIM_OC3_SetConfig+0xae>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a18      	ldr	r2, [pc, #96]	@ (80049a0 <TIM_OC3_SetConfig+0x10c>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d113      	bne.n	800496a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004948:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004950:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	011b      	lsls	r3, r3, #4
 8004958:	693a      	ldr	r2, [r7, #16]
 800495a:	4313      	orrs	r3, r2
 800495c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	011b      	lsls	r3, r3, #4
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	621a      	str	r2, [r3, #32]
}
 8004984:	bf00      	nop
 8004986:	371c      	adds	r7, #28
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	40012c00 	.word	0x40012c00
 8004994:	40013400 	.word	0x40013400
 8004998:	40014000 	.word	0x40014000
 800499c:	40014400 	.word	0x40014400
 80049a0:	40014800 	.word	0x40014800

080049a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	021b      	lsls	r3, r3, #8
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	031b      	lsls	r3, r3, #12
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a18      	ldr	r2, [pc, #96]	@ (8004a64 <TIM_OC4_SetConfig+0xc0>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00f      	beq.n	8004a28 <TIM_OC4_SetConfig+0x84>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a17      	ldr	r2, [pc, #92]	@ (8004a68 <TIM_OC4_SetConfig+0xc4>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00b      	beq.n	8004a28 <TIM_OC4_SetConfig+0x84>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a16      	ldr	r2, [pc, #88]	@ (8004a6c <TIM_OC4_SetConfig+0xc8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d007      	beq.n	8004a28 <TIM_OC4_SetConfig+0x84>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a15      	ldr	r2, [pc, #84]	@ (8004a70 <TIM_OC4_SetConfig+0xcc>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_OC4_SetConfig+0x84>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a14      	ldr	r2, [pc, #80]	@ (8004a74 <TIM_OC4_SetConfig+0xd0>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d109      	bne.n	8004a3c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	019b      	lsls	r3, r3, #6
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40013400 	.word	0x40013400
 8004a6c:	40014000 	.word	0x40014000
 8004a70:	40014400 	.word	0x40014400
 8004a74:	40014800 	.word	0x40014800

08004a78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004abc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	041b      	lsls	r3, r3, #16
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a17      	ldr	r2, [pc, #92]	@ (8004b2c <TIM_OC5_SetConfig+0xb4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00f      	beq.n	8004af2 <TIM_OC5_SetConfig+0x7a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a16      	ldr	r2, [pc, #88]	@ (8004b30 <TIM_OC5_SetConfig+0xb8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00b      	beq.n	8004af2 <TIM_OC5_SetConfig+0x7a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a15      	ldr	r2, [pc, #84]	@ (8004b34 <TIM_OC5_SetConfig+0xbc>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d007      	beq.n	8004af2 <TIM_OC5_SetConfig+0x7a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a14      	ldr	r2, [pc, #80]	@ (8004b38 <TIM_OC5_SetConfig+0xc0>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d003      	beq.n	8004af2 <TIM_OC5_SetConfig+0x7a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a13      	ldr	r2, [pc, #76]	@ (8004b3c <TIM_OC5_SetConfig+0xc4>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d109      	bne.n	8004b06 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004af8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	697a      	ldr	r2, [r7, #20]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	621a      	str	r2, [r3, #32]
}
 8004b20:	bf00      	nop
 8004b22:	371c      	adds	r7, #28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	40012c00 	.word	0x40012c00
 8004b30:	40013400 	.word	0x40013400
 8004b34:	40014000 	.word	0x40014000
 8004b38:	40014400 	.word	0x40014400
 8004b3c:	40014800 	.word	0x40014800

08004b40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b087      	sub	sp, #28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	021b      	lsls	r3, r3, #8
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004b86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	051b      	lsls	r3, r3, #20
 8004b8e:	693a      	ldr	r2, [r7, #16]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a18      	ldr	r2, [pc, #96]	@ (8004bf8 <TIM_OC6_SetConfig+0xb8>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d00f      	beq.n	8004bbc <TIM_OC6_SetConfig+0x7c>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a17      	ldr	r2, [pc, #92]	@ (8004bfc <TIM_OC6_SetConfig+0xbc>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00b      	beq.n	8004bbc <TIM_OC6_SetConfig+0x7c>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a16      	ldr	r2, [pc, #88]	@ (8004c00 <TIM_OC6_SetConfig+0xc0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d007      	beq.n	8004bbc <TIM_OC6_SetConfig+0x7c>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a15      	ldr	r2, [pc, #84]	@ (8004c04 <TIM_OC6_SetConfig+0xc4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d003      	beq.n	8004bbc <TIM_OC6_SetConfig+0x7c>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a14      	ldr	r2, [pc, #80]	@ (8004c08 <TIM_OC6_SetConfig+0xc8>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d109      	bne.n	8004bd0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	029b      	lsls	r3, r3, #10
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	621a      	str	r2, [r3, #32]
}
 8004bea:	bf00      	nop
 8004bec:	371c      	adds	r7, #28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40013400 	.word	0x40013400
 8004c00:	40014000 	.word	0x40014000
 8004c04:	40014400 	.word	0x40014400
 8004c08:	40014800 	.word	0x40014800

08004c0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 031f 	and.w	r3, r3, #31
 8004c1e:	2201      	movs	r2, #1
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a1a      	ldr	r2, [r3, #32]
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	401a      	ands	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a1a      	ldr	r2, [r3, #32]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	f003 031f 	and.w	r3, r3, #31
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	fa01 f303 	lsl.w	r3, r1, r3
 8004c44:	431a      	orrs	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	621a      	str	r2, [r3, #32]
}
 8004c4a:	bf00      	nop
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
	...

08004c58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d101      	bne.n	8004c70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e068      	b.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a2e      	ldr	r2, [pc, #184]	@ (8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d004      	beq.n	8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8004d54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d108      	bne.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004caa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cbc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d01d      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce2:	d018      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8004d58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d013      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8004d5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00e      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a18      	ldr	r2, [pc, #96]	@ (8004d60 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d009      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a13      	ldr	r2, [pc, #76]	@ (8004d54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d004      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a14      	ldr	r2, [pc, #80]	@ (8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d10c      	bne.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	68ba      	ldr	r2, [r7, #8]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40012c00 	.word	0x40012c00
 8004d54:	40013400 	.word	0x40013400
 8004d58:	40000400 	.word	0x40000400
 8004d5c:	40000800 	.word	0x40000800
 8004d60:	40000c00 	.word	0x40000c00
 8004d64:	40014000 	.word	0x40014000

08004d68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e040      	b.n	8004dfc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fc fd96 	bl	80018bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2224      	movs	r2, #36	@ 0x24
 8004d94:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fae0 	bl	8005374 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f825 	bl	8004e04 <UART_SetConfig>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e01b      	b.n	8004dfc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004dd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004de2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f042 0201 	orr.w	r2, r2, #1
 8004df2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 fb5f 	bl	80054b8 <UART_CheckIdleState>
 8004dfa:	4603      	mov	r3, r0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e08:	b08a      	sub	sp, #40	@ 0x28
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	4ba4      	ldr	r3, [pc, #656]	@ (80050c4 <UART_SetConfig+0x2c0>)
 8004e34:	4013      	ands	r3, r2
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	6812      	ldr	r2, [r2, #0]
 8004e3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e3c:	430b      	orrs	r3, r1
 8004e3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a99      	ldr	r2, [pc, #612]	@ (80050c8 <UART_SetConfig+0x2c4>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d004      	beq.n	8004e70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e80:	430a      	orrs	r2, r1
 8004e82:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a90      	ldr	r2, [pc, #576]	@ (80050cc <UART_SetConfig+0x2c8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d126      	bne.n	8004edc <UART_SetConfig+0xd8>
 8004e8e:	4b90      	ldr	r3, [pc, #576]	@ (80050d0 <UART_SetConfig+0x2cc>)
 8004e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e94:	f003 0303 	and.w	r3, r3, #3
 8004e98:	2b03      	cmp	r3, #3
 8004e9a:	d81b      	bhi.n	8004ed4 <UART_SetConfig+0xd0>
 8004e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea4 <UART_SetConfig+0xa0>)
 8004e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea2:	bf00      	nop
 8004ea4:	08004eb5 	.word	0x08004eb5
 8004ea8:	08004ec5 	.word	0x08004ec5
 8004eac:	08004ebd 	.word	0x08004ebd
 8004eb0:	08004ecd 	.word	0x08004ecd
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eba:	e116      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ec2:	e112      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004ec4:	2304      	movs	r3, #4
 8004ec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eca:	e10e      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004ecc:	2308      	movs	r3, #8
 8004ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ed2:	e10a      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004ed4:	2310      	movs	r3, #16
 8004ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eda:	e106      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a7c      	ldr	r2, [pc, #496]	@ (80050d4 <UART_SetConfig+0x2d0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d138      	bne.n	8004f58 <UART_SetConfig+0x154>
 8004ee6:	4b7a      	ldr	r3, [pc, #488]	@ (80050d0 <UART_SetConfig+0x2cc>)
 8004ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eec:	f003 030c 	and.w	r3, r3, #12
 8004ef0:	2b0c      	cmp	r3, #12
 8004ef2:	d82d      	bhi.n	8004f50 <UART_SetConfig+0x14c>
 8004ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8004efc <UART_SetConfig+0xf8>)
 8004ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efa:	bf00      	nop
 8004efc:	08004f31 	.word	0x08004f31
 8004f00:	08004f51 	.word	0x08004f51
 8004f04:	08004f51 	.word	0x08004f51
 8004f08:	08004f51 	.word	0x08004f51
 8004f0c:	08004f41 	.word	0x08004f41
 8004f10:	08004f51 	.word	0x08004f51
 8004f14:	08004f51 	.word	0x08004f51
 8004f18:	08004f51 	.word	0x08004f51
 8004f1c:	08004f39 	.word	0x08004f39
 8004f20:	08004f51 	.word	0x08004f51
 8004f24:	08004f51 	.word	0x08004f51
 8004f28:	08004f51 	.word	0x08004f51
 8004f2c:	08004f49 	.word	0x08004f49
 8004f30:	2300      	movs	r3, #0
 8004f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f36:	e0d8      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f3e:	e0d4      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f40:	2304      	movs	r3, #4
 8004f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f46:	e0d0      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f48:	2308      	movs	r3, #8
 8004f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4e:	e0cc      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f50:	2310      	movs	r3, #16
 8004f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f56:	e0c8      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a5e      	ldr	r2, [pc, #376]	@ (80050d8 <UART_SetConfig+0x2d4>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d125      	bne.n	8004fae <UART_SetConfig+0x1aa>
 8004f62:	4b5b      	ldr	r3, [pc, #364]	@ (80050d0 <UART_SetConfig+0x2cc>)
 8004f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f6c:	2b30      	cmp	r3, #48	@ 0x30
 8004f6e:	d016      	beq.n	8004f9e <UART_SetConfig+0x19a>
 8004f70:	2b30      	cmp	r3, #48	@ 0x30
 8004f72:	d818      	bhi.n	8004fa6 <UART_SetConfig+0x1a2>
 8004f74:	2b20      	cmp	r3, #32
 8004f76:	d00a      	beq.n	8004f8e <UART_SetConfig+0x18a>
 8004f78:	2b20      	cmp	r3, #32
 8004f7a:	d814      	bhi.n	8004fa6 <UART_SetConfig+0x1a2>
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <UART_SetConfig+0x182>
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	d008      	beq.n	8004f96 <UART_SetConfig+0x192>
 8004f84:	e00f      	b.n	8004fa6 <UART_SetConfig+0x1a2>
 8004f86:	2300      	movs	r3, #0
 8004f88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f8c:	e0ad      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f94:	e0a9      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f96:	2304      	movs	r3, #4
 8004f98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f9c:	e0a5      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004f9e:	2308      	movs	r3, #8
 8004fa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa4:	e0a1      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004fa6:	2310      	movs	r3, #16
 8004fa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fac:	e09d      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a4a      	ldr	r2, [pc, #296]	@ (80050dc <UART_SetConfig+0x2d8>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d125      	bne.n	8005004 <UART_SetConfig+0x200>
 8004fb8:	4b45      	ldr	r3, [pc, #276]	@ (80050d0 <UART_SetConfig+0x2cc>)
 8004fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fbe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004fc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fc4:	d016      	beq.n	8004ff4 <UART_SetConfig+0x1f0>
 8004fc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fc8:	d818      	bhi.n	8004ffc <UART_SetConfig+0x1f8>
 8004fca:	2b80      	cmp	r3, #128	@ 0x80
 8004fcc:	d00a      	beq.n	8004fe4 <UART_SetConfig+0x1e0>
 8004fce:	2b80      	cmp	r3, #128	@ 0x80
 8004fd0:	d814      	bhi.n	8004ffc <UART_SetConfig+0x1f8>
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <UART_SetConfig+0x1d8>
 8004fd6:	2b40      	cmp	r3, #64	@ 0x40
 8004fd8:	d008      	beq.n	8004fec <UART_SetConfig+0x1e8>
 8004fda:	e00f      	b.n	8004ffc <UART_SetConfig+0x1f8>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe2:	e082      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fea:	e07e      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004fec:	2304      	movs	r3, #4
 8004fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff2:	e07a      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004ff4:	2308      	movs	r3, #8
 8004ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffa:	e076      	b.n	80050ea <UART_SetConfig+0x2e6>
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005002:	e072      	b.n	80050ea <UART_SetConfig+0x2e6>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a35      	ldr	r2, [pc, #212]	@ (80050e0 <UART_SetConfig+0x2dc>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d12a      	bne.n	8005064 <UART_SetConfig+0x260>
 800500e:	4b30      	ldr	r3, [pc, #192]	@ (80050d0 <UART_SetConfig+0x2cc>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005018:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800501c:	d01a      	beq.n	8005054 <UART_SetConfig+0x250>
 800501e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005022:	d81b      	bhi.n	800505c <UART_SetConfig+0x258>
 8005024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005028:	d00c      	beq.n	8005044 <UART_SetConfig+0x240>
 800502a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800502e:	d815      	bhi.n	800505c <UART_SetConfig+0x258>
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <UART_SetConfig+0x238>
 8005034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005038:	d008      	beq.n	800504c <UART_SetConfig+0x248>
 800503a:	e00f      	b.n	800505c <UART_SetConfig+0x258>
 800503c:	2300      	movs	r3, #0
 800503e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005042:	e052      	b.n	80050ea <UART_SetConfig+0x2e6>
 8005044:	2302      	movs	r3, #2
 8005046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800504a:	e04e      	b.n	80050ea <UART_SetConfig+0x2e6>
 800504c:	2304      	movs	r3, #4
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005052:	e04a      	b.n	80050ea <UART_SetConfig+0x2e6>
 8005054:	2308      	movs	r3, #8
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505a:	e046      	b.n	80050ea <UART_SetConfig+0x2e6>
 800505c:	2310      	movs	r3, #16
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e042      	b.n	80050ea <UART_SetConfig+0x2e6>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a17      	ldr	r2, [pc, #92]	@ (80050c8 <UART_SetConfig+0x2c4>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d13a      	bne.n	80050e4 <UART_SetConfig+0x2e0>
 800506e:	4b18      	ldr	r3, [pc, #96]	@ (80050d0 <UART_SetConfig+0x2cc>)
 8005070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005074:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005078:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800507c:	d01a      	beq.n	80050b4 <UART_SetConfig+0x2b0>
 800507e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005082:	d81b      	bhi.n	80050bc <UART_SetConfig+0x2b8>
 8005084:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005088:	d00c      	beq.n	80050a4 <UART_SetConfig+0x2a0>
 800508a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800508e:	d815      	bhi.n	80050bc <UART_SetConfig+0x2b8>
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <UART_SetConfig+0x298>
 8005094:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005098:	d008      	beq.n	80050ac <UART_SetConfig+0x2a8>
 800509a:	e00f      	b.n	80050bc <UART_SetConfig+0x2b8>
 800509c:	2300      	movs	r3, #0
 800509e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050a2:	e022      	b.n	80050ea <UART_SetConfig+0x2e6>
 80050a4:	2302      	movs	r3, #2
 80050a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050aa:	e01e      	b.n	80050ea <UART_SetConfig+0x2e6>
 80050ac:	2304      	movs	r3, #4
 80050ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b2:	e01a      	b.n	80050ea <UART_SetConfig+0x2e6>
 80050b4:	2308      	movs	r3, #8
 80050b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ba:	e016      	b.n	80050ea <UART_SetConfig+0x2e6>
 80050bc:	2310      	movs	r3, #16
 80050be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c2:	e012      	b.n	80050ea <UART_SetConfig+0x2e6>
 80050c4:	efff69f3 	.word	0xefff69f3
 80050c8:	40008000 	.word	0x40008000
 80050cc:	40013800 	.word	0x40013800
 80050d0:	40021000 	.word	0x40021000
 80050d4:	40004400 	.word	0x40004400
 80050d8:	40004800 	.word	0x40004800
 80050dc:	40004c00 	.word	0x40004c00
 80050e0:	40005000 	.word	0x40005000
 80050e4:	2310      	movs	r3, #16
 80050e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a9f      	ldr	r2, [pc, #636]	@ (800536c <UART_SetConfig+0x568>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d17a      	bne.n	80051ea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d824      	bhi.n	8005146 <UART_SetConfig+0x342>
 80050fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005104 <UART_SetConfig+0x300>)
 80050fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005102:	bf00      	nop
 8005104:	08005129 	.word	0x08005129
 8005108:	08005147 	.word	0x08005147
 800510c:	08005131 	.word	0x08005131
 8005110:	08005147 	.word	0x08005147
 8005114:	08005137 	.word	0x08005137
 8005118:	08005147 	.word	0x08005147
 800511c:	08005147 	.word	0x08005147
 8005120:	08005147 	.word	0x08005147
 8005124:	0800513f 	.word	0x0800513f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005128:	f7fe fa3a 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 800512c:	61f8      	str	r0, [r7, #28]
        break;
 800512e:	e010      	b.n	8005152 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005130:	4b8f      	ldr	r3, [pc, #572]	@ (8005370 <UART_SetConfig+0x56c>)
 8005132:	61fb      	str	r3, [r7, #28]
        break;
 8005134:	e00d      	b.n	8005152 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005136:	f7fe f99b 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 800513a:	61f8      	str	r0, [r7, #28]
        break;
 800513c:	e009      	b.n	8005152 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800513e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005142:	61fb      	str	r3, [r7, #28]
        break;
 8005144:	e005      	b.n	8005152 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005146:	2300      	movs	r3, #0
 8005148:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005150:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 80fb 	beq.w	8005350 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	685a      	ldr	r2, [r3, #4]
 800515e:	4613      	mov	r3, r2
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	4413      	add	r3, r2
 8005164:	69fa      	ldr	r2, [r7, #28]
 8005166:	429a      	cmp	r2, r3
 8005168:	d305      	bcc.n	8005176 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	429a      	cmp	r2, r3
 8005174:	d903      	bls.n	800517e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800517c:	e0e8      	b.n	8005350 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	2200      	movs	r2, #0
 8005182:	461c      	mov	r4, r3
 8005184:	4615      	mov	r5, r2
 8005186:	f04f 0200 	mov.w	r2, #0
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	022b      	lsls	r3, r5, #8
 8005190:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005194:	0222      	lsls	r2, r4, #8
 8005196:	68f9      	ldr	r1, [r7, #12]
 8005198:	6849      	ldr	r1, [r1, #4]
 800519a:	0849      	lsrs	r1, r1, #1
 800519c:	2000      	movs	r0, #0
 800519e:	4688      	mov	r8, r1
 80051a0:	4681      	mov	r9, r0
 80051a2:	eb12 0a08 	adds.w	sl, r2, r8
 80051a6:	eb43 0b09 	adc.w	fp, r3, r9
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	603b      	str	r3, [r7, #0]
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051b8:	4650      	mov	r0, sl
 80051ba:	4659      	mov	r1, fp
 80051bc:	f7fb f860 	bl	8000280 <__aeabi_uldivmod>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4613      	mov	r3, r2
 80051c6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ce:	d308      	bcc.n	80051e2 <UART_SetConfig+0x3de>
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051d6:	d204      	bcs.n	80051e2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	60da      	str	r2, [r3, #12]
 80051e0:	e0b6      	b.n	8005350 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051e8:	e0b2      	b.n	8005350 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f2:	d15e      	bne.n	80052b2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80051f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d828      	bhi.n	800524e <UART_SetConfig+0x44a>
 80051fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005204 <UART_SetConfig+0x400>)
 80051fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005202:	bf00      	nop
 8005204:	08005229 	.word	0x08005229
 8005208:	08005231 	.word	0x08005231
 800520c:	08005239 	.word	0x08005239
 8005210:	0800524f 	.word	0x0800524f
 8005214:	0800523f 	.word	0x0800523f
 8005218:	0800524f 	.word	0x0800524f
 800521c:	0800524f 	.word	0x0800524f
 8005220:	0800524f 	.word	0x0800524f
 8005224:	08005247 	.word	0x08005247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005228:	f7fe f9ba 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 800522c:	61f8      	str	r0, [r7, #28]
        break;
 800522e:	e014      	b.n	800525a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005230:	f7fe f9cc 	bl	80035cc <HAL_RCC_GetPCLK2Freq>
 8005234:	61f8      	str	r0, [r7, #28]
        break;
 8005236:	e010      	b.n	800525a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005238:	4b4d      	ldr	r3, [pc, #308]	@ (8005370 <UART_SetConfig+0x56c>)
 800523a:	61fb      	str	r3, [r7, #28]
        break;
 800523c:	e00d      	b.n	800525a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800523e:	f7fe f917 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 8005242:	61f8      	str	r0, [r7, #28]
        break;
 8005244:	e009      	b.n	800525a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005246:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800524a:	61fb      	str	r3, [r7, #28]
        break;
 800524c:	e005      	b.n	800525a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005258:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d077      	beq.n	8005350 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	005a      	lsls	r2, r3, #1
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	085b      	lsrs	r3, r3, #1
 800526a:	441a      	add	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	fbb2 f3f3 	udiv	r3, r2, r3
 8005274:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	2b0f      	cmp	r3, #15
 800527a:	d916      	bls.n	80052aa <UART_SetConfig+0x4a6>
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005282:	d212      	bcs.n	80052aa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	b29b      	uxth	r3, r3
 8005288:	f023 030f 	bic.w	r3, r3, #15
 800528c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	085b      	lsrs	r3, r3, #1
 8005292:	b29b      	uxth	r3, r3
 8005294:	f003 0307 	and.w	r3, r3, #7
 8005298:	b29a      	uxth	r2, r3
 800529a:	8afb      	ldrh	r3, [r7, #22]
 800529c:	4313      	orrs	r3, r2
 800529e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	8afa      	ldrh	r2, [r7, #22]
 80052a6:	60da      	str	r2, [r3, #12]
 80052a8:	e052      	b.n	8005350 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052b0:	e04e      	b.n	8005350 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052b6:	2b08      	cmp	r3, #8
 80052b8:	d827      	bhi.n	800530a <UART_SetConfig+0x506>
 80052ba:	a201      	add	r2, pc, #4	@ (adr r2, 80052c0 <UART_SetConfig+0x4bc>)
 80052bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c0:	080052e5 	.word	0x080052e5
 80052c4:	080052ed 	.word	0x080052ed
 80052c8:	080052f5 	.word	0x080052f5
 80052cc:	0800530b 	.word	0x0800530b
 80052d0:	080052fb 	.word	0x080052fb
 80052d4:	0800530b 	.word	0x0800530b
 80052d8:	0800530b 	.word	0x0800530b
 80052dc:	0800530b 	.word	0x0800530b
 80052e0:	08005303 	.word	0x08005303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052e4:	f7fe f95c 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 80052e8:	61f8      	str	r0, [r7, #28]
        break;
 80052ea:	e014      	b.n	8005316 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052ec:	f7fe f96e 	bl	80035cc <HAL_RCC_GetPCLK2Freq>
 80052f0:	61f8      	str	r0, [r7, #28]
        break;
 80052f2:	e010      	b.n	8005316 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005370 <UART_SetConfig+0x56c>)
 80052f6:	61fb      	str	r3, [r7, #28]
        break;
 80052f8:	e00d      	b.n	8005316 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052fa:	f7fe f8b9 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 80052fe:	61f8      	str	r0, [r7, #28]
        break;
 8005300:	e009      	b.n	8005316 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005302:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005306:	61fb      	str	r3, [r7, #28]
        break;
 8005308:	e005      	b.n	8005316 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005314:	bf00      	nop
    }

    if (pclk != 0U)
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d019      	beq.n	8005350 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	085a      	lsrs	r2, r3, #1
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	441a      	add	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	fbb2 f3f3 	udiv	r3, r2, r3
 800532e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	2b0f      	cmp	r3, #15
 8005334:	d909      	bls.n	800534a <UART_SetConfig+0x546>
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800533c:	d205      	bcs.n	800534a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60da      	str	r2, [r3, #12]
 8005348:	e002      	b.n	8005350 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800535c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005360:	4618      	mov	r0, r3
 8005362:	3728      	adds	r7, #40	@ 0x28
 8005364:	46bd      	mov	sp, r7
 8005366:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800536a:	bf00      	nop
 800536c:	40008000 	.word	0x40008000
 8005370:	00f42400 	.word	0x00f42400

08005374 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	f003 0308 	and.w	r3, r3, #8
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00a      	beq.n	800539e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c4:	f003 0302 	and.w	r3, r3, #2
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00a      	beq.n	80053e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e6:	f003 0304 	and.w	r3, r3, #4
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	430a      	orrs	r2, r1
 8005402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	f003 0310 	and.w	r3, r3, #16
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00a      	beq.n	8005448 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d01a      	beq.n	800548a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005472:	d10a      	bne.n	800548a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	605a      	str	r2, [r3, #4]
  }
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b098      	sub	sp, #96	@ 0x60
 80054bc:	af02      	add	r7, sp, #8
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054c8:	f7fc faee 	bl	8001aa8 <HAL_GetTick>
 80054cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0308 	and.w	r3, r3, #8
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d12e      	bne.n	800553a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054e4:	2200      	movs	r2, #0
 80054e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f88c 	bl	8005608 <UART_WaitOnFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d021      	beq.n	800553a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054fe:	e853 3f00 	ldrex	r3, [r3]
 8005502:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005506:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800550a:	653b      	str	r3, [r7, #80]	@ 0x50
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	461a      	mov	r2, r3
 8005512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005514:	647b      	str	r3, [r7, #68]	@ 0x44
 8005516:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005518:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800551a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800551c:	e841 2300 	strex	r3, r2, [r1]
 8005520:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1e6      	bne.n	80054f6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2220      	movs	r2, #32
 800552c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e062      	b.n	8005600 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b04      	cmp	r3, #4
 8005546:	d149      	bne.n	80055dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005548:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005550:	2200      	movs	r2, #0
 8005552:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f856 	bl	8005608 <UART_WaitOnFlagUntilTimeout>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d03c      	beq.n	80055dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556a:	e853 3f00 	ldrex	r3, [r3]
 800556e:	623b      	str	r3, [r7, #32]
   return(result);
 8005570:	6a3b      	ldr	r3, [r7, #32]
 8005572:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005576:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	461a      	mov	r2, r3
 800557e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005580:	633b      	str	r3, [r7, #48]	@ 0x30
 8005582:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005584:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005586:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005588:	e841 2300 	strex	r3, r2, [r1]
 800558c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800558e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1e6      	bne.n	8005562 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	3308      	adds	r3, #8
 800559a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f023 0301 	bic.w	r3, r3, #1
 80055aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	3308      	adds	r3, #8
 80055b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055b4:	61fa      	str	r2, [r7, #28]
 80055b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	69b9      	ldr	r1, [r7, #24]
 80055ba:	69fa      	ldr	r2, [r7, #28]
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	617b      	str	r3, [r7, #20]
   return(result);
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e5      	bne.n	8005594 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e011      	b.n	8005600 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2220      	movs	r2, #32
 80055e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3758      	adds	r7, #88	@ 0x58
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	603b      	str	r3, [r7, #0]
 8005614:	4613      	mov	r3, r2
 8005616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005618:	e04f      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005620:	d04b      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005622:	f7fc fa41 	bl	8001aa8 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	429a      	cmp	r2, r3
 8005630:	d302      	bcc.n	8005638 <UART_WaitOnFlagUntilTimeout+0x30>
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e04e      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0304 	and.w	r3, r3, #4
 8005646:	2b00      	cmp	r3, #0
 8005648:	d037      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	2b80      	cmp	r3, #128	@ 0x80
 800564e:	d034      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b40      	cmp	r3, #64	@ 0x40
 8005654:	d031      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	2b08      	cmp	r3, #8
 8005662:	d110      	bne.n	8005686 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2208      	movs	r2, #8
 800566a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 f838 	bl	80056e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2208      	movs	r2, #8
 8005676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e029      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005694:	d111      	bne.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800569e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 f81e 	bl	80056e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2220      	movs	r2, #32
 80056aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e00f      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69da      	ldr	r2, [r3, #28]
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	4013      	ands	r3, r2
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	bf0c      	ite	eq
 80056ca:	2301      	moveq	r3, #1
 80056cc:	2300      	movne	r3, #0
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	461a      	mov	r2, r3
 80056d2:	79fb      	ldrb	r3, [r7, #7]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d0a0      	beq.n	800561a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b095      	sub	sp, #84	@ 0x54
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056f2:	e853 3f00 	ldrex	r3, [r3]
 80056f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	461a      	mov	r2, r3
 8005706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005708:	643b      	str	r3, [r7, #64]	@ 0x40
 800570a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800570e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005710:	e841 2300 	strex	r3, r2, [r1]
 8005714:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1e6      	bne.n	80056ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	3308      	adds	r3, #8
 8005722:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	e853 3f00 	ldrex	r3, [r3]
 800572a:	61fb      	str	r3, [r7, #28]
   return(result);
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f023 0301 	bic.w	r3, r3, #1
 8005732:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3308      	adds	r3, #8
 800573a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800573c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800573e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005744:	e841 2300 	strex	r3, r2, [r1]
 8005748:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1e5      	bne.n	800571c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005754:	2b01      	cmp	r3, #1
 8005756:	d118      	bne.n	800578a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	e853 3f00 	ldrex	r3, [r3]
 8005764:	60bb      	str	r3, [r7, #8]
   return(result);
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f023 0310 	bic.w	r3, r3, #16
 800576c:	647b      	str	r3, [r7, #68]	@ 0x44
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	461a      	mov	r2, r3
 8005774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005776:	61bb      	str	r3, [r7, #24]
 8005778:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	6979      	ldr	r1, [r7, #20]
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	613b      	str	r3, [r7, #16]
   return(result);
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1e6      	bne.n	8005758 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800579e:	bf00      	nop
 80057a0:	3754      	adds	r7, #84	@ 0x54
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
	...

080057ac <__NVIC_SetPriority>:
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	4603      	mov	r3, r0
 80057b4:	6039      	str	r1, [r7, #0]
 80057b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	db0a      	blt.n	80057d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	490c      	ldr	r1, [pc, #48]	@ (80057f8 <__NVIC_SetPriority+0x4c>)
 80057c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ca:	0112      	lsls	r2, r2, #4
 80057cc:	b2d2      	uxtb	r2, r2
 80057ce:	440b      	add	r3, r1
 80057d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80057d4:	e00a      	b.n	80057ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	4908      	ldr	r1, [pc, #32]	@ (80057fc <__NVIC_SetPriority+0x50>)
 80057dc:	79fb      	ldrb	r3, [r7, #7]
 80057de:	f003 030f 	and.w	r3, r3, #15
 80057e2:	3b04      	subs	r3, #4
 80057e4:	0112      	lsls	r2, r2, #4
 80057e6:	b2d2      	uxtb	r2, r2
 80057e8:	440b      	add	r3, r1
 80057ea:	761a      	strb	r2, [r3, #24]
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	e000e100 	.word	0xe000e100
 80057fc:	e000ed00 	.word	0xe000ed00

08005800 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005800:	b580      	push	{r7, lr}
 8005802:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005804:	2100      	movs	r1, #0
 8005806:	f06f 0004 	mvn.w	r0, #4
 800580a:	f7ff ffcf 	bl	80057ac <__NVIC_SetPriority>
#endif
}
 800580e:	bf00      	nop
 8005810:	bd80      	pop	{r7, pc}
	...

08005814 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800581a:	f3ef 8305 	mrs	r3, IPSR
 800581e:	603b      	str	r3, [r7, #0]
  return(result);
 8005820:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005826:	f06f 0305 	mvn.w	r3, #5
 800582a:	607b      	str	r3, [r7, #4]
 800582c:	e00c      	b.n	8005848 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800582e:	4b0a      	ldr	r3, [pc, #40]	@ (8005858 <osKernelInitialize+0x44>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d105      	bne.n	8005842 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005836:	4b08      	ldr	r3, [pc, #32]	@ (8005858 <osKernelInitialize+0x44>)
 8005838:	2201      	movs	r2, #1
 800583a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800583c:	2300      	movs	r3, #0
 800583e:	607b      	str	r3, [r7, #4]
 8005840:	e002      	b.n	8005848 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005842:	f04f 33ff 	mov.w	r3, #4294967295
 8005846:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005848:	687b      	ldr	r3, [r7, #4]
}
 800584a:	4618      	mov	r0, r3
 800584c:	370c      	adds	r7, #12
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	200001c8 	.word	0x200001c8

0800585c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005862:	f3ef 8305 	mrs	r3, IPSR
 8005866:	603b      	str	r3, [r7, #0]
  return(result);
 8005868:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800586a:	2b00      	cmp	r3, #0
 800586c:	d003      	beq.n	8005876 <osKernelStart+0x1a>
    stat = osErrorISR;
 800586e:	f06f 0305 	mvn.w	r3, #5
 8005872:	607b      	str	r3, [r7, #4]
 8005874:	e010      	b.n	8005898 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005876:	4b0b      	ldr	r3, [pc, #44]	@ (80058a4 <osKernelStart+0x48>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d109      	bne.n	8005892 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800587e:	f7ff ffbf 	bl	8005800 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005882:	4b08      	ldr	r3, [pc, #32]	@ (80058a4 <osKernelStart+0x48>)
 8005884:	2202      	movs	r2, #2
 8005886:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005888:	f001 f8b6 	bl	80069f8 <vTaskStartScheduler>
      stat = osOK;
 800588c:	2300      	movs	r3, #0
 800588e:	607b      	str	r3, [r7, #4]
 8005890:	e002      	b.n	8005898 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005892:	f04f 33ff 	mov.w	r3, #4294967295
 8005896:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005898:	687b      	ldr	r3, [r7, #4]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	200001c8 	.word	0x200001c8

080058a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b08e      	sub	sp, #56	@ 0x38
 80058ac:	af04      	add	r7, sp, #16
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058b8:	f3ef 8305 	mrs	r3, IPSR
 80058bc:	617b      	str	r3, [r7, #20]
  return(result);
 80058be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d17e      	bne.n	80059c2 <osThreadNew+0x11a>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d07b      	beq.n	80059c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80058ca:	2380      	movs	r3, #128	@ 0x80
 80058cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80058ce:	2318      	movs	r3, #24
 80058d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80058d6:	f04f 33ff 	mov.w	r3, #4294967295
 80058da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d045      	beq.n	800596e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <osThreadNew+0x48>
        name = attr->name;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	699b      	ldr	r3, [r3, #24]
 80058fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <osThreadNew+0x6e>
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	2b38      	cmp	r3, #56	@ 0x38
 8005908:	d805      	bhi.n	8005916 <osThreadNew+0x6e>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <osThreadNew+0x72>
        return (NULL);
 8005916:	2300      	movs	r3, #0
 8005918:	e054      	b.n	80059c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	089b      	lsrs	r3, r3, #2
 8005928:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00e      	beq.n	8005950 <osThreadNew+0xa8>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	2b5b      	cmp	r3, #91	@ 0x5b
 8005938:	d90a      	bls.n	8005950 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800593e:	2b00      	cmp	r3, #0
 8005940:	d006      	beq.n	8005950 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d002      	beq.n	8005950 <osThreadNew+0xa8>
        mem = 1;
 800594a:	2301      	movs	r3, #1
 800594c:	61bb      	str	r3, [r7, #24]
 800594e:	e010      	b.n	8005972 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10c      	bne.n	8005972 <osThreadNew+0xca>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d108      	bne.n	8005972 <osThreadNew+0xca>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d104      	bne.n	8005972 <osThreadNew+0xca>
          mem = 0;
 8005968:	2300      	movs	r3, #0
 800596a:	61bb      	str	r3, [r7, #24]
 800596c:	e001      	b.n	8005972 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800596e:	2300      	movs	r3, #0
 8005970:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d110      	bne.n	800599a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005980:	9202      	str	r2, [sp, #8]
 8005982:	9301      	str	r3, [sp, #4]
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	9300      	str	r3, [sp, #0]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	6a3a      	ldr	r2, [r7, #32]
 800598c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f000 fe56 	bl	8006640 <xTaskCreateStatic>
 8005994:	4603      	mov	r3, r0
 8005996:	613b      	str	r3, [r7, #16]
 8005998:	e013      	b.n	80059c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d110      	bne.n	80059c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80059a0:	6a3b      	ldr	r3, [r7, #32]
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	f107 0310 	add.w	r3, r7, #16
 80059a8:	9301      	str	r3, [sp, #4]
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 fea4 	bl	8006700 <xTaskCreate>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d001      	beq.n	80059c2 <osThreadNew+0x11a>
            hTask = NULL;
 80059be:	2300      	movs	r3, #0
 80059c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80059c2:	693b      	ldr	r3, [r7, #16]
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3728      	adds	r7, #40	@ 0x28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059d4:	f3ef 8305 	mrs	r3, IPSR
 80059d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80059da:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <osDelay+0x1c>
    stat = osErrorISR;
 80059e0:	f06f 0305 	mvn.w	r3, #5
 80059e4:	60fb      	str	r3, [r7, #12]
 80059e6:	e007      	b.n	80059f8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d002      	beq.n	80059f8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 ffca 	bl	800698c <vTaskDelay>
    }
  }

  return (stat);
 80059f8:	68fb      	ldr	r3, [r7, #12]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	4a07      	ldr	r2, [pc, #28]	@ (8005a30 <vApplicationGetIdleTaskMemory+0x2c>)
 8005a14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	4a06      	ldr	r2, [pc, #24]	@ (8005a34 <vApplicationGetIdleTaskMemory+0x30>)
 8005a1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2280      	movs	r2, #128	@ 0x80
 8005a20:	601a      	str	r2, [r3, #0]
}
 8005a22:	bf00      	nop
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	200001cc 	.word	0x200001cc
 8005a34:	20000228 	.word	0x20000228

08005a38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4a07      	ldr	r2, [pc, #28]	@ (8005a64 <vApplicationGetTimerTaskMemory+0x2c>)
 8005a48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	4a06      	ldr	r2, [pc, #24]	@ (8005a68 <vApplicationGetTimerTaskMemory+0x30>)
 8005a4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a56:	601a      	str	r2, [r3, #0]
}
 8005a58:	bf00      	nop
 8005a5a:	3714      	adds	r7, #20
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr
 8005a64:	20000428 	.word	0x20000428
 8005a68:	20000484 	.word	0x20000484

08005a6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f103 0208 	add.w	r2, r3, #8
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f04f 32ff 	mov.w	r2, #4294967295
 8005a84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f103 0208 	add.w	r2, r3, #8
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f103 0208 	add.w	r2, r3, #8
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b085      	sub	sp, #20
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
 8005ace:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	683a      	ldr	r2, [r7, #0]
 8005af0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	601a      	str	r2, [r3, #0]
}
 8005b02:	bf00      	nop
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b085      	sub	sp, #20
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
 8005b16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b24:	d103      	bne.n	8005b2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	e00c      	b.n	8005b48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	3308      	adds	r3, #8
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	e002      	b.n	8005b3c <vListInsert+0x2e>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d2f6      	bcs.n	8005b36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	601a      	str	r2, [r3, #0]
}
 8005b74:	bf00      	nop
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	6892      	ldr	r2, [r2, #8]
 8005b96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	6852      	ldr	r2, [r2, #4]
 8005ba0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d103      	bne.n	8005bb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	1e5a      	subs	r2, r3, #1
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3714      	adds	r7, #20
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d10b      	bne.n	8005c00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bec:	f383 8811 	msr	BASEPRI, r3
 8005bf0:	f3bf 8f6f 	isb	sy
 8005bf4:	f3bf 8f4f 	dsb	sy
 8005bf8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005bfa:	bf00      	nop
 8005bfc:	bf00      	nop
 8005bfe:	e7fd      	b.n	8005bfc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005c00:	f002 f8b2 	bl	8007d68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c0c:	68f9      	ldr	r1, [r7, #12]
 8005c0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005c10:	fb01 f303 	mul.w	r3, r1, r3
 8005c14:	441a      	add	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c30:	3b01      	subs	r3, #1
 8005c32:	68f9      	ldr	r1, [r7, #12]
 8005c34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005c36:	fb01 f303 	mul.w	r3, r1, r3
 8005c3a:	441a      	add	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	22ff      	movs	r2, #255	@ 0xff
 8005c44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	22ff      	movs	r2, #255	@ 0xff
 8005c4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d114      	bne.n	8005c80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d01a      	beq.n	8005c94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	3310      	adds	r3, #16
 8005c62:	4618      	mov	r0, r3
 8005c64:	f001 f956 	bl	8006f14 <xTaskRemoveFromEventList>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d012      	beq.n	8005c94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca4 <xQueueGenericReset+0xd0>)
 8005c70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	f3bf 8f4f 	dsb	sy
 8005c7a:	f3bf 8f6f 	isb	sy
 8005c7e:	e009      	b.n	8005c94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	3310      	adds	r3, #16
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7ff fef1 	bl	8005a6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	3324      	adds	r3, #36	@ 0x24
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7ff feec 	bl	8005a6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005c94:	f002 f89a 	bl	8007dcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005c98:	2301      	movs	r3, #1
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	e000ed04 	.word	0xe000ed04

08005ca8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08e      	sub	sp, #56	@ 0x38
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d10b      	bne.n	8005cd4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc0:	f383 8811 	msr	BASEPRI, r3
 8005cc4:	f3bf 8f6f 	isb	sy
 8005cc8:	f3bf 8f4f 	dsb	sy
 8005ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005cce:	bf00      	nop
 8005cd0:	bf00      	nop
 8005cd2:	e7fd      	b.n	8005cd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10b      	bne.n	8005cf2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cde:	f383 8811 	msr	BASEPRI, r3
 8005ce2:	f3bf 8f6f 	isb	sy
 8005ce6:	f3bf 8f4f 	dsb	sy
 8005cea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005cec:	bf00      	nop
 8005cee:	bf00      	nop
 8005cf0:	e7fd      	b.n	8005cee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <xQueueGenericCreateStatic+0x56>
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <xQueueGenericCreateStatic+0x5a>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e000      	b.n	8005d04 <xQueueGenericCreateStatic+0x5c>
 8005d02:	2300      	movs	r3, #0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d10b      	bne.n	8005d20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d0c:	f383 8811 	msr	BASEPRI, r3
 8005d10:	f3bf 8f6f 	isb	sy
 8005d14:	f3bf 8f4f 	dsb	sy
 8005d18:	623b      	str	r3, [r7, #32]
}
 8005d1a:	bf00      	nop
 8005d1c:	bf00      	nop
 8005d1e:	e7fd      	b.n	8005d1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d102      	bne.n	8005d2c <xQueueGenericCreateStatic+0x84>
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <xQueueGenericCreateStatic+0x88>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e000      	b.n	8005d32 <xQueueGenericCreateStatic+0x8a>
 8005d30:	2300      	movs	r3, #0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10b      	bne.n	8005d4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	61fb      	str	r3, [r7, #28]
}
 8005d48:	bf00      	nop
 8005d4a:	bf00      	nop
 8005d4c:	e7fd      	b.n	8005d4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005d4e:	2350      	movs	r3, #80	@ 0x50
 8005d50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2b50      	cmp	r3, #80	@ 0x50
 8005d56:	d00b      	beq.n	8005d70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	61bb      	str	r3, [r7, #24]
}
 8005d6a:	bf00      	nop
 8005d6c:	bf00      	nop
 8005d6e:	e7fd      	b.n	8005d6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005d70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00d      	beq.n	8005d98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	68b9      	ldr	r1, [r7, #8]
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f000 f840 	bl	8005e18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3730      	adds	r7, #48	@ 0x30
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b08a      	sub	sp, #40	@ 0x28
 8005da6:	af02      	add	r7, sp, #8
 8005da8:	60f8      	str	r0, [r7, #12]
 8005daa:	60b9      	str	r1, [r7, #8]
 8005dac:	4613      	mov	r3, r2
 8005dae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10b      	bne.n	8005dce <xQueueGenericCreate+0x2c>
	__asm volatile
 8005db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dba:	f383 8811 	msr	BASEPRI, r3
 8005dbe:	f3bf 8f6f 	isb	sy
 8005dc2:	f3bf 8f4f 	dsb	sy
 8005dc6:	613b      	str	r3, [r7, #16]
}
 8005dc8:	bf00      	nop
 8005dca:	bf00      	nop
 8005dcc:	e7fd      	b.n	8005dca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	68ba      	ldr	r2, [r7, #8]
 8005dd2:	fb02 f303 	mul.w	r3, r2, r3
 8005dd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	3350      	adds	r3, #80	@ 0x50
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f002 f8e5 	bl	8007fac <pvPortMalloc>
 8005de2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d011      	beq.n	8005e0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	3350      	adds	r3, #80	@ 0x50
 8005df2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005dfc:	79fa      	ldrb	r2, [r7, #7]
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	4613      	mov	r3, r2
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	68b9      	ldr	r1, [r7, #8]
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f000 f805 	bl	8005e18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e0e:	69bb      	ldr	r3, [r7, #24]
	}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3720      	adds	r7, #32
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d103      	bne.n	8005e34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	69ba      	ldr	r2, [r7, #24]
 8005e30:	601a      	str	r2, [r3, #0]
 8005e32:	e002      	b.n	8005e3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005e46:	2101      	movs	r1, #1
 8005e48:	69b8      	ldr	r0, [r7, #24]
 8005e4a:	f7ff fec3 	bl	8005bd4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	78fa      	ldrb	r2, [r7, #3]
 8005e52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005e56:	bf00      	nop
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b08e      	sub	sp, #56	@ 0x38
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
 8005e6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10b      	bne.n	8005e94 <xQueueGenericSend+0x34>
	__asm volatile
 8005e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e8e:	bf00      	nop
 8005e90:	bf00      	nop
 8005e92:	e7fd      	b.n	8005e90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d103      	bne.n	8005ea2 <xQueueGenericSend+0x42>
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <xQueueGenericSend+0x46>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e000      	b.n	8005ea8 <xQueueGenericSend+0x48>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10b      	bne.n	8005ec4 <xQueueGenericSend+0x64>
	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ebe:	bf00      	nop
 8005ec0:	bf00      	nop
 8005ec2:	e7fd      	b.n	8005ec0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d103      	bne.n	8005ed2 <xQueueGenericSend+0x72>
 8005eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d101      	bne.n	8005ed6 <xQueueGenericSend+0x76>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e000      	b.n	8005ed8 <xQueueGenericSend+0x78>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10b      	bne.n	8005ef4 <xQueueGenericSend+0x94>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	623b      	str	r3, [r7, #32]
}
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ef4:	f001 f9ce 	bl	8007294 <xTaskGetSchedulerState>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d102      	bne.n	8005f04 <xQueueGenericSend+0xa4>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <xQueueGenericSend+0xa8>
 8005f04:	2301      	movs	r3, #1
 8005f06:	e000      	b.n	8005f0a <xQueueGenericSend+0xaa>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10b      	bne.n	8005f26 <xQueueGenericSend+0xc6>
	__asm volatile
 8005f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f12:	f383 8811 	msr	BASEPRI, r3
 8005f16:	f3bf 8f6f 	isb	sy
 8005f1a:	f3bf 8f4f 	dsb	sy
 8005f1e:	61fb      	str	r3, [r7, #28]
}
 8005f20:	bf00      	nop
 8005f22:	bf00      	nop
 8005f24:	e7fd      	b.n	8005f22 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f26:	f001 ff1f 	bl	8007d68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d302      	bcc.n	8005f3c <xQueueGenericSend+0xdc>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d129      	bne.n	8005f90 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	68b9      	ldr	r1, [r7, #8]
 8005f40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f42:	f000 fa0f 	bl	8006364 <prvCopyDataToQueue>
 8005f46:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d010      	beq.n	8005f72 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f52:	3324      	adds	r3, #36	@ 0x24
 8005f54:	4618      	mov	r0, r3
 8005f56:	f000 ffdd 	bl	8006f14 <xTaskRemoveFromEventList>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d013      	beq.n	8005f88 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f60:	4b3f      	ldr	r3, [pc, #252]	@ (8006060 <xQueueGenericSend+0x200>)
 8005f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	f3bf 8f4f 	dsb	sy
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	e00a      	b.n	8005f88 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d007      	beq.n	8005f88 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f78:	4b39      	ldr	r3, [pc, #228]	@ (8006060 <xQueueGenericSend+0x200>)
 8005f7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	f3bf 8f4f 	dsb	sy
 8005f84:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f88:	f001 ff20 	bl	8007dcc <vPortExitCritical>
				return pdPASS;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e063      	b.n	8006058 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d103      	bne.n	8005f9e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f96:	f001 ff19 	bl	8007dcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	e05c      	b.n	8006058 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d106      	bne.n	8005fb2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fa4:	f107 0314 	add.w	r3, r7, #20
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f001 f817 	bl	8006fdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fb2:	f001 ff0b 	bl	8007dcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fb6:	f000 fd87 	bl	8006ac8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fba:	f001 fed5 	bl	8007d68 <vPortEnterCritical>
 8005fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fc4:	b25b      	sxtb	r3, r3
 8005fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fca:	d103      	bne.n	8005fd4 <xQueueGenericSend+0x174>
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fda:	b25b      	sxtb	r3, r3
 8005fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe0:	d103      	bne.n	8005fea <xQueueGenericSend+0x18a>
 8005fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fea:	f001 feef 	bl	8007dcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fee:	1d3a      	adds	r2, r7, #4
 8005ff0:	f107 0314 	add.w	r3, r7, #20
 8005ff4:	4611      	mov	r1, r2
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f001 f806 	bl	8007008 <xTaskCheckForTimeOut>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d124      	bne.n	800604c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006002:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006004:	f000 faa6 	bl	8006554 <prvIsQueueFull>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d018      	beq.n	8006040 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	3310      	adds	r3, #16
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	4611      	mov	r1, r2
 8006016:	4618      	mov	r0, r3
 8006018:	f000 ff2a 	bl	8006e70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800601c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800601e:	f000 fa31 	bl	8006484 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006022:	f000 fd5f 	bl	8006ae4 <xTaskResumeAll>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	f47f af7c 	bne.w	8005f26 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800602e:	4b0c      	ldr	r3, [pc, #48]	@ (8006060 <xQueueGenericSend+0x200>)
 8006030:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006034:	601a      	str	r2, [r3, #0]
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	e772      	b.n	8005f26 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006040:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006042:	f000 fa1f 	bl	8006484 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006046:	f000 fd4d 	bl	8006ae4 <xTaskResumeAll>
 800604a:	e76c      	b.n	8005f26 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800604c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800604e:	f000 fa19 	bl	8006484 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006052:	f000 fd47 	bl	8006ae4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006056:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006058:	4618      	mov	r0, r3
 800605a:	3738      	adds	r7, #56	@ 0x38
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	e000ed04 	.word	0xe000ed04

08006064 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b090      	sub	sp, #64	@ 0x40
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	607a      	str	r2, [r7, #4]
 8006070:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10b      	bne.n	8006094 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800607c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006080:	f383 8811 	msr	BASEPRI, r3
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	f3bf 8f4f 	dsb	sy
 800608c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	e7fd      	b.n	8006090 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d103      	bne.n	80060a2 <xQueueGenericSendFromISR+0x3e>
 800609a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <xQueueGenericSendFromISR+0x42>
 80060a2:	2301      	movs	r3, #1
 80060a4:	e000      	b.n	80060a8 <xQueueGenericSendFromISR+0x44>
 80060a6:	2300      	movs	r3, #0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10b      	bne.n	80060c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80060ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b0:	f383 8811 	msr	BASEPRI, r3
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80060be:	bf00      	nop
 80060c0:	bf00      	nop
 80060c2:	e7fd      	b.n	80060c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d103      	bne.n	80060d2 <xQueueGenericSendFromISR+0x6e>
 80060ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d101      	bne.n	80060d6 <xQueueGenericSendFromISR+0x72>
 80060d2:	2301      	movs	r3, #1
 80060d4:	e000      	b.n	80060d8 <xQueueGenericSendFromISR+0x74>
 80060d6:	2300      	movs	r3, #0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d10b      	bne.n	80060f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80060dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e0:	f383 8811 	msr	BASEPRI, r3
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	623b      	str	r3, [r7, #32]
}
 80060ee:	bf00      	nop
 80060f0:	bf00      	nop
 80060f2:	e7fd      	b.n	80060f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80060f4:	f001 ff18 	bl	8007f28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80060f8:	f3ef 8211 	mrs	r2, BASEPRI
 80060fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006100:	f383 8811 	msr	BASEPRI, r3
 8006104:	f3bf 8f6f 	isb	sy
 8006108:	f3bf 8f4f 	dsb	sy
 800610c:	61fa      	str	r2, [r7, #28]
 800610e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006110:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006112:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006116:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611c:	429a      	cmp	r2, r3
 800611e:	d302      	bcc.n	8006126 <xQueueGenericSendFromISR+0xc2>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	2b02      	cmp	r3, #2
 8006124:	d12f      	bne.n	8006186 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006128:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800612c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006134:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	68b9      	ldr	r1, [r7, #8]
 800613a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800613c:	f000 f912 	bl	8006364 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006140:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006148:	d112      	bne.n	8006170 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800614a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800614c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614e:	2b00      	cmp	r3, #0
 8006150:	d016      	beq.n	8006180 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006154:	3324      	adds	r3, #36	@ 0x24
 8006156:	4618      	mov	r0, r3
 8006158:	f000 fedc 	bl	8006f14 <xTaskRemoveFromEventList>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00e      	beq.n	8006180 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00b      	beq.n	8006180 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	e007      	b.n	8006180 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006170:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006174:	3301      	adds	r3, #1
 8006176:	b2db      	uxtb	r3, r3
 8006178:	b25a      	sxtb	r2, r3
 800617a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006180:	2301      	movs	r3, #1
 8006182:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006184:	e001      	b.n	800618a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006186:	2300      	movs	r3, #0
 8006188:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800618a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800618c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006194:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006198:	4618      	mov	r0, r3
 800619a:	3740      	adds	r7, #64	@ 0x40
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b08c      	sub	sp, #48	@ 0x30
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80061ac:	2300      	movs	r3, #0
 80061ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80061b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <xQueueReceive+0x32>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	623b      	str	r3, [r7, #32]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d103      	bne.n	80061e0 <xQueueReceive+0x40>
 80061d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d101      	bne.n	80061e4 <xQueueReceive+0x44>
 80061e0:	2301      	movs	r3, #1
 80061e2:	e000      	b.n	80061e6 <xQueueReceive+0x46>
 80061e4:	2300      	movs	r3, #0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <xQueueReceive+0x62>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	61fb      	str	r3, [r7, #28]
}
 80061fc:	bf00      	nop
 80061fe:	bf00      	nop
 8006200:	e7fd      	b.n	80061fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006202:	f001 f847 	bl	8007294 <xTaskGetSchedulerState>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d102      	bne.n	8006212 <xQueueReceive+0x72>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <xQueueReceive+0x76>
 8006212:	2301      	movs	r3, #1
 8006214:	e000      	b.n	8006218 <xQueueReceive+0x78>
 8006216:	2300      	movs	r3, #0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10b      	bne.n	8006234 <xQueueReceive+0x94>
	__asm volatile
 800621c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006220:	f383 8811 	msr	BASEPRI, r3
 8006224:	f3bf 8f6f 	isb	sy
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	61bb      	str	r3, [r7, #24]
}
 800622e:	bf00      	nop
 8006230:	bf00      	nop
 8006232:	e7fd      	b.n	8006230 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006234:	f001 fd98 	bl	8007d68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800623e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006240:	2b00      	cmp	r3, #0
 8006242:	d01f      	beq.n	8006284 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006244:	68b9      	ldr	r1, [r7, #8]
 8006246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006248:	f000 f8f6 	bl	8006438 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	1e5a      	subs	r2, r3, #1
 8006250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006252:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00f      	beq.n	800627c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800625c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625e:	3310      	adds	r3, #16
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fe57 	bl	8006f14 <xTaskRemoveFromEventList>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d007      	beq.n	800627c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800626c:	4b3c      	ldr	r3, [pc, #240]	@ (8006360 <xQueueReceive+0x1c0>)
 800626e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006272:	601a      	str	r2, [r3, #0]
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800627c:	f001 fda6 	bl	8007dcc <vPortExitCritical>
				return pdPASS;
 8006280:	2301      	movs	r3, #1
 8006282:	e069      	b.n	8006358 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d103      	bne.n	8006292 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800628a:	f001 fd9f 	bl	8007dcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800628e:	2300      	movs	r3, #0
 8006290:	e062      	b.n	8006358 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006294:	2b00      	cmp	r3, #0
 8006296:	d106      	bne.n	80062a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006298:	f107 0310 	add.w	r3, r7, #16
 800629c:	4618      	mov	r0, r3
 800629e:	f000 fe9d 	bl	8006fdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062a2:	2301      	movs	r3, #1
 80062a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062a6:	f001 fd91 	bl	8007dcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062aa:	f000 fc0d 	bl	8006ac8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ae:	f001 fd5b 	bl	8007d68 <vPortEnterCritical>
 80062b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062b8:	b25b      	sxtb	r3, r3
 80062ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062be:	d103      	bne.n	80062c8 <xQueueReceive+0x128>
 80062c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062ce:	b25b      	sxtb	r3, r3
 80062d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d4:	d103      	bne.n	80062de <xQueueReceive+0x13e>
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062de:	f001 fd75 	bl	8007dcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062e2:	1d3a      	adds	r2, r7, #4
 80062e4:	f107 0310 	add.w	r3, r7, #16
 80062e8:	4611      	mov	r1, r2
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fe8c 	bl	8007008 <xTaskCheckForTimeOut>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d123      	bne.n	800633e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062f8:	f000 f916 	bl	8006528 <prvIsQueueEmpty>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d017      	beq.n	8006332 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006304:	3324      	adds	r3, #36	@ 0x24
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	4611      	mov	r1, r2
 800630a:	4618      	mov	r0, r3
 800630c:	f000 fdb0 	bl	8006e70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006310:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006312:	f000 f8b7 	bl	8006484 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006316:	f000 fbe5 	bl	8006ae4 <xTaskResumeAll>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d189      	bne.n	8006234 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006320:	4b0f      	ldr	r3, [pc, #60]	@ (8006360 <xQueueReceive+0x1c0>)
 8006322:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006326:	601a      	str	r2, [r3, #0]
 8006328:	f3bf 8f4f 	dsb	sy
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	e780      	b.n	8006234 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006332:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006334:	f000 f8a6 	bl	8006484 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006338:	f000 fbd4 	bl	8006ae4 <xTaskResumeAll>
 800633c:	e77a      	b.n	8006234 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800633e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006340:	f000 f8a0 	bl	8006484 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006344:	f000 fbce 	bl	8006ae4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006348:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800634a:	f000 f8ed 	bl	8006528 <prvIsQueueEmpty>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	f43f af6f 	beq.w	8006234 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006356:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006358:	4618      	mov	r0, r3
 800635a:	3730      	adds	r7, #48	@ 0x30
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	e000ed04 	.word	0xe000ed04

08006364 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006370:	2300      	movs	r3, #0
 8006372:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006378:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10d      	bne.n	800639e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d14d      	bne.n	8006426 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	4618      	mov	r0, r3
 8006390:	f000 ff9e 	bl	80072d0 <xTaskPriorityDisinherit>
 8006394:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	609a      	str	r2, [r3, #8]
 800639c:	e043      	b.n	8006426 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d119      	bne.n	80063d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6858      	ldr	r0, [r3, #4]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ac:	461a      	mov	r2, r3
 80063ae:	68b9      	ldr	r1, [r7, #8]
 80063b0:	f002 fa0d 	bl	80087ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063bc:	441a      	add	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d32b      	bcc.n	8006426 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	605a      	str	r2, [r3, #4]
 80063d6:	e026      	b.n	8006426 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	68d8      	ldr	r0, [r3, #12]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e0:	461a      	mov	r2, r3
 80063e2:	68b9      	ldr	r1, [r7, #8]
 80063e4:	f002 f9f3 	bl	80087ce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	68da      	ldr	r2, [r3, #12]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f0:	425b      	negs	r3, r3
 80063f2:	441a      	add	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	68da      	ldr	r2, [r3, #12]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	429a      	cmp	r2, r3
 8006402:	d207      	bcs.n	8006414 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	689a      	ldr	r2, [r3, #8]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640c:	425b      	negs	r3, r3
 800640e:	441a      	add	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2b02      	cmp	r3, #2
 8006418:	d105      	bne.n	8006426 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d002      	beq.n	8006426 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	3b01      	subs	r3, #1
 8006424:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1c5a      	adds	r2, r3, #1
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800642e:	697b      	ldr	r3, [r7, #20]
}
 8006430:	4618      	mov	r0, r3
 8006432:	3718      	adds	r7, #24
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006446:	2b00      	cmp	r3, #0
 8006448:	d018      	beq.n	800647c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68da      	ldr	r2, [r3, #12]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006452:	441a      	add	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68da      	ldr	r2, [r3, #12]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	429a      	cmp	r2, r3
 8006462:	d303      	bcc.n	800646c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	68d9      	ldr	r1, [r3, #12]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006474:	461a      	mov	r2, r3
 8006476:	6838      	ldr	r0, [r7, #0]
 8006478:	f002 f9a9 	bl	80087ce <memcpy>
	}
}
 800647c:	bf00      	nop
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800648c:	f001 fc6c 	bl	8007d68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006496:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006498:	e011      	b.n	80064be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d012      	beq.n	80064c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	3324      	adds	r3, #36	@ 0x24
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fd34 	bl	8006f14 <xTaskRemoveFromEventList>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d001      	beq.n	80064b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80064b2:	f000 fe0d 	bl	80070d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80064b6:	7bfb      	ldrb	r3, [r7, #15]
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	dce9      	bgt.n	800649a <prvUnlockQueue+0x16>
 80064c6:	e000      	b.n	80064ca <prvUnlockQueue+0x46>
					break;
 80064c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	22ff      	movs	r2, #255	@ 0xff
 80064ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80064d2:	f001 fc7b 	bl	8007dcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80064d6:	f001 fc47 	bl	8007d68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064e2:	e011      	b.n	8006508 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d012      	beq.n	8006512 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	3310      	adds	r3, #16
 80064f0:	4618      	mov	r0, r3
 80064f2:	f000 fd0f 	bl	8006f14 <xTaskRemoveFromEventList>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d001      	beq.n	8006500 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80064fc:	f000 fde8 	bl	80070d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006500:	7bbb      	ldrb	r3, [r7, #14]
 8006502:	3b01      	subs	r3, #1
 8006504:	b2db      	uxtb	r3, r3
 8006506:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006508:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800650c:	2b00      	cmp	r3, #0
 800650e:	dce9      	bgt.n	80064e4 <prvUnlockQueue+0x60>
 8006510:	e000      	b.n	8006514 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006512:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	22ff      	movs	r2, #255	@ 0xff
 8006518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800651c:	f001 fc56 	bl	8007dcc <vPortExitCritical>
}
 8006520:	bf00      	nop
 8006522:	3710      	adds	r7, #16
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006530:	f001 fc1a 	bl	8007d68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006538:	2b00      	cmp	r3, #0
 800653a:	d102      	bne.n	8006542 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800653c:	2301      	movs	r3, #1
 800653e:	60fb      	str	r3, [r7, #12]
 8006540:	e001      	b.n	8006546 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006542:	2300      	movs	r3, #0
 8006544:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006546:	f001 fc41 	bl	8007dcc <vPortExitCritical>

	return xReturn;
 800654a:	68fb      	ldr	r3, [r7, #12]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800655c:	f001 fc04 	bl	8007d68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006568:	429a      	cmp	r2, r3
 800656a:	d102      	bne.n	8006572 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800656c:	2301      	movs	r3, #1
 800656e:	60fb      	str	r3, [r7, #12]
 8006570:	e001      	b.n	8006576 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006572:	2300      	movs	r3, #0
 8006574:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006576:	f001 fc29 	bl	8007dcc <vPortExitCritical>

	return xReturn;
 800657a:	68fb      	ldr	r3, [r7, #12]
}
 800657c:	4618      	mov	r0, r3
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800658e:	2300      	movs	r3, #0
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	e014      	b.n	80065be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006594:	4a0f      	ldr	r2, [pc, #60]	@ (80065d4 <vQueueAddToRegistry+0x50>)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10b      	bne.n	80065b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80065a0:	490c      	ldr	r1, [pc, #48]	@ (80065d4 <vQueueAddToRegistry+0x50>)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	683a      	ldr	r2, [r7, #0]
 80065a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80065aa:	4a0a      	ldr	r2, [pc, #40]	@ (80065d4 <vQueueAddToRegistry+0x50>)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	4413      	add	r3, r2
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80065b6:	e006      	b.n	80065c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	3301      	adds	r3, #1
 80065bc:	60fb      	str	r3, [r7, #12]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2b07      	cmp	r3, #7
 80065c2:	d9e7      	bls.n	8006594 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80065c4:	bf00      	nop
 80065c6:	bf00      	nop
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	20000884 	.word	0x20000884

080065d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80065e8:	f001 fbbe 	bl	8007d68 <vPortEnterCritical>
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065f2:	b25b      	sxtb	r3, r3
 80065f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f8:	d103      	bne.n	8006602 <vQueueWaitForMessageRestricted+0x2a>
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006608:	b25b      	sxtb	r3, r3
 800660a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660e:	d103      	bne.n	8006618 <vQueueWaitForMessageRestricted+0x40>
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006618:	f001 fbd8 	bl	8007dcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006620:	2b00      	cmp	r3, #0
 8006622:	d106      	bne.n	8006632 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	3324      	adds	r3, #36	@ 0x24
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	4618      	mov	r0, r3
 800662e:	f000 fc45 	bl	8006ebc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006632:	6978      	ldr	r0, [r7, #20]
 8006634:	f7ff ff26 	bl	8006484 <prvUnlockQueue>
	}
 8006638:	bf00      	nop
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006640:	b580      	push	{r7, lr}
 8006642:	b08e      	sub	sp, #56	@ 0x38
 8006644:	af04      	add	r7, sp, #16
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
 800664c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800664e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10b      	bne.n	800666c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	623b      	str	r3, [r7, #32]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10b      	bne.n	800668a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	61fb      	str	r3, [r7, #28]
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	e7fd      	b.n	8006686 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800668a:	235c      	movs	r3, #92	@ 0x5c
 800668c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	2b5c      	cmp	r3, #92	@ 0x5c
 8006692:	d00b      	beq.n	80066ac <xTaskCreateStatic+0x6c>
	__asm volatile
 8006694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006698:	f383 8811 	msr	BASEPRI, r3
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f3bf 8f4f 	dsb	sy
 80066a4:	61bb      	str	r3, [r7, #24]
}
 80066a6:	bf00      	nop
 80066a8:	bf00      	nop
 80066aa:	e7fd      	b.n	80066a8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80066ac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d01e      	beq.n	80066f2 <xTaskCreateStatic+0xb2>
 80066b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d01b      	beq.n	80066f2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066bc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	2202      	movs	r2, #2
 80066c8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80066cc:	2300      	movs	r3, #0
 80066ce:	9303      	str	r3, [sp, #12]
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	9302      	str	r3, [sp, #8]
 80066d4:	f107 0314 	add.w	r3, r7, #20
 80066d8:	9301      	str	r3, [sp, #4]
 80066da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	68b9      	ldr	r1, [r7, #8]
 80066e4:	68f8      	ldr	r0, [r7, #12]
 80066e6:	f000 f850 	bl	800678a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066ec:	f000 f8de 	bl	80068ac <prvAddNewTaskToReadyList>
 80066f0:	e001      	b.n	80066f6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80066f2:	2300      	movs	r3, #0
 80066f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80066f6:	697b      	ldr	r3, [r7, #20]
	}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3728      	adds	r7, #40	@ 0x28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006700:	b580      	push	{r7, lr}
 8006702:	b08c      	sub	sp, #48	@ 0x30
 8006704:	af04      	add	r7, sp, #16
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	603b      	str	r3, [r7, #0]
 800670c:	4613      	mov	r3, r2
 800670e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006710:	88fb      	ldrh	r3, [r7, #6]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4618      	mov	r0, r3
 8006716:	f001 fc49 	bl	8007fac <pvPortMalloc>
 800671a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00e      	beq.n	8006740 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006722:	205c      	movs	r0, #92	@ 0x5c
 8006724:	f001 fc42 	bl	8007fac <pvPortMalloc>
 8006728:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d003      	beq.n	8006738 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	631a      	str	r2, [r3, #48]	@ 0x30
 8006736:	e005      	b.n	8006744 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006738:	6978      	ldr	r0, [r7, #20]
 800673a:	f001 fd05 	bl	8008148 <vPortFree>
 800673e:	e001      	b.n	8006744 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006740:	2300      	movs	r3, #0
 8006742:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d017      	beq.n	800677a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006752:	88fa      	ldrh	r2, [r7, #6]
 8006754:	2300      	movs	r3, #0
 8006756:	9303      	str	r3, [sp, #12]
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	9302      	str	r3, [sp, #8]
 800675c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800675e:	9301      	str	r3, [sp, #4]
 8006760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006762:	9300      	str	r3, [sp, #0]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	68b9      	ldr	r1, [r7, #8]
 8006768:	68f8      	ldr	r0, [r7, #12]
 800676a:	f000 f80e 	bl	800678a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800676e:	69f8      	ldr	r0, [r7, #28]
 8006770:	f000 f89c 	bl	80068ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006774:	2301      	movs	r3, #1
 8006776:	61bb      	str	r3, [r7, #24]
 8006778:	e002      	b.n	8006780 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800677a:	f04f 33ff 	mov.w	r3, #4294967295
 800677e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006780:	69bb      	ldr	r3, [r7, #24]
	}
 8006782:	4618      	mov	r0, r3
 8006784:	3720      	adds	r7, #32
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800678a:	b580      	push	{r7, lr}
 800678c:	b088      	sub	sp, #32
 800678e:	af00      	add	r7, sp, #0
 8006790:	60f8      	str	r0, [r7, #12]
 8006792:	60b9      	str	r1, [r7, #8]
 8006794:	607a      	str	r2, [r7, #4]
 8006796:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	461a      	mov	r2, r3
 80067a2:	21a5      	movs	r1, #165	@ 0xa5
 80067a4:	f001 ff97 	bl	80086d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80067b2:	3b01      	subs	r3, #1
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	4413      	add	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	f023 0307 	bic.w	r3, r3, #7
 80067c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	f003 0307 	and.w	r3, r3, #7
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00b      	beq.n	80067e4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80067cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d0:	f383 8811 	msr	BASEPRI, r3
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	617b      	str	r3, [r7, #20]
}
 80067de:	bf00      	nop
 80067e0:	bf00      	nop
 80067e2:	e7fd      	b.n	80067e0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d01f      	beq.n	800682a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067ea:	2300      	movs	r3, #0
 80067ec:	61fb      	str	r3, [r7, #28]
 80067ee:	e012      	b.n	8006816 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	4413      	add	r3, r2
 80067f6:	7819      	ldrb	r1, [r3, #0]
 80067f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	4413      	add	r3, r2
 80067fe:	3334      	adds	r3, #52	@ 0x34
 8006800:	460a      	mov	r2, r1
 8006802:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	4413      	add	r3, r2
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d006      	beq.n	800681e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	3301      	adds	r3, #1
 8006814:	61fb      	str	r3, [r7, #28]
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	2b0f      	cmp	r3, #15
 800681a:	d9e9      	bls.n	80067f0 <prvInitialiseNewTask+0x66>
 800681c:	e000      	b.n	8006820 <prvInitialiseNewTask+0x96>
			{
				break;
 800681e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006828:	e003      	b.n	8006832 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006834:	2b37      	cmp	r3, #55	@ 0x37
 8006836:	d901      	bls.n	800683c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006838:	2337      	movs	r3, #55	@ 0x37
 800683a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800683c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800683e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006840:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006844:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006846:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684a:	2200      	movs	r2, #0
 800684c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800684e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006850:	3304      	adds	r3, #4
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff f92a 	bl	8005aac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685a:	3318      	adds	r3, #24
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff f925 	bl	8005aac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006866:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800686e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006870:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006876:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687a:	2200      	movs	r2, #0
 800687c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800687e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	68f9      	ldr	r1, [r7, #12]
 800688a:	69b8      	ldr	r0, [r7, #24]
 800688c:	f001 f93e 	bl	8007b0c <pxPortInitialiseStack>
 8006890:	4602      	mov	r2, r0
 8006892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006894:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800689c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800689e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068a2:	bf00      	nop
 80068a4:	3720      	adds	r7, #32
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
	...

080068ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068b4:	f001 fa58 	bl	8007d68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068b8:	4b2d      	ldr	r3, [pc, #180]	@ (8006970 <prvAddNewTaskToReadyList+0xc4>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3301      	adds	r3, #1
 80068be:	4a2c      	ldr	r2, [pc, #176]	@ (8006970 <prvAddNewTaskToReadyList+0xc4>)
 80068c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80068c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006974 <prvAddNewTaskToReadyList+0xc8>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d109      	bne.n	80068de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068ca:	4a2a      	ldr	r2, [pc, #168]	@ (8006974 <prvAddNewTaskToReadyList+0xc8>)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80068d0:	4b27      	ldr	r3, [pc, #156]	@ (8006970 <prvAddNewTaskToReadyList+0xc4>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d110      	bne.n	80068fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80068d8:	f000 fc1e 	bl	8007118 <prvInitialiseTaskLists>
 80068dc:	e00d      	b.n	80068fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80068de:	4b26      	ldr	r3, [pc, #152]	@ (8006978 <prvAddNewTaskToReadyList+0xcc>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d109      	bne.n	80068fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80068e6:	4b23      	ldr	r3, [pc, #140]	@ (8006974 <prvAddNewTaskToReadyList+0xc8>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d802      	bhi.n	80068fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80068f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006974 <prvAddNewTaskToReadyList+0xc8>)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80068fa:	4b20      	ldr	r3, [pc, #128]	@ (800697c <prvAddNewTaskToReadyList+0xd0>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3301      	adds	r3, #1
 8006900:	4a1e      	ldr	r2, [pc, #120]	@ (800697c <prvAddNewTaskToReadyList+0xd0>)
 8006902:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006904:	4b1d      	ldr	r3, [pc, #116]	@ (800697c <prvAddNewTaskToReadyList+0xd0>)
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006910:	4b1b      	ldr	r3, [pc, #108]	@ (8006980 <prvAddNewTaskToReadyList+0xd4>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	429a      	cmp	r2, r3
 8006916:	d903      	bls.n	8006920 <prvAddNewTaskToReadyList+0x74>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691c:	4a18      	ldr	r2, [pc, #96]	@ (8006980 <prvAddNewTaskToReadyList+0xd4>)
 800691e:	6013      	str	r3, [r2, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006924:	4613      	mov	r3, r2
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4a15      	ldr	r2, [pc, #84]	@ (8006984 <prvAddNewTaskToReadyList+0xd8>)
 800692e:	441a      	add	r2, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	3304      	adds	r3, #4
 8006934:	4619      	mov	r1, r3
 8006936:	4610      	mov	r0, r2
 8006938:	f7ff f8c5 	bl	8005ac6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800693c:	f001 fa46 	bl	8007dcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006940:	4b0d      	ldr	r3, [pc, #52]	@ (8006978 <prvAddNewTaskToReadyList+0xcc>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00e      	beq.n	8006966 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006948:	4b0a      	ldr	r3, [pc, #40]	@ (8006974 <prvAddNewTaskToReadyList+0xc8>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006952:	429a      	cmp	r2, r3
 8006954:	d207      	bcs.n	8006966 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006956:	4b0c      	ldr	r3, [pc, #48]	@ (8006988 <prvAddNewTaskToReadyList+0xdc>)
 8006958:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800695c:	601a      	str	r2, [r3, #0]
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006966:	bf00      	nop
 8006968:	3708      	adds	r7, #8
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	20000d98 	.word	0x20000d98
 8006974:	200008c4 	.word	0x200008c4
 8006978:	20000da4 	.word	0x20000da4
 800697c:	20000db4 	.word	0x20000db4
 8006980:	20000da0 	.word	0x20000da0
 8006984:	200008c8 	.word	0x200008c8
 8006988:	e000ed04 	.word	0xe000ed04

0800698c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006994:	2300      	movs	r3, #0
 8006996:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d018      	beq.n	80069d0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800699e:	4b14      	ldr	r3, [pc, #80]	@ (80069f0 <vTaskDelay+0x64>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00b      	beq.n	80069be <vTaskDelay+0x32>
	__asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069aa:	f383 8811 	msr	BASEPRI, r3
 80069ae:	f3bf 8f6f 	isb	sy
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	60bb      	str	r3, [r7, #8]
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	e7fd      	b.n	80069ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80069be:	f000 f883 	bl	8006ac8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069c2:	2100      	movs	r1, #0
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 fcf3 	bl	80073b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80069ca:	f000 f88b 	bl	8006ae4 <xTaskResumeAll>
 80069ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d107      	bne.n	80069e6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80069d6:	4b07      	ldr	r3, [pc, #28]	@ (80069f4 <vTaskDelay+0x68>)
 80069d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069e6:	bf00      	nop
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	20000dc0 	.word	0x20000dc0
 80069f4:	e000ed04 	.word	0xe000ed04

080069f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b08a      	sub	sp, #40	@ 0x28
 80069fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a02:	2300      	movs	r3, #0
 8006a04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a06:	463a      	mov	r2, r7
 8006a08:	1d39      	adds	r1, r7, #4
 8006a0a:	f107 0308 	add.w	r3, r7, #8
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7fe fff8 	bl	8005a04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68ba      	ldr	r2, [r7, #8]
 8006a1a:	9202      	str	r2, [sp, #8]
 8006a1c:	9301      	str	r3, [sp, #4]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	2300      	movs	r3, #0
 8006a24:	460a      	mov	r2, r1
 8006a26:	4922      	ldr	r1, [pc, #136]	@ (8006ab0 <vTaskStartScheduler+0xb8>)
 8006a28:	4822      	ldr	r0, [pc, #136]	@ (8006ab4 <vTaskStartScheduler+0xbc>)
 8006a2a:	f7ff fe09 	bl	8006640 <xTaskCreateStatic>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	4a21      	ldr	r2, [pc, #132]	@ (8006ab8 <vTaskStartScheduler+0xc0>)
 8006a32:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a34:	4b20      	ldr	r3, [pc, #128]	@ (8006ab8 <vTaskStartScheduler+0xc0>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	e001      	b.n	8006a46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a42:	2300      	movs	r3, #0
 8006a44:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d102      	bne.n	8006a52 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a4c:	f000 fd04 	bl	8007458 <xTimerCreateTimerTask>
 8006a50:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d116      	bne.n	8006a86 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5c:	f383 8811 	msr	BASEPRI, r3
 8006a60:	f3bf 8f6f 	isb	sy
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	613b      	str	r3, [r7, #16]
}
 8006a6a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a6c:	4b13      	ldr	r3, [pc, #76]	@ (8006abc <vTaskStartScheduler+0xc4>)
 8006a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a72:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a74:	4b12      	ldr	r3, [pc, #72]	@ (8006ac0 <vTaskStartScheduler+0xc8>)
 8006a76:	2201      	movs	r2, #1
 8006a78:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a7a:	4b12      	ldr	r3, [pc, #72]	@ (8006ac4 <vTaskStartScheduler+0xcc>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a80:	f001 f8ce 	bl	8007c20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a84:	e00f      	b.n	8006aa6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8c:	d10b      	bne.n	8006aa6 <vTaskStartScheduler+0xae>
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	60fb      	str	r3, [r7, #12]
}
 8006aa0:	bf00      	nop
 8006aa2:	bf00      	nop
 8006aa4:	e7fd      	b.n	8006aa2 <vTaskStartScheduler+0xaa>
}
 8006aa6:	bf00      	nop
 8006aa8:	3718      	adds	r7, #24
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop
 8006ab0:	080098d0 	.word	0x080098d0
 8006ab4:	080070e9 	.word	0x080070e9
 8006ab8:	20000dbc 	.word	0x20000dbc
 8006abc:	20000db8 	.word	0x20000db8
 8006ac0:	20000da4 	.word	0x20000da4
 8006ac4:	20000d9c 	.word	0x20000d9c

08006ac8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006acc:	4b04      	ldr	r3, [pc, #16]	@ (8006ae0 <vTaskSuspendAll+0x18>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	4a03      	ldr	r2, [pc, #12]	@ (8006ae0 <vTaskSuspendAll+0x18>)
 8006ad4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006ad6:	bf00      	nop
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr
 8006ae0:	20000dc0 	.word	0x20000dc0

08006ae4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006aea:	2300      	movs	r3, #0
 8006aec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006aee:	2300      	movs	r3, #0
 8006af0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006af2:	4b42      	ldr	r3, [pc, #264]	@ (8006bfc <xTaskResumeAll+0x118>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10b      	bne.n	8006b12 <xTaskResumeAll+0x2e>
	__asm volatile
 8006afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afe:	f383 8811 	msr	BASEPRI, r3
 8006b02:	f3bf 8f6f 	isb	sy
 8006b06:	f3bf 8f4f 	dsb	sy
 8006b0a:	603b      	str	r3, [r7, #0]
}
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	e7fd      	b.n	8006b0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b12:	f001 f929 	bl	8007d68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b16:	4b39      	ldr	r3, [pc, #228]	@ (8006bfc <xTaskResumeAll+0x118>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	4a37      	ldr	r2, [pc, #220]	@ (8006bfc <xTaskResumeAll+0x118>)
 8006b1e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b20:	4b36      	ldr	r3, [pc, #216]	@ (8006bfc <xTaskResumeAll+0x118>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d162      	bne.n	8006bee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b28:	4b35      	ldr	r3, [pc, #212]	@ (8006c00 <xTaskResumeAll+0x11c>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d05e      	beq.n	8006bee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b30:	e02f      	b.n	8006b92 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b32:	4b34      	ldr	r3, [pc, #208]	@ (8006c04 <xTaskResumeAll+0x120>)
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	3318      	adds	r3, #24
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7ff f81e 	bl	8005b80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	3304      	adds	r3, #4
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7ff f819 	bl	8005b80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b52:	4b2d      	ldr	r3, [pc, #180]	@ (8006c08 <xTaskResumeAll+0x124>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d903      	bls.n	8006b62 <xTaskResumeAll+0x7e>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006c08 <xTaskResumeAll+0x124>)
 8006b60:	6013      	str	r3, [r2, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b66:	4613      	mov	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	4a27      	ldr	r2, [pc, #156]	@ (8006c0c <xTaskResumeAll+0x128>)
 8006b70:	441a      	add	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	3304      	adds	r3, #4
 8006b76:	4619      	mov	r1, r3
 8006b78:	4610      	mov	r0, r2
 8006b7a:	f7fe ffa4 	bl	8005ac6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b82:	4b23      	ldr	r3, [pc, #140]	@ (8006c10 <xTaskResumeAll+0x12c>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d302      	bcc.n	8006b92 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006b8c:	4b21      	ldr	r3, [pc, #132]	@ (8006c14 <xTaskResumeAll+0x130>)
 8006b8e:	2201      	movs	r2, #1
 8006b90:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b92:	4b1c      	ldr	r3, [pc, #112]	@ (8006c04 <xTaskResumeAll+0x120>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1cb      	bne.n	8006b32 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d001      	beq.n	8006ba4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ba0:	f000 fb58 	bl	8007254 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8006c18 <xTaskResumeAll+0x134>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d010      	beq.n	8006bd2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006bb0:	f000 f846 	bl	8006c40 <xTaskIncrementTick>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d002      	beq.n	8006bc0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006bba:	4b16      	ldr	r3, [pc, #88]	@ (8006c14 <xTaskResumeAll+0x130>)
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1f1      	bne.n	8006bb0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006bcc:	4b12      	ldr	r3, [pc, #72]	@ (8006c18 <xTaskResumeAll+0x134>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bd2:	4b10      	ldr	r3, [pc, #64]	@ (8006c14 <xTaskResumeAll+0x130>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d009      	beq.n	8006bee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006bde:	4b0f      	ldr	r3, [pc, #60]	@ (8006c1c <xTaskResumeAll+0x138>)
 8006be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006be4:	601a      	str	r2, [r3, #0]
 8006be6:	f3bf 8f4f 	dsb	sy
 8006bea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bee:	f001 f8ed 	bl	8007dcc <vPortExitCritical>

	return xAlreadyYielded;
 8006bf2:	68bb      	ldr	r3, [r7, #8]
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	20000dc0 	.word	0x20000dc0
 8006c00:	20000d98 	.word	0x20000d98
 8006c04:	20000d58 	.word	0x20000d58
 8006c08:	20000da0 	.word	0x20000da0
 8006c0c:	200008c8 	.word	0x200008c8
 8006c10:	200008c4 	.word	0x200008c4
 8006c14:	20000dac 	.word	0x20000dac
 8006c18:	20000da8 	.word	0x20000da8
 8006c1c:	e000ed04 	.word	0xe000ed04

08006c20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006c26:	4b05      	ldr	r3, [pc, #20]	@ (8006c3c <xTaskGetTickCount+0x1c>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006c2c:	687b      	ldr	r3, [r7, #4]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	20000d9c 	.word	0x20000d9c

08006c40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c46:	2300      	movs	r3, #0
 8006c48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c4a:	4b4f      	ldr	r3, [pc, #316]	@ (8006d88 <xTaskIncrementTick+0x148>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f040 8090 	bne.w	8006d74 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c54:	4b4d      	ldr	r3, [pc, #308]	@ (8006d8c <xTaskIncrementTick+0x14c>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c5c:	4a4b      	ldr	r2, [pc, #300]	@ (8006d8c <xTaskIncrementTick+0x14c>)
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d121      	bne.n	8006cac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c68:	4b49      	ldr	r3, [pc, #292]	@ (8006d90 <xTaskIncrementTick+0x150>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00b      	beq.n	8006c8a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c76:	f383 8811 	msr	BASEPRI, r3
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	603b      	str	r3, [r7, #0]
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop
 8006c88:	e7fd      	b.n	8006c86 <xTaskIncrementTick+0x46>
 8006c8a:	4b41      	ldr	r3, [pc, #260]	@ (8006d90 <xTaskIncrementTick+0x150>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	60fb      	str	r3, [r7, #12]
 8006c90:	4b40      	ldr	r3, [pc, #256]	@ (8006d94 <xTaskIncrementTick+0x154>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a3e      	ldr	r2, [pc, #248]	@ (8006d90 <xTaskIncrementTick+0x150>)
 8006c96:	6013      	str	r3, [r2, #0]
 8006c98:	4a3e      	ldr	r2, [pc, #248]	@ (8006d94 <xTaskIncrementTick+0x154>)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6013      	str	r3, [r2, #0]
 8006c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8006d98 <xTaskIncrementTick+0x158>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	4a3c      	ldr	r2, [pc, #240]	@ (8006d98 <xTaskIncrementTick+0x158>)
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	f000 fad4 	bl	8007254 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cac:	4b3b      	ldr	r3, [pc, #236]	@ (8006d9c <xTaskIncrementTick+0x15c>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d349      	bcc.n	8006d4a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cb6:	4b36      	ldr	r3, [pc, #216]	@ (8006d90 <xTaskIncrementTick+0x150>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d104      	bne.n	8006cca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cc0:	4b36      	ldr	r3, [pc, #216]	@ (8006d9c <xTaskIncrementTick+0x15c>)
 8006cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006cc6:	601a      	str	r2, [r3, #0]
					break;
 8006cc8:	e03f      	b.n	8006d4a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cca:	4b31      	ldr	r3, [pc, #196]	@ (8006d90 <xTaskIncrementTick+0x150>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d203      	bcs.n	8006cea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ce2:	4a2e      	ldr	r2, [pc, #184]	@ (8006d9c <xTaskIncrementTick+0x15c>)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ce8:	e02f      	b.n	8006d4a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	3304      	adds	r3, #4
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f7fe ff46 	bl	8005b80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d004      	beq.n	8006d06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	3318      	adds	r3, #24
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7fe ff3d 	bl	8005b80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d0a:	4b25      	ldr	r3, [pc, #148]	@ (8006da0 <xTaskIncrementTick+0x160>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d903      	bls.n	8006d1a <xTaskIncrementTick+0xda>
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d16:	4a22      	ldr	r2, [pc, #136]	@ (8006da0 <xTaskIncrementTick+0x160>)
 8006d18:	6013      	str	r3, [r2, #0]
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d1e:	4613      	mov	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	4413      	add	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4a1f      	ldr	r2, [pc, #124]	@ (8006da4 <xTaskIncrementTick+0x164>)
 8006d28:	441a      	add	r2, r3
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	4619      	mov	r1, r3
 8006d30:	4610      	mov	r0, r2
 8006d32:	f7fe fec8 	bl	8005ac6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006da8 <xTaskIncrementTick+0x168>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d3b8      	bcc.n	8006cb6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006d44:	2301      	movs	r3, #1
 8006d46:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d48:	e7b5      	b.n	8006cb6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d4a:	4b17      	ldr	r3, [pc, #92]	@ (8006da8 <xTaskIncrementTick+0x168>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d50:	4914      	ldr	r1, [pc, #80]	@ (8006da4 <xTaskIncrementTick+0x164>)
 8006d52:	4613      	mov	r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d901      	bls.n	8006d66 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006d62:	2301      	movs	r3, #1
 8006d64:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d66:	4b11      	ldr	r3, [pc, #68]	@ (8006dac <xTaskIncrementTick+0x16c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d007      	beq.n	8006d7e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	617b      	str	r3, [r7, #20]
 8006d72:	e004      	b.n	8006d7e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d74:	4b0e      	ldr	r3, [pc, #56]	@ (8006db0 <xTaskIncrementTick+0x170>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	4a0d      	ldr	r2, [pc, #52]	@ (8006db0 <xTaskIncrementTick+0x170>)
 8006d7c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d7e:	697b      	ldr	r3, [r7, #20]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3718      	adds	r7, #24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	20000dc0 	.word	0x20000dc0
 8006d8c:	20000d9c 	.word	0x20000d9c
 8006d90:	20000d50 	.word	0x20000d50
 8006d94:	20000d54 	.word	0x20000d54
 8006d98:	20000db0 	.word	0x20000db0
 8006d9c:	20000db8 	.word	0x20000db8
 8006da0:	20000da0 	.word	0x20000da0
 8006da4:	200008c8 	.word	0x200008c8
 8006da8:	200008c4 	.word	0x200008c4
 8006dac:	20000dac 	.word	0x20000dac
 8006db0:	20000da8 	.word	0x20000da8

08006db4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006dba:	4b28      	ldr	r3, [pc, #160]	@ (8006e5c <vTaskSwitchContext+0xa8>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d003      	beq.n	8006dca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006dc2:	4b27      	ldr	r3, [pc, #156]	@ (8006e60 <vTaskSwitchContext+0xac>)
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006dc8:	e042      	b.n	8006e50 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006dca:	4b25      	ldr	r3, [pc, #148]	@ (8006e60 <vTaskSwitchContext+0xac>)
 8006dcc:	2200      	movs	r2, #0
 8006dce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dd0:	4b24      	ldr	r3, [pc, #144]	@ (8006e64 <vTaskSwitchContext+0xb0>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	e011      	b.n	8006dfc <vTaskSwitchContext+0x48>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <vTaskSwitchContext+0x42>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	607b      	str	r3, [r7, #4]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <vTaskSwitchContext+0x3e>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	491a      	ldr	r1, [pc, #104]	@ (8006e68 <vTaskSwitchContext+0xb4>)
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	4613      	mov	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4413      	add	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	440b      	add	r3, r1
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d0e3      	beq.n	8006dd8 <vTaskSwitchContext+0x24>
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	4613      	mov	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	4413      	add	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4a13      	ldr	r2, [pc, #76]	@ (8006e68 <vTaskSwitchContext+0xb4>)
 8006e1c:	4413      	add	r3, r2
 8006e1e:	60bb      	str	r3, [r7, #8]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	605a      	str	r2, [r3, #4]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	3308      	adds	r3, #8
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d104      	bne.n	8006e40 <vTaskSwitchContext+0x8c>
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	605a      	str	r2, [r3, #4]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	4a09      	ldr	r2, [pc, #36]	@ (8006e6c <vTaskSwitchContext+0xb8>)
 8006e48:	6013      	str	r3, [r2, #0]
 8006e4a:	4a06      	ldr	r2, [pc, #24]	@ (8006e64 <vTaskSwitchContext+0xb0>)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6013      	str	r3, [r2, #0]
}
 8006e50:	bf00      	nop
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	20000dc0 	.word	0x20000dc0
 8006e60:	20000dac 	.word	0x20000dac
 8006e64:	20000da0 	.word	0x20000da0
 8006e68:	200008c8 	.word	0x200008c8
 8006e6c:	200008c4 	.word	0x200008c4

08006e70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10b      	bne.n	8006e98 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	60fb      	str	r3, [r7, #12]
}
 8006e92:	bf00      	nop
 8006e94:	bf00      	nop
 8006e96:	e7fd      	b.n	8006e94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e98:	4b07      	ldr	r3, [pc, #28]	@ (8006eb8 <vTaskPlaceOnEventList+0x48>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	3318      	adds	r3, #24
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f7fe fe34 	bl	8005b0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ea6:	2101      	movs	r1, #1
 8006ea8:	6838      	ldr	r0, [r7, #0]
 8006eaa:	f000 fa81 	bl	80073b0 <prvAddCurrentTaskToDelayedList>
}
 8006eae:	bf00      	nop
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	200008c4 	.word	0x200008c4

08006ebc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10b      	bne.n	8006ee6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed2:	f383 8811 	msr	BASEPRI, r3
 8006ed6:	f3bf 8f6f 	isb	sy
 8006eda:	f3bf 8f4f 	dsb	sy
 8006ede:	617b      	str	r3, [r7, #20]
}
 8006ee0:	bf00      	nop
 8006ee2:	bf00      	nop
 8006ee4:	e7fd      	b.n	8006ee2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8006f10 <vTaskPlaceOnEventListRestricted+0x54>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	3318      	adds	r3, #24
 8006eec:	4619      	mov	r1, r3
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f7fe fde9 	bl	8005ac6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d002      	beq.n	8006f00 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006efa:	f04f 33ff 	mov.w	r3, #4294967295
 8006efe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006f00:	6879      	ldr	r1, [r7, #4]
 8006f02:	68b8      	ldr	r0, [r7, #8]
 8006f04:	f000 fa54 	bl	80073b0 <prvAddCurrentTaskToDelayedList>
	}
 8006f08:	bf00      	nop
 8006f0a:	3718      	adds	r7, #24
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	200008c4 	.word	0x200008c4

08006f14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b086      	sub	sp, #24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10b      	bne.n	8006f42 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	60fb      	str	r3, [r7, #12]
}
 8006f3c:	bf00      	nop
 8006f3e:	bf00      	nop
 8006f40:	e7fd      	b.n	8006f3e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	3318      	adds	r3, #24
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7fe fe1a 	bl	8005b80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc4 <xTaskRemoveFromEventList+0xb0>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d11d      	bne.n	8006f90 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	3304      	adds	r3, #4
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7fe fe11 	bl	8005b80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f62:	4b19      	ldr	r3, [pc, #100]	@ (8006fc8 <xTaskRemoveFromEventList+0xb4>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d903      	bls.n	8006f72 <xTaskRemoveFromEventList+0x5e>
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f6e:	4a16      	ldr	r2, [pc, #88]	@ (8006fc8 <xTaskRemoveFromEventList+0xb4>)
 8006f70:	6013      	str	r3, [r2, #0]
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f76:	4613      	mov	r3, r2
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	4413      	add	r3, r2
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	4a13      	ldr	r2, [pc, #76]	@ (8006fcc <xTaskRemoveFromEventList+0xb8>)
 8006f80:	441a      	add	r2, r3
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	3304      	adds	r3, #4
 8006f86:	4619      	mov	r1, r3
 8006f88:	4610      	mov	r0, r2
 8006f8a:	f7fe fd9c 	bl	8005ac6 <vListInsertEnd>
 8006f8e:	e005      	b.n	8006f9c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	3318      	adds	r3, #24
 8006f94:	4619      	mov	r1, r3
 8006f96:	480e      	ldr	r0, [pc, #56]	@ (8006fd0 <xTaskRemoveFromEventList+0xbc>)
 8006f98:	f7fe fd95 	bl	8005ac6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd4 <xTaskRemoveFromEventList+0xc0>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d905      	bls.n	8006fb6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006faa:	2301      	movs	r3, #1
 8006fac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006fae:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd8 <xTaskRemoveFromEventList+0xc4>)
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	e001      	b.n	8006fba <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006fba:	697b      	ldr	r3, [r7, #20]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3718      	adds	r7, #24
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20000dc0 	.word	0x20000dc0
 8006fc8:	20000da0 	.word	0x20000da0
 8006fcc:	200008c8 	.word	0x200008c8
 8006fd0:	20000d58 	.word	0x20000d58
 8006fd4:	200008c4 	.word	0x200008c4
 8006fd8:	20000dac 	.word	0x20000dac

08006fdc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006fe4:	4b06      	ldr	r3, [pc, #24]	@ (8007000 <vTaskInternalSetTimeOutState+0x24>)
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006fec:	4b05      	ldr	r3, [pc, #20]	@ (8007004 <vTaskInternalSetTimeOutState+0x28>)
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	605a      	str	r2, [r3, #4]
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	20000db0 	.word	0x20000db0
 8007004:	20000d9c 	.word	0x20000d9c

08007008 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10b      	bne.n	8007030 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701c:	f383 8811 	msr	BASEPRI, r3
 8007020:	f3bf 8f6f 	isb	sy
 8007024:	f3bf 8f4f 	dsb	sy
 8007028:	613b      	str	r3, [r7, #16]
}
 800702a:	bf00      	nop
 800702c:	bf00      	nop
 800702e:	e7fd      	b.n	800702c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10b      	bne.n	800704e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	60fb      	str	r3, [r7, #12]
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	e7fd      	b.n	800704a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800704e:	f000 fe8b 	bl	8007d68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007052:	4b1d      	ldr	r3, [pc, #116]	@ (80070c8 <xTaskCheckForTimeOut+0xc0>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	69ba      	ldr	r2, [r7, #24]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800706a:	d102      	bne.n	8007072 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800706c:	2300      	movs	r3, #0
 800706e:	61fb      	str	r3, [r7, #28]
 8007070:	e023      	b.n	80070ba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	4b15      	ldr	r3, [pc, #84]	@ (80070cc <xTaskCheckForTimeOut+0xc4>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	429a      	cmp	r2, r3
 800707c:	d007      	beq.n	800708e <xTaskCheckForTimeOut+0x86>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	69ba      	ldr	r2, [r7, #24]
 8007084:	429a      	cmp	r2, r3
 8007086:	d302      	bcc.n	800708e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007088:	2301      	movs	r3, #1
 800708a:	61fb      	str	r3, [r7, #28]
 800708c:	e015      	b.n	80070ba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	429a      	cmp	r2, r3
 8007096:	d20b      	bcs.n	80070b0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	1ad2      	subs	r2, r2, r3
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7ff ff99 	bl	8006fdc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80070aa:	2300      	movs	r3, #0
 80070ac:	61fb      	str	r3, [r7, #28]
 80070ae:	e004      	b.n	80070ba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	2200      	movs	r2, #0
 80070b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80070b6:	2301      	movs	r3, #1
 80070b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80070ba:	f000 fe87 	bl	8007dcc <vPortExitCritical>

	return xReturn;
 80070be:	69fb      	ldr	r3, [r7, #28]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3720      	adds	r7, #32
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	20000d9c 	.word	0x20000d9c
 80070cc:	20000db0 	.word	0x20000db0

080070d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80070d0:	b480      	push	{r7}
 80070d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80070d4:	4b03      	ldr	r3, [pc, #12]	@ (80070e4 <vTaskMissedYield+0x14>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	601a      	str	r2, [r3, #0]
}
 80070da:	bf00      	nop
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr
 80070e4:	20000dac 	.word	0x20000dac

080070e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80070f0:	f000 f852 	bl	8007198 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80070f4:	4b06      	ldr	r3, [pc, #24]	@ (8007110 <prvIdleTask+0x28>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d9f9      	bls.n	80070f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80070fc:	4b05      	ldr	r3, [pc, #20]	@ (8007114 <prvIdleTask+0x2c>)
 80070fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	f3bf 8f4f 	dsb	sy
 8007108:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800710c:	e7f0      	b.n	80070f0 <prvIdleTask+0x8>
 800710e:	bf00      	nop
 8007110:	200008c8 	.word	0x200008c8
 8007114:	e000ed04 	.word	0xe000ed04

08007118 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800711e:	2300      	movs	r3, #0
 8007120:	607b      	str	r3, [r7, #4]
 8007122:	e00c      	b.n	800713e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	4613      	mov	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	4413      	add	r3, r2
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	4a12      	ldr	r2, [pc, #72]	@ (8007178 <prvInitialiseTaskLists+0x60>)
 8007130:	4413      	add	r3, r2
 8007132:	4618      	mov	r0, r3
 8007134:	f7fe fc9a 	bl	8005a6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	3301      	adds	r3, #1
 800713c:	607b      	str	r3, [r7, #4]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b37      	cmp	r3, #55	@ 0x37
 8007142:	d9ef      	bls.n	8007124 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007144:	480d      	ldr	r0, [pc, #52]	@ (800717c <prvInitialiseTaskLists+0x64>)
 8007146:	f7fe fc91 	bl	8005a6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800714a:	480d      	ldr	r0, [pc, #52]	@ (8007180 <prvInitialiseTaskLists+0x68>)
 800714c:	f7fe fc8e 	bl	8005a6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007150:	480c      	ldr	r0, [pc, #48]	@ (8007184 <prvInitialiseTaskLists+0x6c>)
 8007152:	f7fe fc8b 	bl	8005a6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007156:	480c      	ldr	r0, [pc, #48]	@ (8007188 <prvInitialiseTaskLists+0x70>)
 8007158:	f7fe fc88 	bl	8005a6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800715c:	480b      	ldr	r0, [pc, #44]	@ (800718c <prvInitialiseTaskLists+0x74>)
 800715e:	f7fe fc85 	bl	8005a6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007162:	4b0b      	ldr	r3, [pc, #44]	@ (8007190 <prvInitialiseTaskLists+0x78>)
 8007164:	4a05      	ldr	r2, [pc, #20]	@ (800717c <prvInitialiseTaskLists+0x64>)
 8007166:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007168:	4b0a      	ldr	r3, [pc, #40]	@ (8007194 <prvInitialiseTaskLists+0x7c>)
 800716a:	4a05      	ldr	r2, [pc, #20]	@ (8007180 <prvInitialiseTaskLists+0x68>)
 800716c:	601a      	str	r2, [r3, #0]
}
 800716e:	bf00      	nop
 8007170:	3708      	adds	r7, #8
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	200008c8 	.word	0x200008c8
 800717c:	20000d28 	.word	0x20000d28
 8007180:	20000d3c 	.word	0x20000d3c
 8007184:	20000d58 	.word	0x20000d58
 8007188:	20000d6c 	.word	0x20000d6c
 800718c:	20000d84 	.word	0x20000d84
 8007190:	20000d50 	.word	0x20000d50
 8007194:	20000d54 	.word	0x20000d54

08007198 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800719e:	e019      	b.n	80071d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80071a0:	f000 fde2 	bl	8007d68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071a4:	4b10      	ldr	r3, [pc, #64]	@ (80071e8 <prvCheckTasksWaitingTermination+0x50>)
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	3304      	adds	r3, #4
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fe fce5 	bl	8005b80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80071b6:	4b0d      	ldr	r3, [pc, #52]	@ (80071ec <prvCheckTasksWaitingTermination+0x54>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	4a0b      	ldr	r2, [pc, #44]	@ (80071ec <prvCheckTasksWaitingTermination+0x54>)
 80071be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80071c0:	4b0b      	ldr	r3, [pc, #44]	@ (80071f0 <prvCheckTasksWaitingTermination+0x58>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	3b01      	subs	r3, #1
 80071c6:	4a0a      	ldr	r2, [pc, #40]	@ (80071f0 <prvCheckTasksWaitingTermination+0x58>)
 80071c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80071ca:	f000 fdff 	bl	8007dcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 f810 	bl	80071f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071d4:	4b06      	ldr	r3, [pc, #24]	@ (80071f0 <prvCheckTasksWaitingTermination+0x58>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d1e1      	bne.n	80071a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80071dc:	bf00      	nop
 80071de:	bf00      	nop
 80071e0:	3708      	adds	r7, #8
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	20000d6c 	.word	0x20000d6c
 80071ec:	20000d98 	.word	0x20000d98
 80071f0:	20000d80 	.word	0x20000d80

080071f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007202:	2b00      	cmp	r3, #0
 8007204:	d108      	bne.n	8007218 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720a:	4618      	mov	r0, r3
 800720c:	f000 ff9c 	bl	8008148 <vPortFree>
				vPortFree( pxTCB );
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 ff99 	bl	8008148 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007216:	e019      	b.n	800724c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800721e:	2b01      	cmp	r3, #1
 8007220:	d103      	bne.n	800722a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 ff90 	bl	8008148 <vPortFree>
	}
 8007228:	e010      	b.n	800724c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007230:	2b02      	cmp	r3, #2
 8007232:	d00b      	beq.n	800724c <prvDeleteTCB+0x58>
	__asm volatile
 8007234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007238:	f383 8811 	msr	BASEPRI, r3
 800723c:	f3bf 8f6f 	isb	sy
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	60fb      	str	r3, [r7, #12]
}
 8007246:	bf00      	nop
 8007248:	bf00      	nop
 800724a:	e7fd      	b.n	8007248 <prvDeleteTCB+0x54>
	}
 800724c:	bf00      	nop
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800725a:	4b0c      	ldr	r3, [pc, #48]	@ (800728c <prvResetNextTaskUnblockTime+0x38>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d104      	bne.n	800726e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007264:	4b0a      	ldr	r3, [pc, #40]	@ (8007290 <prvResetNextTaskUnblockTime+0x3c>)
 8007266:	f04f 32ff 	mov.w	r2, #4294967295
 800726a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800726c:	e008      	b.n	8007280 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800726e:	4b07      	ldr	r3, [pc, #28]	@ (800728c <prvResetNextTaskUnblockTime+0x38>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	4a04      	ldr	r2, [pc, #16]	@ (8007290 <prvResetNextTaskUnblockTime+0x3c>)
 800727e:	6013      	str	r3, [r2, #0]
}
 8007280:	bf00      	nop
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr
 800728c:	20000d50 	.word	0x20000d50
 8007290:	20000db8 	.word	0x20000db8

08007294 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800729a:	4b0b      	ldr	r3, [pc, #44]	@ (80072c8 <xTaskGetSchedulerState+0x34>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d102      	bne.n	80072a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80072a2:	2301      	movs	r3, #1
 80072a4:	607b      	str	r3, [r7, #4]
 80072a6:	e008      	b.n	80072ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072a8:	4b08      	ldr	r3, [pc, #32]	@ (80072cc <xTaskGetSchedulerState+0x38>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d102      	bne.n	80072b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80072b0:	2302      	movs	r3, #2
 80072b2:	607b      	str	r3, [r7, #4]
 80072b4:	e001      	b.n	80072ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80072b6:	2300      	movs	r3, #0
 80072b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80072ba:	687b      	ldr	r3, [r7, #4]
	}
 80072bc:	4618      	mov	r0, r3
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	20000da4 	.word	0x20000da4
 80072cc:	20000dc0 	.word	0x20000dc0

080072d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b086      	sub	sp, #24
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80072dc:	2300      	movs	r3, #0
 80072de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d058      	beq.n	8007398 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80072e6:	4b2f      	ldr	r3, [pc, #188]	@ (80073a4 <xTaskPriorityDisinherit+0xd4>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	693a      	ldr	r2, [r7, #16]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d00b      	beq.n	8007308 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	60fb      	str	r3, [r7, #12]
}
 8007302:	bf00      	nop
 8007304:	bf00      	nop
 8007306:	e7fd      	b.n	8007304 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10b      	bne.n	8007328 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007314:	f383 8811 	msr	BASEPRI, r3
 8007318:	f3bf 8f6f 	isb	sy
 800731c:	f3bf 8f4f 	dsb	sy
 8007320:	60bb      	str	r3, [r7, #8]
}
 8007322:	bf00      	nop
 8007324:	bf00      	nop
 8007326:	e7fd      	b.n	8007324 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800732c:	1e5a      	subs	r2, r3, #1
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733a:	429a      	cmp	r2, r3
 800733c:	d02c      	beq.n	8007398 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007342:	2b00      	cmp	r3, #0
 8007344:	d128      	bne.n	8007398 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	3304      	adds	r3, #4
 800734a:	4618      	mov	r0, r3
 800734c:	f7fe fc18 	bl	8005b80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800735c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007368:	4b0f      	ldr	r3, [pc, #60]	@ (80073a8 <xTaskPriorityDisinherit+0xd8>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	429a      	cmp	r2, r3
 800736e:	d903      	bls.n	8007378 <xTaskPriorityDisinherit+0xa8>
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007374:	4a0c      	ldr	r2, [pc, #48]	@ (80073a8 <xTaskPriorityDisinherit+0xd8>)
 8007376:	6013      	str	r3, [r2, #0]
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800737c:	4613      	mov	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4413      	add	r3, r2
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	4a09      	ldr	r2, [pc, #36]	@ (80073ac <xTaskPriorityDisinherit+0xdc>)
 8007386:	441a      	add	r2, r3
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	3304      	adds	r3, #4
 800738c:	4619      	mov	r1, r3
 800738e:	4610      	mov	r0, r2
 8007390:	f7fe fb99 	bl	8005ac6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007394:	2301      	movs	r3, #1
 8007396:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007398:	697b      	ldr	r3, [r7, #20]
	}
 800739a:	4618      	mov	r0, r3
 800739c:	3718      	adds	r7, #24
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	200008c4 	.word	0x200008c4
 80073a8:	20000da0 	.word	0x20000da0
 80073ac:	200008c8 	.word	0x200008c8

080073b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80073ba:	4b21      	ldr	r3, [pc, #132]	@ (8007440 <prvAddCurrentTaskToDelayedList+0x90>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073c0:	4b20      	ldr	r3, [pc, #128]	@ (8007444 <prvAddCurrentTaskToDelayedList+0x94>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3304      	adds	r3, #4
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7fe fbda 	bl	8005b80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d2:	d10a      	bne.n	80073ea <prvAddCurrentTaskToDelayedList+0x3a>
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d007      	beq.n	80073ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073da:	4b1a      	ldr	r3, [pc, #104]	@ (8007444 <prvAddCurrentTaskToDelayedList+0x94>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3304      	adds	r3, #4
 80073e0:	4619      	mov	r1, r3
 80073e2:	4819      	ldr	r0, [pc, #100]	@ (8007448 <prvAddCurrentTaskToDelayedList+0x98>)
 80073e4:	f7fe fb6f 	bl	8005ac6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80073e8:	e026      	b.n	8007438 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4413      	add	r3, r2
 80073f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80073f2:	4b14      	ldr	r3, [pc, #80]	@ (8007444 <prvAddCurrentTaskToDelayedList+0x94>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d209      	bcs.n	8007416 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007402:	4b12      	ldr	r3, [pc, #72]	@ (800744c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	4b0f      	ldr	r3, [pc, #60]	@ (8007444 <prvAddCurrentTaskToDelayedList+0x94>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3304      	adds	r3, #4
 800740c:	4619      	mov	r1, r3
 800740e:	4610      	mov	r0, r2
 8007410:	f7fe fb7d 	bl	8005b0e <vListInsert>
}
 8007414:	e010      	b.n	8007438 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007416:	4b0e      	ldr	r3, [pc, #56]	@ (8007450 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	4b0a      	ldr	r3, [pc, #40]	@ (8007444 <prvAddCurrentTaskToDelayedList+0x94>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	3304      	adds	r3, #4
 8007420:	4619      	mov	r1, r3
 8007422:	4610      	mov	r0, r2
 8007424:	f7fe fb73 	bl	8005b0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007428:	4b0a      	ldr	r3, [pc, #40]	@ (8007454 <prvAddCurrentTaskToDelayedList+0xa4>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	429a      	cmp	r2, r3
 8007430:	d202      	bcs.n	8007438 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007432:	4a08      	ldr	r2, [pc, #32]	@ (8007454 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	6013      	str	r3, [r2, #0]
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	20000d9c 	.word	0x20000d9c
 8007444:	200008c4 	.word	0x200008c4
 8007448:	20000d84 	.word	0x20000d84
 800744c:	20000d54 	.word	0x20000d54
 8007450:	20000d50 	.word	0x20000d50
 8007454:	20000db8 	.word	0x20000db8

08007458 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b08a      	sub	sp, #40	@ 0x28
 800745c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800745e:	2300      	movs	r3, #0
 8007460:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007462:	f000 fb13 	bl	8007a8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007466:	4b1d      	ldr	r3, [pc, #116]	@ (80074dc <xTimerCreateTimerTask+0x84>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d021      	beq.n	80074b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800746e:	2300      	movs	r3, #0
 8007470:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007472:	2300      	movs	r3, #0
 8007474:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007476:	1d3a      	adds	r2, r7, #4
 8007478:	f107 0108 	add.w	r1, r7, #8
 800747c:	f107 030c 	add.w	r3, r7, #12
 8007480:	4618      	mov	r0, r3
 8007482:	f7fe fad9 	bl	8005a38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007486:	6879      	ldr	r1, [r7, #4]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	9202      	str	r2, [sp, #8]
 800748e:	9301      	str	r3, [sp, #4]
 8007490:	2302      	movs	r3, #2
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	2300      	movs	r3, #0
 8007496:	460a      	mov	r2, r1
 8007498:	4911      	ldr	r1, [pc, #68]	@ (80074e0 <xTimerCreateTimerTask+0x88>)
 800749a:	4812      	ldr	r0, [pc, #72]	@ (80074e4 <xTimerCreateTimerTask+0x8c>)
 800749c:	f7ff f8d0 	bl	8006640 <xTaskCreateStatic>
 80074a0:	4603      	mov	r3, r0
 80074a2:	4a11      	ldr	r2, [pc, #68]	@ (80074e8 <xTimerCreateTimerTask+0x90>)
 80074a4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80074a6:	4b10      	ldr	r3, [pc, #64]	@ (80074e8 <xTimerCreateTimerTask+0x90>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80074ae:	2301      	movs	r3, #1
 80074b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10b      	bne.n	80074d0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80074b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074bc:	f383 8811 	msr	BASEPRI, r3
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	613b      	str	r3, [r7, #16]
}
 80074ca:	bf00      	nop
 80074cc:	bf00      	nop
 80074ce:	e7fd      	b.n	80074cc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80074d0:	697b      	ldr	r3, [r7, #20]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3718      	adds	r7, #24
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	20000df4 	.word	0x20000df4
 80074e0:	080098d8 	.word	0x080098d8
 80074e4:	08007625 	.word	0x08007625
 80074e8:	20000df8 	.word	0x20000df8

080074ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b08a      	sub	sp, #40	@ 0x28
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	607a      	str	r2, [r7, #4]
 80074f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80074fa:	2300      	movs	r3, #0
 80074fc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d10b      	bne.n	800751c <xTimerGenericCommand+0x30>
	__asm volatile
 8007504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007508:	f383 8811 	msr	BASEPRI, r3
 800750c:	f3bf 8f6f 	isb	sy
 8007510:	f3bf 8f4f 	dsb	sy
 8007514:	623b      	str	r3, [r7, #32]
}
 8007516:	bf00      	nop
 8007518:	bf00      	nop
 800751a:	e7fd      	b.n	8007518 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800751c:	4b19      	ldr	r3, [pc, #100]	@ (8007584 <xTimerGenericCommand+0x98>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d02a      	beq.n	800757a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	2b05      	cmp	r3, #5
 8007534:	dc18      	bgt.n	8007568 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007536:	f7ff fead 	bl	8007294 <xTaskGetSchedulerState>
 800753a:	4603      	mov	r3, r0
 800753c:	2b02      	cmp	r3, #2
 800753e:	d109      	bne.n	8007554 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007540:	4b10      	ldr	r3, [pc, #64]	@ (8007584 <xTimerGenericCommand+0x98>)
 8007542:	6818      	ldr	r0, [r3, #0]
 8007544:	f107 0110 	add.w	r1, r7, #16
 8007548:	2300      	movs	r3, #0
 800754a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800754c:	f7fe fc88 	bl	8005e60 <xQueueGenericSend>
 8007550:	6278      	str	r0, [r7, #36]	@ 0x24
 8007552:	e012      	b.n	800757a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007554:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <xTimerGenericCommand+0x98>)
 8007556:	6818      	ldr	r0, [r3, #0]
 8007558:	f107 0110 	add.w	r1, r7, #16
 800755c:	2300      	movs	r3, #0
 800755e:	2200      	movs	r2, #0
 8007560:	f7fe fc7e 	bl	8005e60 <xQueueGenericSend>
 8007564:	6278      	str	r0, [r7, #36]	@ 0x24
 8007566:	e008      	b.n	800757a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007568:	4b06      	ldr	r3, [pc, #24]	@ (8007584 <xTimerGenericCommand+0x98>)
 800756a:	6818      	ldr	r0, [r3, #0]
 800756c:	f107 0110 	add.w	r1, r7, #16
 8007570:	2300      	movs	r3, #0
 8007572:	683a      	ldr	r2, [r7, #0]
 8007574:	f7fe fd76 	bl	8006064 <xQueueGenericSendFromISR>
 8007578:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800757a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800757c:	4618      	mov	r0, r3
 800757e:	3728      	adds	r7, #40	@ 0x28
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}
 8007584:	20000df4 	.word	0x20000df4

08007588 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b088      	sub	sp, #32
 800758c:	af02      	add	r7, sp, #8
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007592:	4b23      	ldr	r3, [pc, #140]	@ (8007620 <prvProcessExpiredTimer+0x98>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	3304      	adds	r3, #4
 80075a0:	4618      	mov	r0, r3
 80075a2:	f7fe faed 	bl	8005b80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d023      	beq.n	80075fc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	699a      	ldr	r2, [r3, #24]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	18d1      	adds	r1, r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	683a      	ldr	r2, [r7, #0]
 80075c0:	6978      	ldr	r0, [r7, #20]
 80075c2:	f000 f8d5 	bl	8007770 <prvInsertTimerInActiveList>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d020      	beq.n	800760e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80075cc:	2300      	movs	r3, #0
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	2300      	movs	r3, #0
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	2100      	movs	r1, #0
 80075d6:	6978      	ldr	r0, [r7, #20]
 80075d8:	f7ff ff88 	bl	80074ec <xTimerGenericCommand>
 80075dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d114      	bne.n	800760e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80075e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e8:	f383 8811 	msr	BASEPRI, r3
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	60fb      	str	r3, [r7, #12]
}
 80075f6:	bf00      	nop
 80075f8:	bf00      	nop
 80075fa:	e7fd      	b.n	80075f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007602:	f023 0301 	bic.w	r3, r3, #1
 8007606:	b2da      	uxtb	r2, r3
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	6a1b      	ldr	r3, [r3, #32]
 8007612:	6978      	ldr	r0, [r7, #20]
 8007614:	4798      	blx	r3
}
 8007616:	bf00      	nop
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	20000dec 	.word	0x20000dec

08007624 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800762c:	f107 0308 	add.w	r3, r7, #8
 8007630:	4618      	mov	r0, r3
 8007632:	f000 f859 	bl	80076e8 <prvGetNextExpireTime>
 8007636:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	4619      	mov	r1, r3
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 f805 	bl	800764c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007642:	f000 f8d7 	bl	80077f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007646:	bf00      	nop
 8007648:	e7f0      	b.n	800762c <prvTimerTask+0x8>
	...

0800764c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007656:	f7ff fa37 	bl	8006ac8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800765a:	f107 0308 	add.w	r3, r7, #8
 800765e:	4618      	mov	r0, r3
 8007660:	f000 f866 	bl	8007730 <prvSampleTimeNow>
 8007664:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d130      	bne.n	80076ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d10a      	bne.n	8007688 <prvProcessTimerOrBlockTask+0x3c>
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	429a      	cmp	r2, r3
 8007678:	d806      	bhi.n	8007688 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800767a:	f7ff fa33 	bl	8006ae4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800767e:	68f9      	ldr	r1, [r7, #12]
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f7ff ff81 	bl	8007588 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007686:	e024      	b.n	80076d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d008      	beq.n	80076a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800768e:	4b13      	ldr	r3, [pc, #76]	@ (80076dc <prvProcessTimerOrBlockTask+0x90>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d101      	bne.n	800769c <prvProcessTimerOrBlockTask+0x50>
 8007698:	2301      	movs	r3, #1
 800769a:	e000      	b.n	800769e <prvProcessTimerOrBlockTask+0x52>
 800769c:	2300      	movs	r3, #0
 800769e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80076a0:	4b0f      	ldr	r3, [pc, #60]	@ (80076e0 <prvProcessTimerOrBlockTask+0x94>)
 80076a2:	6818      	ldr	r0, [r3, #0]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	683a      	ldr	r2, [r7, #0]
 80076ac:	4619      	mov	r1, r3
 80076ae:	f7fe ff93 	bl	80065d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80076b2:	f7ff fa17 	bl	8006ae4 <xTaskResumeAll>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10a      	bne.n	80076d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80076bc:	4b09      	ldr	r3, [pc, #36]	@ (80076e4 <prvProcessTimerOrBlockTask+0x98>)
 80076be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	f3bf 8f4f 	dsb	sy
 80076c8:	f3bf 8f6f 	isb	sy
}
 80076cc:	e001      	b.n	80076d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80076ce:	f7ff fa09 	bl	8006ae4 <xTaskResumeAll>
}
 80076d2:	bf00      	nop
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	20000df0 	.word	0x20000df0
 80076e0:	20000df4 	.word	0x20000df4
 80076e4:	e000ed04 	.word	0xe000ed04

080076e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80076f0:	4b0e      	ldr	r3, [pc, #56]	@ (800772c <prvGetNextExpireTime+0x44>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d101      	bne.n	80076fe <prvGetNextExpireTime+0x16>
 80076fa:	2201      	movs	r2, #1
 80076fc:	e000      	b.n	8007700 <prvGetNextExpireTime+0x18>
 80076fe:	2200      	movs	r2, #0
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d105      	bne.n	8007718 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800770c:	4b07      	ldr	r3, [pc, #28]	@ (800772c <prvGetNextExpireTime+0x44>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	60fb      	str	r3, [r7, #12]
 8007716:	e001      	b.n	800771c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007718:	2300      	movs	r3, #0
 800771a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800771c:	68fb      	ldr	r3, [r7, #12]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3714      	adds	r7, #20
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	20000dec 	.word	0x20000dec

08007730 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007738:	f7ff fa72 	bl	8006c20 <xTaskGetTickCount>
 800773c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800773e:	4b0b      	ldr	r3, [pc, #44]	@ (800776c <prvSampleTimeNow+0x3c>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	429a      	cmp	r2, r3
 8007746:	d205      	bcs.n	8007754 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007748:	f000 f93a 	bl	80079c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	601a      	str	r2, [r3, #0]
 8007752:	e002      	b.n	800775a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800775a:	4a04      	ldr	r2, [pc, #16]	@ (800776c <prvSampleTimeNow+0x3c>)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007760:	68fb      	ldr	r3, [r7, #12]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	20000dfc 	.word	0x20000dfc

08007770 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
 8007776:	60f8      	str	r0, [r7, #12]
 8007778:	60b9      	str	r1, [r7, #8]
 800777a:	607a      	str	r2, [r7, #4]
 800777c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800777e:	2300      	movs	r3, #0
 8007780:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	429a      	cmp	r2, r3
 8007794:	d812      	bhi.n	80077bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	1ad2      	subs	r2, r2, r3
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d302      	bcc.n	80077aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80077a4:	2301      	movs	r3, #1
 80077a6:	617b      	str	r3, [r7, #20]
 80077a8:	e01b      	b.n	80077e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80077aa:	4b10      	ldr	r3, [pc, #64]	@ (80077ec <prvInsertTimerInActiveList+0x7c>)
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	3304      	adds	r3, #4
 80077b2:	4619      	mov	r1, r3
 80077b4:	4610      	mov	r0, r2
 80077b6:	f7fe f9aa 	bl	8005b0e <vListInsert>
 80077ba:	e012      	b.n	80077e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d206      	bcs.n	80077d2 <prvInsertTimerInActiveList+0x62>
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d302      	bcc.n	80077d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80077cc:	2301      	movs	r3, #1
 80077ce:	617b      	str	r3, [r7, #20]
 80077d0:	e007      	b.n	80077e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80077d2:	4b07      	ldr	r3, [pc, #28]	@ (80077f0 <prvInsertTimerInActiveList+0x80>)
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	3304      	adds	r3, #4
 80077da:	4619      	mov	r1, r3
 80077dc:	4610      	mov	r0, r2
 80077de:	f7fe f996 	bl	8005b0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80077e2:	697b      	ldr	r3, [r7, #20]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3718      	adds	r7, #24
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	20000df0 	.word	0x20000df0
 80077f0:	20000dec 	.word	0x20000dec

080077f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b08e      	sub	sp, #56	@ 0x38
 80077f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077fa:	e0ce      	b.n	800799a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	da19      	bge.n	8007836 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007802:	1d3b      	adds	r3, r7, #4
 8007804:	3304      	adds	r3, #4
 8007806:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10b      	bne.n	8007826 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800780e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007812:	f383 8811 	msr	BASEPRI, r3
 8007816:	f3bf 8f6f 	isb	sy
 800781a:	f3bf 8f4f 	dsb	sy
 800781e:	61fb      	str	r3, [r7, #28]
}
 8007820:	bf00      	nop
 8007822:	bf00      	nop
 8007824:	e7fd      	b.n	8007822 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800782c:	6850      	ldr	r0, [r2, #4]
 800782e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007830:	6892      	ldr	r2, [r2, #8]
 8007832:	4611      	mov	r1, r2
 8007834:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b00      	cmp	r3, #0
 800783a:	f2c0 80ae 	blt.w	800799a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d004      	beq.n	8007854 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800784a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784c:	3304      	adds	r3, #4
 800784e:	4618      	mov	r0, r3
 8007850:	f7fe f996 	bl	8005b80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007854:	463b      	mov	r3, r7
 8007856:	4618      	mov	r0, r3
 8007858:	f7ff ff6a 	bl	8007730 <prvSampleTimeNow>
 800785c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b09      	cmp	r3, #9
 8007862:	f200 8097 	bhi.w	8007994 <prvProcessReceivedCommands+0x1a0>
 8007866:	a201      	add	r2, pc, #4	@ (adr r2, 800786c <prvProcessReceivedCommands+0x78>)
 8007868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800786c:	08007895 	.word	0x08007895
 8007870:	08007895 	.word	0x08007895
 8007874:	08007895 	.word	0x08007895
 8007878:	0800790b 	.word	0x0800790b
 800787c:	0800791f 	.word	0x0800791f
 8007880:	0800796b 	.word	0x0800796b
 8007884:	08007895 	.word	0x08007895
 8007888:	08007895 	.word	0x08007895
 800788c:	0800790b 	.word	0x0800790b
 8007890:	0800791f 	.word	0x0800791f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007896:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800789a:	f043 0301 	orr.w	r3, r3, #1
 800789e:	b2da      	uxtb	r2, r3
 80078a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	18d1      	adds	r1, r2, r3
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078b4:	f7ff ff5c 	bl	8007770 <prvInsertTimerInActiveList>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d06c      	beq.n	8007998 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80078c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078cc:	f003 0304 	and.w	r3, r3, #4
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d061      	beq.n	8007998 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	441a      	add	r2, r3
 80078dc:	2300      	movs	r3, #0
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	2300      	movs	r3, #0
 80078e2:	2100      	movs	r1, #0
 80078e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078e6:	f7ff fe01 	bl	80074ec <xTimerGenericCommand>
 80078ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d152      	bne.n	8007998 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80078f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f6:	f383 8811 	msr	BASEPRI, r3
 80078fa:	f3bf 8f6f 	isb	sy
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	61bb      	str	r3, [r7, #24]
}
 8007904:	bf00      	nop
 8007906:	bf00      	nop
 8007908:	e7fd      	b.n	8007906 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800790a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800790c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007910:	f023 0301 	bic.w	r3, r3, #1
 8007914:	b2da      	uxtb	r2, r3
 8007916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007918:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800791c:	e03d      	b.n	800799a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800791e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007920:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007924:	f043 0301 	orr.w	r3, r3, #1
 8007928:	b2da      	uxtb	r2, r3
 800792a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800792c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007930:	68ba      	ldr	r2, [r7, #8]
 8007932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007934:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007938:	699b      	ldr	r3, [r3, #24]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10b      	bne.n	8007956 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	617b      	str	r3, [r7, #20]
}
 8007950:	bf00      	nop
 8007952:	bf00      	nop
 8007954:	e7fd      	b.n	8007952 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007958:	699a      	ldr	r2, [r3, #24]
 800795a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795c:	18d1      	adds	r1, r2, r3
 800795e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007962:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007964:	f7ff ff04 	bl	8007770 <prvInsertTimerInActiveList>
					break;
 8007968:	e017      	b.n	800799a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800796a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007970:	f003 0302 	and.w	r3, r3, #2
 8007974:	2b00      	cmp	r3, #0
 8007976:	d103      	bne.n	8007980 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007978:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800797a:	f000 fbe5 	bl	8008148 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800797e:	e00c      	b.n	800799a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007982:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007986:	f023 0301 	bic.w	r3, r3, #1
 800798a:	b2da      	uxtb	r2, r3
 800798c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800798e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007992:	e002      	b.n	800799a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007994:	bf00      	nop
 8007996:	e000      	b.n	800799a <prvProcessReceivedCommands+0x1a6>
					break;
 8007998:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800799a:	4b08      	ldr	r3, [pc, #32]	@ (80079bc <prvProcessReceivedCommands+0x1c8>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	1d39      	adds	r1, r7, #4
 80079a0:	2200      	movs	r2, #0
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7fe fbfc 	bl	80061a0 <xQueueReceive>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f47f af26 	bne.w	80077fc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80079b0:	bf00      	nop
 80079b2:	bf00      	nop
 80079b4:	3730      	adds	r7, #48	@ 0x30
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	20000df4 	.word	0x20000df4

080079c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80079c6:	e049      	b.n	8007a5c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079c8:	4b2e      	ldr	r3, [pc, #184]	@ (8007a84 <prvSwitchTimerLists+0xc4>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079d2:	4b2c      	ldr	r3, [pc, #176]	@ (8007a84 <prvSwitchTimerLists+0xc4>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	3304      	adds	r3, #4
 80079e0:	4618      	mov	r0, r3
 80079e2:	f7fe f8cd 	bl	8005b80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079f4:	f003 0304 	and.w	r3, r3, #4
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d02f      	beq.n	8007a5c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4413      	add	r3, r2
 8007a04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d90e      	bls.n	8007a2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	68fa      	ldr	r2, [r7, #12]
 8007a18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8007a84 <prvSwitchTimerLists+0xc4>)
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	3304      	adds	r3, #4
 8007a22:	4619      	mov	r1, r3
 8007a24:	4610      	mov	r0, r2
 8007a26:	f7fe f872 	bl	8005b0e <vListInsert>
 8007a2a:	e017      	b.n	8007a5c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	2300      	movs	r3, #0
 8007a32:	693a      	ldr	r2, [r7, #16]
 8007a34:	2100      	movs	r1, #0
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff fd58 	bl	80074ec <xTimerGenericCommand>
 8007a3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d10b      	bne.n	8007a5c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	603b      	str	r3, [r7, #0]
}
 8007a56:	bf00      	nop
 8007a58:	bf00      	nop
 8007a5a:	e7fd      	b.n	8007a58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a5c:	4b09      	ldr	r3, [pc, #36]	@ (8007a84 <prvSwitchTimerLists+0xc4>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1b0      	bne.n	80079c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007a66:	4b07      	ldr	r3, [pc, #28]	@ (8007a84 <prvSwitchTimerLists+0xc4>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007a6c:	4b06      	ldr	r3, [pc, #24]	@ (8007a88 <prvSwitchTimerLists+0xc8>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a04      	ldr	r2, [pc, #16]	@ (8007a84 <prvSwitchTimerLists+0xc4>)
 8007a72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007a74:	4a04      	ldr	r2, [pc, #16]	@ (8007a88 <prvSwitchTimerLists+0xc8>)
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	6013      	str	r3, [r2, #0]
}
 8007a7a:	bf00      	nop
 8007a7c:	3718      	adds	r7, #24
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	20000dec 	.word	0x20000dec
 8007a88:	20000df0 	.word	0x20000df0

08007a8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007a92:	f000 f969 	bl	8007d68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007a96:	4b15      	ldr	r3, [pc, #84]	@ (8007aec <prvCheckForValidListAndQueue+0x60>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d120      	bne.n	8007ae0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007a9e:	4814      	ldr	r0, [pc, #80]	@ (8007af0 <prvCheckForValidListAndQueue+0x64>)
 8007aa0:	f7fd ffe4 	bl	8005a6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007aa4:	4813      	ldr	r0, [pc, #76]	@ (8007af4 <prvCheckForValidListAndQueue+0x68>)
 8007aa6:	f7fd ffe1 	bl	8005a6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007aaa:	4b13      	ldr	r3, [pc, #76]	@ (8007af8 <prvCheckForValidListAndQueue+0x6c>)
 8007aac:	4a10      	ldr	r2, [pc, #64]	@ (8007af0 <prvCheckForValidListAndQueue+0x64>)
 8007aae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007ab0:	4b12      	ldr	r3, [pc, #72]	@ (8007afc <prvCheckForValidListAndQueue+0x70>)
 8007ab2:	4a10      	ldr	r2, [pc, #64]	@ (8007af4 <prvCheckForValidListAndQueue+0x68>)
 8007ab4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	4b11      	ldr	r3, [pc, #68]	@ (8007b00 <prvCheckForValidListAndQueue+0x74>)
 8007abc:	4a11      	ldr	r2, [pc, #68]	@ (8007b04 <prvCheckForValidListAndQueue+0x78>)
 8007abe:	2110      	movs	r1, #16
 8007ac0:	200a      	movs	r0, #10
 8007ac2:	f7fe f8f1 	bl	8005ca8 <xQueueGenericCreateStatic>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	4a08      	ldr	r2, [pc, #32]	@ (8007aec <prvCheckForValidListAndQueue+0x60>)
 8007aca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007acc:	4b07      	ldr	r3, [pc, #28]	@ (8007aec <prvCheckForValidListAndQueue+0x60>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d005      	beq.n	8007ae0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007ad4:	4b05      	ldr	r3, [pc, #20]	@ (8007aec <prvCheckForValidListAndQueue+0x60>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	490b      	ldr	r1, [pc, #44]	@ (8007b08 <prvCheckForValidListAndQueue+0x7c>)
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7fe fd52 	bl	8006584 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ae0:	f000 f974 	bl	8007dcc <vPortExitCritical>
}
 8007ae4:	bf00      	nop
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20000df4 	.word	0x20000df4
 8007af0:	20000dc4 	.word	0x20000dc4
 8007af4:	20000dd8 	.word	0x20000dd8
 8007af8:	20000dec 	.word	0x20000dec
 8007afc:	20000df0 	.word	0x20000df0
 8007b00:	20000ea0 	.word	0x20000ea0
 8007b04:	20000e00 	.word	0x20000e00
 8007b08:	080098e0 	.word	0x080098e0

08007b0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	3b04      	subs	r3, #4
 8007b1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007b24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	3b04      	subs	r3, #4
 8007b2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	f023 0201 	bic.w	r2, r3, #1
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	3b04      	subs	r3, #4
 8007b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b3c:	4a0c      	ldr	r2, [pc, #48]	@ (8007b70 <pxPortInitialiseStack+0x64>)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	3b14      	subs	r3, #20
 8007b46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	3b04      	subs	r3, #4
 8007b52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f06f 0202 	mvn.w	r2, #2
 8007b5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	3b20      	subs	r3, #32
 8007b60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007b62:	68fb      	ldr	r3, [r7, #12]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	08007b75 	.word	0x08007b75

08007b74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007b7e:	4b13      	ldr	r3, [pc, #76]	@ (8007bcc <prvTaskExitError+0x58>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b86:	d00b      	beq.n	8007ba0 <prvTaskExitError+0x2c>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	60fb      	str	r3, [r7, #12]
}
 8007b9a:	bf00      	nop
 8007b9c:	bf00      	nop
 8007b9e:	e7fd      	b.n	8007b9c <prvTaskExitError+0x28>
	__asm volatile
 8007ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba4:	f383 8811 	msr	BASEPRI, r3
 8007ba8:	f3bf 8f6f 	isb	sy
 8007bac:	f3bf 8f4f 	dsb	sy
 8007bb0:	60bb      	str	r3, [r7, #8]
}
 8007bb2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007bb4:	bf00      	nop
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d0fc      	beq.n	8007bb6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	3714      	adds	r7, #20
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	2000000c 	.word	0x2000000c

08007bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007bd0:	4b07      	ldr	r3, [pc, #28]	@ (8007bf0 <pxCurrentTCBConst2>)
 8007bd2:	6819      	ldr	r1, [r3, #0]
 8007bd4:	6808      	ldr	r0, [r1, #0]
 8007bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bda:	f380 8809 	msr	PSP, r0
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f04f 0000 	mov.w	r0, #0
 8007be6:	f380 8811 	msr	BASEPRI, r0
 8007bea:	4770      	bx	lr
 8007bec:	f3af 8000 	nop.w

08007bf0 <pxCurrentTCBConst2>:
 8007bf0:	200008c4 	.word	0x200008c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop

08007bf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007bf8:	4808      	ldr	r0, [pc, #32]	@ (8007c1c <prvPortStartFirstTask+0x24>)
 8007bfa:	6800      	ldr	r0, [r0, #0]
 8007bfc:	6800      	ldr	r0, [r0, #0]
 8007bfe:	f380 8808 	msr	MSP, r0
 8007c02:	f04f 0000 	mov.w	r0, #0
 8007c06:	f380 8814 	msr	CONTROL, r0
 8007c0a:	b662      	cpsie	i
 8007c0c:	b661      	cpsie	f
 8007c0e:	f3bf 8f4f 	dsb	sy
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	df00      	svc	0
 8007c18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c1a:	bf00      	nop
 8007c1c:	e000ed08 	.word	0xe000ed08

08007c20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c26:	4b47      	ldr	r3, [pc, #284]	@ (8007d44 <xPortStartScheduler+0x124>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a47      	ldr	r2, [pc, #284]	@ (8007d48 <xPortStartScheduler+0x128>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d10b      	bne.n	8007c48 <xPortStartScheduler+0x28>
	__asm volatile
 8007c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c34:	f383 8811 	msr	BASEPRI, r3
 8007c38:	f3bf 8f6f 	isb	sy
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	60fb      	str	r3, [r7, #12]
}
 8007c42:	bf00      	nop
 8007c44:	bf00      	nop
 8007c46:	e7fd      	b.n	8007c44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007c48:	4b3e      	ldr	r3, [pc, #248]	@ (8007d44 <xPortStartScheduler+0x124>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a3f      	ldr	r2, [pc, #252]	@ (8007d4c <xPortStartScheduler+0x12c>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d10b      	bne.n	8007c6a <xPortStartScheduler+0x4a>
	__asm volatile
 8007c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c56:	f383 8811 	msr	BASEPRI, r3
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	613b      	str	r3, [r7, #16]
}
 8007c64:	bf00      	nop
 8007c66:	bf00      	nop
 8007c68:	e7fd      	b.n	8007c66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c6a:	4b39      	ldr	r3, [pc, #228]	@ (8007d50 <xPortStartScheduler+0x130>)
 8007c6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	22ff      	movs	r2, #255	@ 0xff
 8007c7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c84:	78fb      	ldrb	r3, [r7, #3]
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	4b31      	ldr	r3, [pc, #196]	@ (8007d54 <xPortStartScheduler+0x134>)
 8007c90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c92:	4b31      	ldr	r3, [pc, #196]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007c94:	2207      	movs	r2, #7
 8007c96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c98:	e009      	b.n	8007cae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007ca2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ca4:	78fb      	ldrb	r3, [r7, #3]
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cae:	78fb      	ldrb	r3, [r7, #3]
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cb6:	2b80      	cmp	r3, #128	@ 0x80
 8007cb8:	d0ef      	beq.n	8007c9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007cba:	4b27      	ldr	r3, [pc, #156]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f1c3 0307 	rsb	r3, r3, #7
 8007cc2:	2b04      	cmp	r3, #4
 8007cc4:	d00b      	beq.n	8007cde <xPortStartScheduler+0xbe>
	__asm volatile
 8007cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cca:	f383 8811 	msr	BASEPRI, r3
 8007cce:	f3bf 8f6f 	isb	sy
 8007cd2:	f3bf 8f4f 	dsb	sy
 8007cd6:	60bb      	str	r3, [r7, #8]
}
 8007cd8:	bf00      	nop
 8007cda:	bf00      	nop
 8007cdc:	e7fd      	b.n	8007cda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007cde:	4b1e      	ldr	r3, [pc, #120]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	021b      	lsls	r3, r3, #8
 8007ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007ce6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007cf0:	4a19      	ldr	r2, [pc, #100]	@ (8007d58 <xPortStartScheduler+0x138>)
 8007cf2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	b2da      	uxtb	r2, r3
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007cfc:	4b17      	ldr	r3, [pc, #92]	@ (8007d5c <xPortStartScheduler+0x13c>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a16      	ldr	r2, [pc, #88]	@ (8007d5c <xPortStartScheduler+0x13c>)
 8007d02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007d06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d08:	4b14      	ldr	r3, [pc, #80]	@ (8007d5c <xPortStartScheduler+0x13c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a13      	ldr	r2, [pc, #76]	@ (8007d5c <xPortStartScheduler+0x13c>)
 8007d0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007d12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d14:	f000 f8da 	bl	8007ecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d18:	4b11      	ldr	r3, [pc, #68]	@ (8007d60 <xPortStartScheduler+0x140>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007d1e:	f000 f8f9 	bl	8007f14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d22:	4b10      	ldr	r3, [pc, #64]	@ (8007d64 <xPortStartScheduler+0x144>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a0f      	ldr	r2, [pc, #60]	@ (8007d64 <xPortStartScheduler+0x144>)
 8007d28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007d2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d2e:	f7ff ff63 	bl	8007bf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007d32:	f7ff f83f 	bl	8006db4 <vTaskSwitchContext>
	prvTaskExitError();
 8007d36:	f7ff ff1d 	bl	8007b74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3718      	adds	r7, #24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	e000ed00 	.word	0xe000ed00
 8007d48:	410fc271 	.word	0x410fc271
 8007d4c:	410fc270 	.word	0x410fc270
 8007d50:	e000e400 	.word	0xe000e400
 8007d54:	20000ef0 	.word	0x20000ef0
 8007d58:	20000ef4 	.word	0x20000ef4
 8007d5c:	e000ed20 	.word	0xe000ed20
 8007d60:	2000000c 	.word	0x2000000c
 8007d64:	e000ef34 	.word	0xe000ef34

08007d68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d72:	f383 8811 	msr	BASEPRI, r3
 8007d76:	f3bf 8f6f 	isb	sy
 8007d7a:	f3bf 8f4f 	dsb	sy
 8007d7e:	607b      	str	r3, [r7, #4]
}
 8007d80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d82:	4b10      	ldr	r3, [pc, #64]	@ (8007dc4 <vPortEnterCritical+0x5c>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3301      	adds	r3, #1
 8007d88:	4a0e      	ldr	r2, [pc, #56]	@ (8007dc4 <vPortEnterCritical+0x5c>)
 8007d8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc4 <vPortEnterCritical+0x5c>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d110      	bne.n	8007db6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007d94:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc8 <vPortEnterCritical+0x60>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00b      	beq.n	8007db6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da2:	f383 8811 	msr	BASEPRI, r3
 8007da6:	f3bf 8f6f 	isb	sy
 8007daa:	f3bf 8f4f 	dsb	sy
 8007dae:	603b      	str	r3, [r7, #0]
}
 8007db0:	bf00      	nop
 8007db2:	bf00      	nop
 8007db4:	e7fd      	b.n	8007db2 <vPortEnterCritical+0x4a>
	}
}
 8007db6:	bf00      	nop
 8007db8:	370c      	adds	r7, #12
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	2000000c 	.word	0x2000000c
 8007dc8:	e000ed04 	.word	0xe000ed04

08007dcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007dd2:	4b12      	ldr	r3, [pc, #72]	@ (8007e1c <vPortExitCritical+0x50>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10b      	bne.n	8007df2 <vPortExitCritical+0x26>
	__asm volatile
 8007dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dde:	f383 8811 	msr	BASEPRI, r3
 8007de2:	f3bf 8f6f 	isb	sy
 8007de6:	f3bf 8f4f 	dsb	sy
 8007dea:	607b      	str	r3, [r7, #4]
}
 8007dec:	bf00      	nop
 8007dee:	bf00      	nop
 8007df0:	e7fd      	b.n	8007dee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007df2:	4b0a      	ldr	r3, [pc, #40]	@ (8007e1c <vPortExitCritical+0x50>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	4a08      	ldr	r2, [pc, #32]	@ (8007e1c <vPortExitCritical+0x50>)
 8007dfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007dfc:	4b07      	ldr	r3, [pc, #28]	@ (8007e1c <vPortExitCritical+0x50>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d105      	bne.n	8007e10 <vPortExitCritical+0x44>
 8007e04:	2300      	movs	r3, #0
 8007e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	f383 8811 	msr	BASEPRI, r3
}
 8007e0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr
 8007e1c:	2000000c 	.word	0x2000000c

08007e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e20:	f3ef 8009 	mrs	r0, PSP
 8007e24:	f3bf 8f6f 	isb	sy
 8007e28:	4b15      	ldr	r3, [pc, #84]	@ (8007e80 <pxCurrentTCBConst>)
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	f01e 0f10 	tst.w	lr, #16
 8007e30:	bf08      	it	eq
 8007e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3a:	6010      	str	r0, [r2, #0]
 8007e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007e40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007e44:	f380 8811 	msr	BASEPRI, r0
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f7fe ffb0 	bl	8006db4 <vTaskSwitchContext>
 8007e54:	f04f 0000 	mov.w	r0, #0
 8007e58:	f380 8811 	msr	BASEPRI, r0
 8007e5c:	bc09      	pop	{r0, r3}
 8007e5e:	6819      	ldr	r1, [r3, #0]
 8007e60:	6808      	ldr	r0, [r1, #0]
 8007e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e66:	f01e 0f10 	tst.w	lr, #16
 8007e6a:	bf08      	it	eq
 8007e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007e70:	f380 8809 	msr	PSP, r0
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	f3af 8000 	nop.w

08007e80 <pxCurrentTCBConst>:
 8007e80:	200008c4 	.word	0x200008c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e84:	bf00      	nop
 8007e86:	bf00      	nop

08007e88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	607b      	str	r3, [r7, #4]
}
 8007ea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ea2:	f7fe fecd 	bl	8006c40 <xTaskIncrementTick>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d003      	beq.n	8007eb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007eac:	4b06      	ldr	r3, [pc, #24]	@ (8007ec8 <xPortSysTickHandler+0x40>)
 8007eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	f383 8811 	msr	BASEPRI, r3
}
 8007ebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007ec0:	bf00      	nop
 8007ec2:	3708      	adds	r7, #8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	e000ed04 	.word	0xe000ed04

08007ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007ecc:	b480      	push	{r7}
 8007ece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8007f00 <vPortSetupTimerInterrupt+0x34>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8007f04 <vPortSetupTimerInterrupt+0x38>)
 8007ed8:	2200      	movs	r2, #0
 8007eda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007edc:	4b0a      	ldr	r3, [pc, #40]	@ (8007f08 <vPortSetupTimerInterrupt+0x3c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8007f0c <vPortSetupTimerInterrupt+0x40>)
 8007ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee6:	099b      	lsrs	r3, r3, #6
 8007ee8:	4a09      	ldr	r2, [pc, #36]	@ (8007f10 <vPortSetupTimerInterrupt+0x44>)
 8007eea:	3b01      	subs	r3, #1
 8007eec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007eee:	4b04      	ldr	r3, [pc, #16]	@ (8007f00 <vPortSetupTimerInterrupt+0x34>)
 8007ef0:	2207      	movs	r2, #7
 8007ef2:	601a      	str	r2, [r3, #0]
}
 8007ef4:	bf00      	nop
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	e000e010 	.word	0xe000e010
 8007f04:	e000e018 	.word	0xe000e018
 8007f08:	20000000 	.word	0x20000000
 8007f0c:	10624dd3 	.word	0x10624dd3
 8007f10:	e000e014 	.word	0xe000e014

08007f14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007f14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007f24 <vPortEnableVFP+0x10>
 8007f18:	6801      	ldr	r1, [r0, #0]
 8007f1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007f1e:	6001      	str	r1, [r0, #0]
 8007f20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007f22:	bf00      	nop
 8007f24:	e000ed88 	.word	0xe000ed88

08007f28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007f2e:	f3ef 8305 	mrs	r3, IPSR
 8007f32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2b0f      	cmp	r3, #15
 8007f38:	d915      	bls.n	8007f66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007f3a:	4a18      	ldr	r2, [pc, #96]	@ (8007f9c <vPortValidateInterruptPriority+0x74>)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	4413      	add	r3, r2
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f44:	4b16      	ldr	r3, [pc, #88]	@ (8007fa0 <vPortValidateInterruptPriority+0x78>)
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	7afa      	ldrb	r2, [r7, #11]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d20b      	bcs.n	8007f66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	607b      	str	r3, [r7, #4]
}
 8007f60:	bf00      	nop
 8007f62:	bf00      	nop
 8007f64:	e7fd      	b.n	8007f62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f66:	4b0f      	ldr	r3, [pc, #60]	@ (8007fa4 <vPortValidateInterruptPriority+0x7c>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8007fa8 <vPortValidateInterruptPriority+0x80>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d90b      	bls.n	8007f8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	603b      	str	r3, [r7, #0]
}
 8007f88:	bf00      	nop
 8007f8a:	bf00      	nop
 8007f8c:	e7fd      	b.n	8007f8a <vPortValidateInterruptPriority+0x62>
	}
 8007f8e:	bf00      	nop
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	e000e3f0 	.word	0xe000e3f0
 8007fa0:	20000ef0 	.word	0x20000ef0
 8007fa4:	e000ed0c 	.word	0xe000ed0c
 8007fa8:	20000ef4 	.word	0x20000ef4

08007fac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08a      	sub	sp, #40	@ 0x28
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007fb8:	f7fe fd86 	bl	8006ac8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007fbc:	4b5c      	ldr	r3, [pc, #368]	@ (8008130 <pvPortMalloc+0x184>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d101      	bne.n	8007fc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007fc4:	f000 f924 	bl	8008210 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007fc8:	4b5a      	ldr	r3, [pc, #360]	@ (8008134 <pvPortMalloc+0x188>)
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	4013      	ands	r3, r2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f040 8095 	bne.w	8008100 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d01e      	beq.n	800801a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007fdc:	2208      	movs	r2, #8
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f003 0307 	and.w	r3, r3, #7
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d015      	beq.n	800801a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f023 0307 	bic.w	r3, r3, #7
 8007ff4:	3308      	adds	r3, #8
 8007ff6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f003 0307 	and.w	r3, r3, #7
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d00b      	beq.n	800801a <pvPortMalloc+0x6e>
	__asm volatile
 8008002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008006:	f383 8811 	msr	BASEPRI, r3
 800800a:	f3bf 8f6f 	isb	sy
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	617b      	str	r3, [r7, #20]
}
 8008014:	bf00      	nop
 8008016:	bf00      	nop
 8008018:	e7fd      	b.n	8008016 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d06f      	beq.n	8008100 <pvPortMalloc+0x154>
 8008020:	4b45      	ldr	r3, [pc, #276]	@ (8008138 <pvPortMalloc+0x18c>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	429a      	cmp	r2, r3
 8008028:	d86a      	bhi.n	8008100 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800802a:	4b44      	ldr	r3, [pc, #272]	@ (800813c <pvPortMalloc+0x190>)
 800802c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800802e:	4b43      	ldr	r3, [pc, #268]	@ (800813c <pvPortMalloc+0x190>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008034:	e004      	b.n	8008040 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008038:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800803a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	429a      	cmp	r2, r3
 8008048:	d903      	bls.n	8008052 <pvPortMalloc+0xa6>
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1f1      	bne.n	8008036 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008052:	4b37      	ldr	r3, [pc, #220]	@ (8008130 <pvPortMalloc+0x184>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008058:	429a      	cmp	r2, r3
 800805a:	d051      	beq.n	8008100 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800805c:	6a3b      	ldr	r3, [r7, #32]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2208      	movs	r2, #8
 8008062:	4413      	add	r3, r2
 8008064:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	6a3b      	ldr	r3, [r7, #32]
 800806c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800806e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	1ad2      	subs	r2, r2, r3
 8008076:	2308      	movs	r3, #8
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	429a      	cmp	r2, r3
 800807c:	d920      	bls.n	80080c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800807e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4413      	add	r3, r2
 8008084:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	f003 0307 	and.w	r3, r3, #7
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00b      	beq.n	80080a8 <pvPortMalloc+0xfc>
	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	613b      	str	r3, [r7, #16]
}
 80080a2:	bf00      	nop
 80080a4:	bf00      	nop
 80080a6:	e7fd      	b.n	80080a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80080a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	1ad2      	subs	r2, r2, r3
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80080b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80080ba:	69b8      	ldr	r0, [r7, #24]
 80080bc:	f000 f90a 	bl	80082d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80080c0:	4b1d      	ldr	r3, [pc, #116]	@ (8008138 <pvPortMalloc+0x18c>)
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	4a1b      	ldr	r2, [pc, #108]	@ (8008138 <pvPortMalloc+0x18c>)
 80080cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80080ce:	4b1a      	ldr	r3, [pc, #104]	@ (8008138 <pvPortMalloc+0x18c>)
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008140 <pvPortMalloc+0x194>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d203      	bcs.n	80080e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80080da:	4b17      	ldr	r3, [pc, #92]	@ (8008138 <pvPortMalloc+0x18c>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a18      	ldr	r2, [pc, #96]	@ (8008140 <pvPortMalloc+0x194>)
 80080e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80080e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e4:	685a      	ldr	r2, [r3, #4]
 80080e6:	4b13      	ldr	r3, [pc, #76]	@ (8008134 <pvPortMalloc+0x188>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	431a      	orrs	r2, r3
 80080ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80080f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f2:	2200      	movs	r2, #0
 80080f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80080f6:	4b13      	ldr	r3, [pc, #76]	@ (8008144 <pvPortMalloc+0x198>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	3301      	adds	r3, #1
 80080fc:	4a11      	ldr	r2, [pc, #68]	@ (8008144 <pvPortMalloc+0x198>)
 80080fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008100:	f7fe fcf0 	bl	8006ae4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	f003 0307 	and.w	r3, r3, #7
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00b      	beq.n	8008126 <pvPortMalloc+0x17a>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	60fb      	str	r3, [r7, #12]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <pvPortMalloc+0x176>
	return pvReturn;
 8008126:	69fb      	ldr	r3, [r7, #28]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3728      	adds	r7, #40	@ 0x28
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	20001ab8 	.word	0x20001ab8
 8008134:	20001acc 	.word	0x20001acc
 8008138:	20001abc 	.word	0x20001abc
 800813c:	20001ab0 	.word	0x20001ab0
 8008140:	20001ac0 	.word	0x20001ac0
 8008144:	20001ac4 	.word	0x20001ac4

08008148 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d04f      	beq.n	80081fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800815a:	2308      	movs	r3, #8
 800815c:	425b      	negs	r3, r3
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	4413      	add	r3, r2
 8008162:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	4b25      	ldr	r3, [pc, #148]	@ (8008204 <vPortFree+0xbc>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4013      	ands	r3, r2
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10b      	bne.n	800818e <vPortFree+0x46>
	__asm volatile
 8008176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	60fb      	str	r3, [r7, #12]
}
 8008188:	bf00      	nop
 800818a:	bf00      	nop
 800818c:	e7fd      	b.n	800818a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00b      	beq.n	80081ae <vPortFree+0x66>
	__asm volatile
 8008196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819a:	f383 8811 	msr	BASEPRI, r3
 800819e:	f3bf 8f6f 	isb	sy
 80081a2:	f3bf 8f4f 	dsb	sy
 80081a6:	60bb      	str	r3, [r7, #8]
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	e7fd      	b.n	80081aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	685a      	ldr	r2, [r3, #4]
 80081b2:	4b14      	ldr	r3, [pc, #80]	@ (8008204 <vPortFree+0xbc>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4013      	ands	r3, r2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d01e      	beq.n	80081fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d11a      	bne.n	80081fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	685a      	ldr	r2, [r3, #4]
 80081c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008204 <vPortFree+0xbc>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	43db      	mvns	r3, r3
 80081ce:	401a      	ands	r2, r3
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80081d4:	f7fe fc78 	bl	8006ac8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	685a      	ldr	r2, [r3, #4]
 80081dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008208 <vPortFree+0xc0>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4413      	add	r3, r2
 80081e2:	4a09      	ldr	r2, [pc, #36]	@ (8008208 <vPortFree+0xc0>)
 80081e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80081e6:	6938      	ldr	r0, [r7, #16]
 80081e8:	f000 f874 	bl	80082d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80081ec:	4b07      	ldr	r3, [pc, #28]	@ (800820c <vPortFree+0xc4>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3301      	adds	r3, #1
 80081f2:	4a06      	ldr	r2, [pc, #24]	@ (800820c <vPortFree+0xc4>)
 80081f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80081f6:	f7fe fc75 	bl	8006ae4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80081fa:	bf00      	nop
 80081fc:	3718      	adds	r7, #24
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	20001acc 	.word	0x20001acc
 8008208:	20001abc 	.word	0x20001abc
 800820c:	20001ac8 	.word	0x20001ac8

08008210 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008216:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800821a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800821c:	4b27      	ldr	r3, [pc, #156]	@ (80082bc <prvHeapInit+0xac>)
 800821e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f003 0307 	and.w	r3, r3, #7
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00c      	beq.n	8008244 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	3307      	adds	r3, #7
 800822e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f023 0307 	bic.w	r3, r3, #7
 8008236:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008238:	68ba      	ldr	r2, [r7, #8]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	4a1f      	ldr	r2, [pc, #124]	@ (80082bc <prvHeapInit+0xac>)
 8008240:	4413      	add	r3, r2
 8008242:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008248:	4a1d      	ldr	r2, [pc, #116]	@ (80082c0 <prvHeapInit+0xb0>)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800824e:	4b1c      	ldr	r3, [pc, #112]	@ (80082c0 <prvHeapInit+0xb0>)
 8008250:	2200      	movs	r2, #0
 8008252:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68ba      	ldr	r2, [r7, #8]
 8008258:	4413      	add	r3, r2
 800825a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800825c:	2208      	movs	r2, #8
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	1a9b      	subs	r3, r3, r2
 8008262:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f023 0307 	bic.w	r3, r3, #7
 800826a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4a15      	ldr	r2, [pc, #84]	@ (80082c4 <prvHeapInit+0xb4>)
 8008270:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008272:	4b14      	ldr	r3, [pc, #80]	@ (80082c4 <prvHeapInit+0xb4>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2200      	movs	r2, #0
 8008278:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800827a:	4b12      	ldr	r3, [pc, #72]	@ (80082c4 <prvHeapInit+0xb4>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2200      	movs	r2, #0
 8008280:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	68fa      	ldr	r2, [r7, #12]
 800828a:	1ad2      	subs	r2, r2, r3
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008290:	4b0c      	ldr	r3, [pc, #48]	@ (80082c4 <prvHeapInit+0xb4>)
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	4a0a      	ldr	r2, [pc, #40]	@ (80082c8 <prvHeapInit+0xb8>)
 800829e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	4a09      	ldr	r2, [pc, #36]	@ (80082cc <prvHeapInit+0xbc>)
 80082a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80082a8:	4b09      	ldr	r3, [pc, #36]	@ (80082d0 <prvHeapInit+0xc0>)
 80082aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80082ae:	601a      	str	r2, [r3, #0]
}
 80082b0:	bf00      	nop
 80082b2:	3714      	adds	r7, #20
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	20000ef8 	.word	0x20000ef8
 80082c0:	20001ab0 	.word	0x20001ab0
 80082c4:	20001ab8 	.word	0x20001ab8
 80082c8:	20001ac0 	.word	0x20001ac0
 80082cc:	20001abc 	.word	0x20001abc
 80082d0:	20001acc 	.word	0x20001acc

080082d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80082dc:	4b28      	ldr	r3, [pc, #160]	@ (8008380 <prvInsertBlockIntoFreeList+0xac>)
 80082de:	60fb      	str	r3, [r7, #12]
 80082e0:	e002      	b.n	80082e8 <prvInsertBlockIntoFreeList+0x14>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	60fb      	str	r3, [r7, #12]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d8f7      	bhi.n	80082e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	68ba      	ldr	r2, [r7, #8]
 80082fc:	4413      	add	r3, r2
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	429a      	cmp	r2, r3
 8008302:	d108      	bne.n	8008316 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	685a      	ldr	r2, [r3, #4]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	441a      	add	r2, r3
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	441a      	add	r2, r3
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	429a      	cmp	r2, r3
 8008328:	d118      	bne.n	800835c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	4b15      	ldr	r3, [pc, #84]	@ (8008384 <prvInsertBlockIntoFreeList+0xb0>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	429a      	cmp	r2, r3
 8008334:	d00d      	beq.n	8008352 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	685a      	ldr	r2, [r3, #4]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	441a      	add	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	601a      	str	r2, [r3, #0]
 8008350:	e008      	b.n	8008364 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008352:	4b0c      	ldr	r3, [pc, #48]	@ (8008384 <prvInsertBlockIntoFreeList+0xb0>)
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	601a      	str	r2, [r3, #0]
 800835a:	e003      	b.n	8008364 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	429a      	cmp	r2, r3
 800836a:	d002      	beq.n	8008372 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008372:	bf00      	nop
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	20001ab0 	.word	0x20001ab0
 8008384:	20001ab8 	.word	0x20001ab8

08008388 <srand>:
 8008388:	b538      	push	{r3, r4, r5, lr}
 800838a:	4b10      	ldr	r3, [pc, #64]	@ (80083cc <srand+0x44>)
 800838c:	681d      	ldr	r5, [r3, #0]
 800838e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008390:	4604      	mov	r4, r0
 8008392:	b9b3      	cbnz	r3, 80083c2 <srand+0x3a>
 8008394:	2018      	movs	r0, #24
 8008396:	f000 fa91 	bl	80088bc <malloc>
 800839a:	4602      	mov	r2, r0
 800839c:	6328      	str	r0, [r5, #48]	@ 0x30
 800839e:	b920      	cbnz	r0, 80083aa <srand+0x22>
 80083a0:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <srand+0x48>)
 80083a2:	480c      	ldr	r0, [pc, #48]	@ (80083d4 <srand+0x4c>)
 80083a4:	2146      	movs	r1, #70	@ 0x46
 80083a6:	f000 fa21 	bl	80087ec <__assert_func>
 80083aa:	490b      	ldr	r1, [pc, #44]	@ (80083d8 <srand+0x50>)
 80083ac:	4b0b      	ldr	r3, [pc, #44]	@ (80083dc <srand+0x54>)
 80083ae:	e9c0 1300 	strd	r1, r3, [r0]
 80083b2:	4b0b      	ldr	r3, [pc, #44]	@ (80083e0 <srand+0x58>)
 80083b4:	6083      	str	r3, [r0, #8]
 80083b6:	230b      	movs	r3, #11
 80083b8:	8183      	strh	r3, [r0, #12]
 80083ba:	2100      	movs	r1, #0
 80083bc:	2001      	movs	r0, #1
 80083be:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80083c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80083c4:	2200      	movs	r2, #0
 80083c6:	611c      	str	r4, [r3, #16]
 80083c8:	615a      	str	r2, [r3, #20]
 80083ca:	bd38      	pop	{r3, r4, r5, pc}
 80083cc:	2000001c 	.word	0x2000001c
 80083d0:	0800999c 	.word	0x0800999c
 80083d4:	080099b3 	.word	0x080099b3
 80083d8:	abcd330e 	.word	0xabcd330e
 80083dc:	e66d1234 	.word	0xe66d1234
 80083e0:	0005deec 	.word	0x0005deec

080083e4 <rand>:
 80083e4:	4b16      	ldr	r3, [pc, #88]	@ (8008440 <rand+0x5c>)
 80083e6:	b510      	push	{r4, lr}
 80083e8:	681c      	ldr	r4, [r3, #0]
 80083ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80083ec:	b9b3      	cbnz	r3, 800841c <rand+0x38>
 80083ee:	2018      	movs	r0, #24
 80083f0:	f000 fa64 	bl	80088bc <malloc>
 80083f4:	4602      	mov	r2, r0
 80083f6:	6320      	str	r0, [r4, #48]	@ 0x30
 80083f8:	b920      	cbnz	r0, 8008404 <rand+0x20>
 80083fa:	4b12      	ldr	r3, [pc, #72]	@ (8008444 <rand+0x60>)
 80083fc:	4812      	ldr	r0, [pc, #72]	@ (8008448 <rand+0x64>)
 80083fe:	2152      	movs	r1, #82	@ 0x52
 8008400:	f000 f9f4 	bl	80087ec <__assert_func>
 8008404:	4911      	ldr	r1, [pc, #68]	@ (800844c <rand+0x68>)
 8008406:	4b12      	ldr	r3, [pc, #72]	@ (8008450 <rand+0x6c>)
 8008408:	e9c0 1300 	strd	r1, r3, [r0]
 800840c:	4b11      	ldr	r3, [pc, #68]	@ (8008454 <rand+0x70>)
 800840e:	6083      	str	r3, [r0, #8]
 8008410:	230b      	movs	r3, #11
 8008412:	8183      	strh	r3, [r0, #12]
 8008414:	2100      	movs	r1, #0
 8008416:	2001      	movs	r0, #1
 8008418:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800841c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800841e:	480e      	ldr	r0, [pc, #56]	@ (8008458 <rand+0x74>)
 8008420:	690b      	ldr	r3, [r1, #16]
 8008422:	694c      	ldr	r4, [r1, #20]
 8008424:	4a0d      	ldr	r2, [pc, #52]	@ (800845c <rand+0x78>)
 8008426:	4358      	muls	r0, r3
 8008428:	fb02 0004 	mla	r0, r2, r4, r0
 800842c:	fba3 3202 	umull	r3, r2, r3, r2
 8008430:	3301      	adds	r3, #1
 8008432:	eb40 0002 	adc.w	r0, r0, r2
 8008436:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800843a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800843e:	bd10      	pop	{r4, pc}
 8008440:	2000001c 	.word	0x2000001c
 8008444:	0800999c 	.word	0x0800999c
 8008448:	080099b3 	.word	0x080099b3
 800844c:	abcd330e 	.word	0xabcd330e
 8008450:	e66d1234 	.word	0xe66d1234
 8008454:	0005deec 	.word	0x0005deec
 8008458:	5851f42d 	.word	0x5851f42d
 800845c:	4c957f2d 	.word	0x4c957f2d

08008460 <std>:
 8008460:	2300      	movs	r3, #0
 8008462:	b510      	push	{r4, lr}
 8008464:	4604      	mov	r4, r0
 8008466:	e9c0 3300 	strd	r3, r3, [r0]
 800846a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800846e:	6083      	str	r3, [r0, #8]
 8008470:	8181      	strh	r1, [r0, #12]
 8008472:	6643      	str	r3, [r0, #100]	@ 0x64
 8008474:	81c2      	strh	r2, [r0, #14]
 8008476:	6183      	str	r3, [r0, #24]
 8008478:	4619      	mov	r1, r3
 800847a:	2208      	movs	r2, #8
 800847c:	305c      	adds	r0, #92	@ 0x5c
 800847e:	f000 f92a 	bl	80086d6 <memset>
 8008482:	4b0d      	ldr	r3, [pc, #52]	@ (80084b8 <std+0x58>)
 8008484:	6263      	str	r3, [r4, #36]	@ 0x24
 8008486:	4b0d      	ldr	r3, [pc, #52]	@ (80084bc <std+0x5c>)
 8008488:	62a3      	str	r3, [r4, #40]	@ 0x28
 800848a:	4b0d      	ldr	r3, [pc, #52]	@ (80084c0 <std+0x60>)
 800848c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800848e:	4b0d      	ldr	r3, [pc, #52]	@ (80084c4 <std+0x64>)
 8008490:	6323      	str	r3, [r4, #48]	@ 0x30
 8008492:	4b0d      	ldr	r3, [pc, #52]	@ (80084c8 <std+0x68>)
 8008494:	6224      	str	r4, [r4, #32]
 8008496:	429c      	cmp	r4, r3
 8008498:	d006      	beq.n	80084a8 <std+0x48>
 800849a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800849e:	4294      	cmp	r4, r2
 80084a0:	d002      	beq.n	80084a8 <std+0x48>
 80084a2:	33d0      	adds	r3, #208	@ 0xd0
 80084a4:	429c      	cmp	r4, r3
 80084a6:	d105      	bne.n	80084b4 <std+0x54>
 80084a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084b0:	f000 b98a 	b.w	80087c8 <__retarget_lock_init_recursive>
 80084b4:	bd10      	pop	{r4, pc}
 80084b6:	bf00      	nop
 80084b8:	08008651 	.word	0x08008651
 80084bc:	08008673 	.word	0x08008673
 80084c0:	080086ab 	.word	0x080086ab
 80084c4:	080086cf 	.word	0x080086cf
 80084c8:	20001ad0 	.word	0x20001ad0

080084cc <stdio_exit_handler>:
 80084cc:	4a02      	ldr	r2, [pc, #8]	@ (80084d8 <stdio_exit_handler+0xc>)
 80084ce:	4903      	ldr	r1, [pc, #12]	@ (80084dc <stdio_exit_handler+0x10>)
 80084d0:	4803      	ldr	r0, [pc, #12]	@ (80084e0 <stdio_exit_handler+0x14>)
 80084d2:	f000 b869 	b.w	80085a8 <_fwalk_sglue>
 80084d6:	bf00      	nop
 80084d8:	20000010 	.word	0x20000010
 80084dc:	080090f9 	.word	0x080090f9
 80084e0:	20000020 	.word	0x20000020

080084e4 <cleanup_stdio>:
 80084e4:	6841      	ldr	r1, [r0, #4]
 80084e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008518 <cleanup_stdio+0x34>)
 80084e8:	4299      	cmp	r1, r3
 80084ea:	b510      	push	{r4, lr}
 80084ec:	4604      	mov	r4, r0
 80084ee:	d001      	beq.n	80084f4 <cleanup_stdio+0x10>
 80084f0:	f000 fe02 	bl	80090f8 <_fflush_r>
 80084f4:	68a1      	ldr	r1, [r4, #8]
 80084f6:	4b09      	ldr	r3, [pc, #36]	@ (800851c <cleanup_stdio+0x38>)
 80084f8:	4299      	cmp	r1, r3
 80084fa:	d002      	beq.n	8008502 <cleanup_stdio+0x1e>
 80084fc:	4620      	mov	r0, r4
 80084fe:	f000 fdfb 	bl	80090f8 <_fflush_r>
 8008502:	68e1      	ldr	r1, [r4, #12]
 8008504:	4b06      	ldr	r3, [pc, #24]	@ (8008520 <cleanup_stdio+0x3c>)
 8008506:	4299      	cmp	r1, r3
 8008508:	d004      	beq.n	8008514 <cleanup_stdio+0x30>
 800850a:	4620      	mov	r0, r4
 800850c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008510:	f000 bdf2 	b.w	80090f8 <_fflush_r>
 8008514:	bd10      	pop	{r4, pc}
 8008516:	bf00      	nop
 8008518:	20001ad0 	.word	0x20001ad0
 800851c:	20001b38 	.word	0x20001b38
 8008520:	20001ba0 	.word	0x20001ba0

08008524 <global_stdio_init.part.0>:
 8008524:	b510      	push	{r4, lr}
 8008526:	4b0b      	ldr	r3, [pc, #44]	@ (8008554 <global_stdio_init.part.0+0x30>)
 8008528:	4c0b      	ldr	r4, [pc, #44]	@ (8008558 <global_stdio_init.part.0+0x34>)
 800852a:	4a0c      	ldr	r2, [pc, #48]	@ (800855c <global_stdio_init.part.0+0x38>)
 800852c:	601a      	str	r2, [r3, #0]
 800852e:	4620      	mov	r0, r4
 8008530:	2200      	movs	r2, #0
 8008532:	2104      	movs	r1, #4
 8008534:	f7ff ff94 	bl	8008460 <std>
 8008538:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800853c:	2201      	movs	r2, #1
 800853e:	2109      	movs	r1, #9
 8008540:	f7ff ff8e 	bl	8008460 <std>
 8008544:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008548:	2202      	movs	r2, #2
 800854a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800854e:	2112      	movs	r1, #18
 8008550:	f7ff bf86 	b.w	8008460 <std>
 8008554:	20001c08 	.word	0x20001c08
 8008558:	20001ad0 	.word	0x20001ad0
 800855c:	080084cd 	.word	0x080084cd

08008560 <__sfp_lock_acquire>:
 8008560:	4801      	ldr	r0, [pc, #4]	@ (8008568 <__sfp_lock_acquire+0x8>)
 8008562:	f000 b932 	b.w	80087ca <__retarget_lock_acquire_recursive>
 8008566:	bf00      	nop
 8008568:	20001c11 	.word	0x20001c11

0800856c <__sfp_lock_release>:
 800856c:	4801      	ldr	r0, [pc, #4]	@ (8008574 <__sfp_lock_release+0x8>)
 800856e:	f000 b92d 	b.w	80087cc <__retarget_lock_release_recursive>
 8008572:	bf00      	nop
 8008574:	20001c11 	.word	0x20001c11

08008578 <__sinit>:
 8008578:	b510      	push	{r4, lr}
 800857a:	4604      	mov	r4, r0
 800857c:	f7ff fff0 	bl	8008560 <__sfp_lock_acquire>
 8008580:	6a23      	ldr	r3, [r4, #32]
 8008582:	b11b      	cbz	r3, 800858c <__sinit+0x14>
 8008584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008588:	f7ff bff0 	b.w	800856c <__sfp_lock_release>
 800858c:	4b04      	ldr	r3, [pc, #16]	@ (80085a0 <__sinit+0x28>)
 800858e:	6223      	str	r3, [r4, #32]
 8008590:	4b04      	ldr	r3, [pc, #16]	@ (80085a4 <__sinit+0x2c>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1f5      	bne.n	8008584 <__sinit+0xc>
 8008598:	f7ff ffc4 	bl	8008524 <global_stdio_init.part.0>
 800859c:	e7f2      	b.n	8008584 <__sinit+0xc>
 800859e:	bf00      	nop
 80085a0:	080084e5 	.word	0x080084e5
 80085a4:	20001c08 	.word	0x20001c08

080085a8 <_fwalk_sglue>:
 80085a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085ac:	4607      	mov	r7, r0
 80085ae:	4688      	mov	r8, r1
 80085b0:	4614      	mov	r4, r2
 80085b2:	2600      	movs	r6, #0
 80085b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085b8:	f1b9 0901 	subs.w	r9, r9, #1
 80085bc:	d505      	bpl.n	80085ca <_fwalk_sglue+0x22>
 80085be:	6824      	ldr	r4, [r4, #0]
 80085c0:	2c00      	cmp	r4, #0
 80085c2:	d1f7      	bne.n	80085b4 <_fwalk_sglue+0xc>
 80085c4:	4630      	mov	r0, r6
 80085c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ca:	89ab      	ldrh	r3, [r5, #12]
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d907      	bls.n	80085e0 <_fwalk_sglue+0x38>
 80085d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085d4:	3301      	adds	r3, #1
 80085d6:	d003      	beq.n	80085e0 <_fwalk_sglue+0x38>
 80085d8:	4629      	mov	r1, r5
 80085da:	4638      	mov	r0, r7
 80085dc:	47c0      	blx	r8
 80085de:	4306      	orrs	r6, r0
 80085e0:	3568      	adds	r5, #104	@ 0x68
 80085e2:	e7e9      	b.n	80085b8 <_fwalk_sglue+0x10>

080085e4 <sniprintf>:
 80085e4:	b40c      	push	{r2, r3}
 80085e6:	b530      	push	{r4, r5, lr}
 80085e8:	4b18      	ldr	r3, [pc, #96]	@ (800864c <sniprintf+0x68>)
 80085ea:	1e0c      	subs	r4, r1, #0
 80085ec:	681d      	ldr	r5, [r3, #0]
 80085ee:	b09d      	sub	sp, #116	@ 0x74
 80085f0:	da08      	bge.n	8008604 <sniprintf+0x20>
 80085f2:	238b      	movs	r3, #139	@ 0x8b
 80085f4:	602b      	str	r3, [r5, #0]
 80085f6:	f04f 30ff 	mov.w	r0, #4294967295
 80085fa:	b01d      	add	sp, #116	@ 0x74
 80085fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008600:	b002      	add	sp, #8
 8008602:	4770      	bx	lr
 8008604:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008608:	f8ad 3014 	strh.w	r3, [sp, #20]
 800860c:	f04f 0300 	mov.w	r3, #0
 8008610:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008612:	bf14      	ite	ne
 8008614:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008618:	4623      	moveq	r3, r4
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	9307      	str	r3, [sp, #28]
 800861e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008622:	9002      	str	r0, [sp, #8]
 8008624:	9006      	str	r0, [sp, #24]
 8008626:	f8ad 3016 	strh.w	r3, [sp, #22]
 800862a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800862c:	ab21      	add	r3, sp, #132	@ 0x84
 800862e:	a902      	add	r1, sp, #8
 8008630:	4628      	mov	r0, r5
 8008632:	9301      	str	r3, [sp, #4]
 8008634:	f000 fa54 	bl	8008ae0 <_svfiprintf_r>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	bfbc      	itt	lt
 800863c:	238b      	movlt	r3, #139	@ 0x8b
 800863e:	602b      	strlt	r3, [r5, #0]
 8008640:	2c00      	cmp	r4, #0
 8008642:	d0da      	beq.n	80085fa <sniprintf+0x16>
 8008644:	9b02      	ldr	r3, [sp, #8]
 8008646:	2200      	movs	r2, #0
 8008648:	701a      	strb	r2, [r3, #0]
 800864a:	e7d6      	b.n	80085fa <sniprintf+0x16>
 800864c:	2000001c 	.word	0x2000001c

08008650 <__sread>:
 8008650:	b510      	push	{r4, lr}
 8008652:	460c      	mov	r4, r1
 8008654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008658:	f000 f868 	bl	800872c <_read_r>
 800865c:	2800      	cmp	r0, #0
 800865e:	bfab      	itete	ge
 8008660:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008662:	89a3      	ldrhlt	r3, [r4, #12]
 8008664:	181b      	addge	r3, r3, r0
 8008666:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800866a:	bfac      	ite	ge
 800866c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800866e:	81a3      	strhlt	r3, [r4, #12]
 8008670:	bd10      	pop	{r4, pc}

08008672 <__swrite>:
 8008672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008676:	461f      	mov	r7, r3
 8008678:	898b      	ldrh	r3, [r1, #12]
 800867a:	05db      	lsls	r3, r3, #23
 800867c:	4605      	mov	r5, r0
 800867e:	460c      	mov	r4, r1
 8008680:	4616      	mov	r6, r2
 8008682:	d505      	bpl.n	8008690 <__swrite+0x1e>
 8008684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008688:	2302      	movs	r3, #2
 800868a:	2200      	movs	r2, #0
 800868c:	f000 f83c 	bl	8008708 <_lseek_r>
 8008690:	89a3      	ldrh	r3, [r4, #12]
 8008692:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008696:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800869a:	81a3      	strh	r3, [r4, #12]
 800869c:	4632      	mov	r2, r6
 800869e:	463b      	mov	r3, r7
 80086a0:	4628      	mov	r0, r5
 80086a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086a6:	f000 b853 	b.w	8008750 <_write_r>

080086aa <__sseek>:
 80086aa:	b510      	push	{r4, lr}
 80086ac:	460c      	mov	r4, r1
 80086ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b2:	f000 f829 	bl	8008708 <_lseek_r>
 80086b6:	1c43      	adds	r3, r0, #1
 80086b8:	89a3      	ldrh	r3, [r4, #12]
 80086ba:	bf15      	itete	ne
 80086bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80086be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80086c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80086c6:	81a3      	strheq	r3, [r4, #12]
 80086c8:	bf18      	it	ne
 80086ca:	81a3      	strhne	r3, [r4, #12]
 80086cc:	bd10      	pop	{r4, pc}

080086ce <__sclose>:
 80086ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d2:	f000 b809 	b.w	80086e8 <_close_r>

080086d6 <memset>:
 80086d6:	4402      	add	r2, r0
 80086d8:	4603      	mov	r3, r0
 80086da:	4293      	cmp	r3, r2
 80086dc:	d100      	bne.n	80086e0 <memset+0xa>
 80086de:	4770      	bx	lr
 80086e0:	f803 1b01 	strb.w	r1, [r3], #1
 80086e4:	e7f9      	b.n	80086da <memset+0x4>
	...

080086e8 <_close_r>:
 80086e8:	b538      	push	{r3, r4, r5, lr}
 80086ea:	4d06      	ldr	r5, [pc, #24]	@ (8008704 <_close_r+0x1c>)
 80086ec:	2300      	movs	r3, #0
 80086ee:	4604      	mov	r4, r0
 80086f0:	4608      	mov	r0, r1
 80086f2:	602b      	str	r3, [r5, #0]
 80086f4:	f7f8 ff86 	bl	8001604 <_close>
 80086f8:	1c43      	adds	r3, r0, #1
 80086fa:	d102      	bne.n	8008702 <_close_r+0x1a>
 80086fc:	682b      	ldr	r3, [r5, #0]
 80086fe:	b103      	cbz	r3, 8008702 <_close_r+0x1a>
 8008700:	6023      	str	r3, [r4, #0]
 8008702:	bd38      	pop	{r3, r4, r5, pc}
 8008704:	20001c0c 	.word	0x20001c0c

08008708 <_lseek_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4d07      	ldr	r5, [pc, #28]	@ (8008728 <_lseek_r+0x20>)
 800870c:	4604      	mov	r4, r0
 800870e:	4608      	mov	r0, r1
 8008710:	4611      	mov	r1, r2
 8008712:	2200      	movs	r2, #0
 8008714:	602a      	str	r2, [r5, #0]
 8008716:	461a      	mov	r2, r3
 8008718:	f7f8 ff9b 	bl	8001652 <_lseek>
 800871c:	1c43      	adds	r3, r0, #1
 800871e:	d102      	bne.n	8008726 <_lseek_r+0x1e>
 8008720:	682b      	ldr	r3, [r5, #0]
 8008722:	b103      	cbz	r3, 8008726 <_lseek_r+0x1e>
 8008724:	6023      	str	r3, [r4, #0]
 8008726:	bd38      	pop	{r3, r4, r5, pc}
 8008728:	20001c0c 	.word	0x20001c0c

0800872c <_read_r>:
 800872c:	b538      	push	{r3, r4, r5, lr}
 800872e:	4d07      	ldr	r5, [pc, #28]	@ (800874c <_read_r+0x20>)
 8008730:	4604      	mov	r4, r0
 8008732:	4608      	mov	r0, r1
 8008734:	4611      	mov	r1, r2
 8008736:	2200      	movs	r2, #0
 8008738:	602a      	str	r2, [r5, #0]
 800873a:	461a      	mov	r2, r3
 800873c:	f7f8 ff29 	bl	8001592 <_read>
 8008740:	1c43      	adds	r3, r0, #1
 8008742:	d102      	bne.n	800874a <_read_r+0x1e>
 8008744:	682b      	ldr	r3, [r5, #0]
 8008746:	b103      	cbz	r3, 800874a <_read_r+0x1e>
 8008748:	6023      	str	r3, [r4, #0]
 800874a:	bd38      	pop	{r3, r4, r5, pc}
 800874c:	20001c0c 	.word	0x20001c0c

08008750 <_write_r>:
 8008750:	b538      	push	{r3, r4, r5, lr}
 8008752:	4d07      	ldr	r5, [pc, #28]	@ (8008770 <_write_r+0x20>)
 8008754:	4604      	mov	r4, r0
 8008756:	4608      	mov	r0, r1
 8008758:	4611      	mov	r1, r2
 800875a:	2200      	movs	r2, #0
 800875c:	602a      	str	r2, [r5, #0]
 800875e:	461a      	mov	r2, r3
 8008760:	f7f8 ff34 	bl	80015cc <_write>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	d102      	bne.n	800876e <_write_r+0x1e>
 8008768:	682b      	ldr	r3, [r5, #0]
 800876a:	b103      	cbz	r3, 800876e <_write_r+0x1e>
 800876c:	6023      	str	r3, [r4, #0]
 800876e:	bd38      	pop	{r3, r4, r5, pc}
 8008770:	20001c0c 	.word	0x20001c0c

08008774 <__errno>:
 8008774:	4b01      	ldr	r3, [pc, #4]	@ (800877c <__errno+0x8>)
 8008776:	6818      	ldr	r0, [r3, #0]
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	2000001c 	.word	0x2000001c

08008780 <__libc_init_array>:
 8008780:	b570      	push	{r4, r5, r6, lr}
 8008782:	4d0d      	ldr	r5, [pc, #52]	@ (80087b8 <__libc_init_array+0x38>)
 8008784:	4c0d      	ldr	r4, [pc, #52]	@ (80087bc <__libc_init_array+0x3c>)
 8008786:	1b64      	subs	r4, r4, r5
 8008788:	10a4      	asrs	r4, r4, #2
 800878a:	2600      	movs	r6, #0
 800878c:	42a6      	cmp	r6, r4
 800878e:	d109      	bne.n	80087a4 <__libc_init_array+0x24>
 8008790:	4d0b      	ldr	r5, [pc, #44]	@ (80087c0 <__libc_init_array+0x40>)
 8008792:	4c0c      	ldr	r4, [pc, #48]	@ (80087c4 <__libc_init_array+0x44>)
 8008794:	f000 ffee 	bl	8009774 <_init>
 8008798:	1b64      	subs	r4, r4, r5
 800879a:	10a4      	asrs	r4, r4, #2
 800879c:	2600      	movs	r6, #0
 800879e:	42a6      	cmp	r6, r4
 80087a0:	d105      	bne.n	80087ae <__libc_init_array+0x2e>
 80087a2:	bd70      	pop	{r4, r5, r6, pc}
 80087a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80087a8:	4798      	blx	r3
 80087aa:	3601      	adds	r6, #1
 80087ac:	e7ee      	b.n	800878c <__libc_init_array+0xc>
 80087ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80087b2:	4798      	blx	r3
 80087b4:	3601      	adds	r6, #1
 80087b6:	e7f2      	b.n	800879e <__libc_init_array+0x1e>
 80087b8:	08009a84 	.word	0x08009a84
 80087bc:	08009a84 	.word	0x08009a84
 80087c0:	08009a84 	.word	0x08009a84
 80087c4:	08009a88 	.word	0x08009a88

080087c8 <__retarget_lock_init_recursive>:
 80087c8:	4770      	bx	lr

080087ca <__retarget_lock_acquire_recursive>:
 80087ca:	4770      	bx	lr

080087cc <__retarget_lock_release_recursive>:
 80087cc:	4770      	bx	lr

080087ce <memcpy>:
 80087ce:	440a      	add	r2, r1
 80087d0:	4291      	cmp	r1, r2
 80087d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80087d6:	d100      	bne.n	80087da <memcpy+0xc>
 80087d8:	4770      	bx	lr
 80087da:	b510      	push	{r4, lr}
 80087dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087e4:	4291      	cmp	r1, r2
 80087e6:	d1f9      	bne.n	80087dc <memcpy+0xe>
 80087e8:	bd10      	pop	{r4, pc}
	...

080087ec <__assert_func>:
 80087ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087ee:	4614      	mov	r4, r2
 80087f0:	461a      	mov	r2, r3
 80087f2:	4b09      	ldr	r3, [pc, #36]	@ (8008818 <__assert_func+0x2c>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4605      	mov	r5, r0
 80087f8:	68d8      	ldr	r0, [r3, #12]
 80087fa:	b14c      	cbz	r4, 8008810 <__assert_func+0x24>
 80087fc:	4b07      	ldr	r3, [pc, #28]	@ (800881c <__assert_func+0x30>)
 80087fe:	9100      	str	r1, [sp, #0]
 8008800:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008804:	4906      	ldr	r1, [pc, #24]	@ (8008820 <__assert_func+0x34>)
 8008806:	462b      	mov	r3, r5
 8008808:	f000 fc9e 	bl	8009148 <fiprintf>
 800880c:	f000 fcd8 	bl	80091c0 <abort>
 8008810:	4b04      	ldr	r3, [pc, #16]	@ (8008824 <__assert_func+0x38>)
 8008812:	461c      	mov	r4, r3
 8008814:	e7f3      	b.n	80087fe <__assert_func+0x12>
 8008816:	bf00      	nop
 8008818:	2000001c 	.word	0x2000001c
 800881c:	08009a0b 	.word	0x08009a0b
 8008820:	08009a18 	.word	0x08009a18
 8008824:	08009a46 	.word	0x08009a46

08008828 <_free_r>:
 8008828:	b538      	push	{r3, r4, r5, lr}
 800882a:	4605      	mov	r5, r0
 800882c:	2900      	cmp	r1, #0
 800882e:	d041      	beq.n	80088b4 <_free_r+0x8c>
 8008830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008834:	1f0c      	subs	r4, r1, #4
 8008836:	2b00      	cmp	r3, #0
 8008838:	bfb8      	it	lt
 800883a:	18e4      	addlt	r4, r4, r3
 800883c:	f000 f8e8 	bl	8008a10 <__malloc_lock>
 8008840:	4a1d      	ldr	r2, [pc, #116]	@ (80088b8 <_free_r+0x90>)
 8008842:	6813      	ldr	r3, [r2, #0]
 8008844:	b933      	cbnz	r3, 8008854 <_free_r+0x2c>
 8008846:	6063      	str	r3, [r4, #4]
 8008848:	6014      	str	r4, [r2, #0]
 800884a:	4628      	mov	r0, r5
 800884c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008850:	f000 b8e4 	b.w	8008a1c <__malloc_unlock>
 8008854:	42a3      	cmp	r3, r4
 8008856:	d908      	bls.n	800886a <_free_r+0x42>
 8008858:	6820      	ldr	r0, [r4, #0]
 800885a:	1821      	adds	r1, r4, r0
 800885c:	428b      	cmp	r3, r1
 800885e:	bf01      	itttt	eq
 8008860:	6819      	ldreq	r1, [r3, #0]
 8008862:	685b      	ldreq	r3, [r3, #4]
 8008864:	1809      	addeq	r1, r1, r0
 8008866:	6021      	streq	r1, [r4, #0]
 8008868:	e7ed      	b.n	8008846 <_free_r+0x1e>
 800886a:	461a      	mov	r2, r3
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	b10b      	cbz	r3, 8008874 <_free_r+0x4c>
 8008870:	42a3      	cmp	r3, r4
 8008872:	d9fa      	bls.n	800886a <_free_r+0x42>
 8008874:	6811      	ldr	r1, [r2, #0]
 8008876:	1850      	adds	r0, r2, r1
 8008878:	42a0      	cmp	r0, r4
 800887a:	d10b      	bne.n	8008894 <_free_r+0x6c>
 800887c:	6820      	ldr	r0, [r4, #0]
 800887e:	4401      	add	r1, r0
 8008880:	1850      	adds	r0, r2, r1
 8008882:	4283      	cmp	r3, r0
 8008884:	6011      	str	r1, [r2, #0]
 8008886:	d1e0      	bne.n	800884a <_free_r+0x22>
 8008888:	6818      	ldr	r0, [r3, #0]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	6053      	str	r3, [r2, #4]
 800888e:	4408      	add	r0, r1
 8008890:	6010      	str	r0, [r2, #0]
 8008892:	e7da      	b.n	800884a <_free_r+0x22>
 8008894:	d902      	bls.n	800889c <_free_r+0x74>
 8008896:	230c      	movs	r3, #12
 8008898:	602b      	str	r3, [r5, #0]
 800889a:	e7d6      	b.n	800884a <_free_r+0x22>
 800889c:	6820      	ldr	r0, [r4, #0]
 800889e:	1821      	adds	r1, r4, r0
 80088a0:	428b      	cmp	r3, r1
 80088a2:	bf04      	itt	eq
 80088a4:	6819      	ldreq	r1, [r3, #0]
 80088a6:	685b      	ldreq	r3, [r3, #4]
 80088a8:	6063      	str	r3, [r4, #4]
 80088aa:	bf04      	itt	eq
 80088ac:	1809      	addeq	r1, r1, r0
 80088ae:	6021      	streq	r1, [r4, #0]
 80088b0:	6054      	str	r4, [r2, #4]
 80088b2:	e7ca      	b.n	800884a <_free_r+0x22>
 80088b4:	bd38      	pop	{r3, r4, r5, pc}
 80088b6:	bf00      	nop
 80088b8:	20001c18 	.word	0x20001c18

080088bc <malloc>:
 80088bc:	4b02      	ldr	r3, [pc, #8]	@ (80088c8 <malloc+0xc>)
 80088be:	4601      	mov	r1, r0
 80088c0:	6818      	ldr	r0, [r3, #0]
 80088c2:	f000 b825 	b.w	8008910 <_malloc_r>
 80088c6:	bf00      	nop
 80088c8:	2000001c 	.word	0x2000001c

080088cc <sbrk_aligned>:
 80088cc:	b570      	push	{r4, r5, r6, lr}
 80088ce:	4e0f      	ldr	r6, [pc, #60]	@ (800890c <sbrk_aligned+0x40>)
 80088d0:	460c      	mov	r4, r1
 80088d2:	6831      	ldr	r1, [r6, #0]
 80088d4:	4605      	mov	r5, r0
 80088d6:	b911      	cbnz	r1, 80088de <sbrk_aligned+0x12>
 80088d8:	f000 fc62 	bl	80091a0 <_sbrk_r>
 80088dc:	6030      	str	r0, [r6, #0]
 80088de:	4621      	mov	r1, r4
 80088e0:	4628      	mov	r0, r5
 80088e2:	f000 fc5d 	bl	80091a0 <_sbrk_r>
 80088e6:	1c43      	adds	r3, r0, #1
 80088e8:	d103      	bne.n	80088f2 <sbrk_aligned+0x26>
 80088ea:	f04f 34ff 	mov.w	r4, #4294967295
 80088ee:	4620      	mov	r0, r4
 80088f0:	bd70      	pop	{r4, r5, r6, pc}
 80088f2:	1cc4      	adds	r4, r0, #3
 80088f4:	f024 0403 	bic.w	r4, r4, #3
 80088f8:	42a0      	cmp	r0, r4
 80088fa:	d0f8      	beq.n	80088ee <sbrk_aligned+0x22>
 80088fc:	1a21      	subs	r1, r4, r0
 80088fe:	4628      	mov	r0, r5
 8008900:	f000 fc4e 	bl	80091a0 <_sbrk_r>
 8008904:	3001      	adds	r0, #1
 8008906:	d1f2      	bne.n	80088ee <sbrk_aligned+0x22>
 8008908:	e7ef      	b.n	80088ea <sbrk_aligned+0x1e>
 800890a:	bf00      	nop
 800890c:	20001c14 	.word	0x20001c14

08008910 <_malloc_r>:
 8008910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008914:	1ccd      	adds	r5, r1, #3
 8008916:	f025 0503 	bic.w	r5, r5, #3
 800891a:	3508      	adds	r5, #8
 800891c:	2d0c      	cmp	r5, #12
 800891e:	bf38      	it	cc
 8008920:	250c      	movcc	r5, #12
 8008922:	2d00      	cmp	r5, #0
 8008924:	4606      	mov	r6, r0
 8008926:	db01      	blt.n	800892c <_malloc_r+0x1c>
 8008928:	42a9      	cmp	r1, r5
 800892a:	d904      	bls.n	8008936 <_malloc_r+0x26>
 800892c:	230c      	movs	r3, #12
 800892e:	6033      	str	r3, [r6, #0]
 8008930:	2000      	movs	r0, #0
 8008932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008936:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a0c <_malloc_r+0xfc>
 800893a:	f000 f869 	bl	8008a10 <__malloc_lock>
 800893e:	f8d8 3000 	ldr.w	r3, [r8]
 8008942:	461c      	mov	r4, r3
 8008944:	bb44      	cbnz	r4, 8008998 <_malloc_r+0x88>
 8008946:	4629      	mov	r1, r5
 8008948:	4630      	mov	r0, r6
 800894a:	f7ff ffbf 	bl	80088cc <sbrk_aligned>
 800894e:	1c43      	adds	r3, r0, #1
 8008950:	4604      	mov	r4, r0
 8008952:	d158      	bne.n	8008a06 <_malloc_r+0xf6>
 8008954:	f8d8 4000 	ldr.w	r4, [r8]
 8008958:	4627      	mov	r7, r4
 800895a:	2f00      	cmp	r7, #0
 800895c:	d143      	bne.n	80089e6 <_malloc_r+0xd6>
 800895e:	2c00      	cmp	r4, #0
 8008960:	d04b      	beq.n	80089fa <_malloc_r+0xea>
 8008962:	6823      	ldr	r3, [r4, #0]
 8008964:	4639      	mov	r1, r7
 8008966:	4630      	mov	r0, r6
 8008968:	eb04 0903 	add.w	r9, r4, r3
 800896c:	f000 fc18 	bl	80091a0 <_sbrk_r>
 8008970:	4581      	cmp	r9, r0
 8008972:	d142      	bne.n	80089fa <_malloc_r+0xea>
 8008974:	6821      	ldr	r1, [r4, #0]
 8008976:	1a6d      	subs	r5, r5, r1
 8008978:	4629      	mov	r1, r5
 800897a:	4630      	mov	r0, r6
 800897c:	f7ff ffa6 	bl	80088cc <sbrk_aligned>
 8008980:	3001      	adds	r0, #1
 8008982:	d03a      	beq.n	80089fa <_malloc_r+0xea>
 8008984:	6823      	ldr	r3, [r4, #0]
 8008986:	442b      	add	r3, r5
 8008988:	6023      	str	r3, [r4, #0]
 800898a:	f8d8 3000 	ldr.w	r3, [r8]
 800898e:	685a      	ldr	r2, [r3, #4]
 8008990:	bb62      	cbnz	r2, 80089ec <_malloc_r+0xdc>
 8008992:	f8c8 7000 	str.w	r7, [r8]
 8008996:	e00f      	b.n	80089b8 <_malloc_r+0xa8>
 8008998:	6822      	ldr	r2, [r4, #0]
 800899a:	1b52      	subs	r2, r2, r5
 800899c:	d420      	bmi.n	80089e0 <_malloc_r+0xd0>
 800899e:	2a0b      	cmp	r2, #11
 80089a0:	d917      	bls.n	80089d2 <_malloc_r+0xc2>
 80089a2:	1961      	adds	r1, r4, r5
 80089a4:	42a3      	cmp	r3, r4
 80089a6:	6025      	str	r5, [r4, #0]
 80089a8:	bf18      	it	ne
 80089aa:	6059      	strne	r1, [r3, #4]
 80089ac:	6863      	ldr	r3, [r4, #4]
 80089ae:	bf08      	it	eq
 80089b0:	f8c8 1000 	streq.w	r1, [r8]
 80089b4:	5162      	str	r2, [r4, r5]
 80089b6:	604b      	str	r3, [r1, #4]
 80089b8:	4630      	mov	r0, r6
 80089ba:	f000 f82f 	bl	8008a1c <__malloc_unlock>
 80089be:	f104 000b 	add.w	r0, r4, #11
 80089c2:	1d23      	adds	r3, r4, #4
 80089c4:	f020 0007 	bic.w	r0, r0, #7
 80089c8:	1ac2      	subs	r2, r0, r3
 80089ca:	bf1c      	itt	ne
 80089cc:	1a1b      	subne	r3, r3, r0
 80089ce:	50a3      	strne	r3, [r4, r2]
 80089d0:	e7af      	b.n	8008932 <_malloc_r+0x22>
 80089d2:	6862      	ldr	r2, [r4, #4]
 80089d4:	42a3      	cmp	r3, r4
 80089d6:	bf0c      	ite	eq
 80089d8:	f8c8 2000 	streq.w	r2, [r8]
 80089dc:	605a      	strne	r2, [r3, #4]
 80089de:	e7eb      	b.n	80089b8 <_malloc_r+0xa8>
 80089e0:	4623      	mov	r3, r4
 80089e2:	6864      	ldr	r4, [r4, #4]
 80089e4:	e7ae      	b.n	8008944 <_malloc_r+0x34>
 80089e6:	463c      	mov	r4, r7
 80089e8:	687f      	ldr	r7, [r7, #4]
 80089ea:	e7b6      	b.n	800895a <_malloc_r+0x4a>
 80089ec:	461a      	mov	r2, r3
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	42a3      	cmp	r3, r4
 80089f2:	d1fb      	bne.n	80089ec <_malloc_r+0xdc>
 80089f4:	2300      	movs	r3, #0
 80089f6:	6053      	str	r3, [r2, #4]
 80089f8:	e7de      	b.n	80089b8 <_malloc_r+0xa8>
 80089fa:	230c      	movs	r3, #12
 80089fc:	6033      	str	r3, [r6, #0]
 80089fe:	4630      	mov	r0, r6
 8008a00:	f000 f80c 	bl	8008a1c <__malloc_unlock>
 8008a04:	e794      	b.n	8008930 <_malloc_r+0x20>
 8008a06:	6005      	str	r5, [r0, #0]
 8008a08:	e7d6      	b.n	80089b8 <_malloc_r+0xa8>
 8008a0a:	bf00      	nop
 8008a0c:	20001c18 	.word	0x20001c18

08008a10 <__malloc_lock>:
 8008a10:	4801      	ldr	r0, [pc, #4]	@ (8008a18 <__malloc_lock+0x8>)
 8008a12:	f7ff beda 	b.w	80087ca <__retarget_lock_acquire_recursive>
 8008a16:	bf00      	nop
 8008a18:	20001c10 	.word	0x20001c10

08008a1c <__malloc_unlock>:
 8008a1c:	4801      	ldr	r0, [pc, #4]	@ (8008a24 <__malloc_unlock+0x8>)
 8008a1e:	f7ff bed5 	b.w	80087cc <__retarget_lock_release_recursive>
 8008a22:	bf00      	nop
 8008a24:	20001c10 	.word	0x20001c10

08008a28 <__ssputs_r>:
 8008a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a2c:	688e      	ldr	r6, [r1, #8]
 8008a2e:	461f      	mov	r7, r3
 8008a30:	42be      	cmp	r6, r7
 8008a32:	680b      	ldr	r3, [r1, #0]
 8008a34:	4682      	mov	sl, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	4690      	mov	r8, r2
 8008a3a:	d82d      	bhi.n	8008a98 <__ssputs_r+0x70>
 8008a3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008a44:	d026      	beq.n	8008a94 <__ssputs_r+0x6c>
 8008a46:	6965      	ldr	r5, [r4, #20]
 8008a48:	6909      	ldr	r1, [r1, #16]
 8008a4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a4e:	eba3 0901 	sub.w	r9, r3, r1
 8008a52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a56:	1c7b      	adds	r3, r7, #1
 8008a58:	444b      	add	r3, r9
 8008a5a:	106d      	asrs	r5, r5, #1
 8008a5c:	429d      	cmp	r5, r3
 8008a5e:	bf38      	it	cc
 8008a60:	461d      	movcc	r5, r3
 8008a62:	0553      	lsls	r3, r2, #21
 8008a64:	d527      	bpl.n	8008ab6 <__ssputs_r+0x8e>
 8008a66:	4629      	mov	r1, r5
 8008a68:	f7ff ff52 	bl	8008910 <_malloc_r>
 8008a6c:	4606      	mov	r6, r0
 8008a6e:	b360      	cbz	r0, 8008aca <__ssputs_r+0xa2>
 8008a70:	6921      	ldr	r1, [r4, #16]
 8008a72:	464a      	mov	r2, r9
 8008a74:	f7ff feab 	bl	80087ce <memcpy>
 8008a78:	89a3      	ldrh	r3, [r4, #12]
 8008a7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a82:	81a3      	strh	r3, [r4, #12]
 8008a84:	6126      	str	r6, [r4, #16]
 8008a86:	6165      	str	r5, [r4, #20]
 8008a88:	444e      	add	r6, r9
 8008a8a:	eba5 0509 	sub.w	r5, r5, r9
 8008a8e:	6026      	str	r6, [r4, #0]
 8008a90:	60a5      	str	r5, [r4, #8]
 8008a92:	463e      	mov	r6, r7
 8008a94:	42be      	cmp	r6, r7
 8008a96:	d900      	bls.n	8008a9a <__ssputs_r+0x72>
 8008a98:	463e      	mov	r6, r7
 8008a9a:	6820      	ldr	r0, [r4, #0]
 8008a9c:	4632      	mov	r2, r6
 8008a9e:	4641      	mov	r1, r8
 8008aa0:	f000 fb64 	bl	800916c <memmove>
 8008aa4:	68a3      	ldr	r3, [r4, #8]
 8008aa6:	1b9b      	subs	r3, r3, r6
 8008aa8:	60a3      	str	r3, [r4, #8]
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	4433      	add	r3, r6
 8008aae:	6023      	str	r3, [r4, #0]
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab6:	462a      	mov	r2, r5
 8008ab8:	f000 fb89 	bl	80091ce <_realloc_r>
 8008abc:	4606      	mov	r6, r0
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	d1e0      	bne.n	8008a84 <__ssputs_r+0x5c>
 8008ac2:	6921      	ldr	r1, [r4, #16]
 8008ac4:	4650      	mov	r0, sl
 8008ac6:	f7ff feaf 	bl	8008828 <_free_r>
 8008aca:	230c      	movs	r3, #12
 8008acc:	f8ca 3000 	str.w	r3, [sl]
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ad6:	81a3      	strh	r3, [r4, #12]
 8008ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8008adc:	e7e9      	b.n	8008ab2 <__ssputs_r+0x8a>
	...

08008ae0 <_svfiprintf_r>:
 8008ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae4:	4698      	mov	r8, r3
 8008ae6:	898b      	ldrh	r3, [r1, #12]
 8008ae8:	061b      	lsls	r3, r3, #24
 8008aea:	b09d      	sub	sp, #116	@ 0x74
 8008aec:	4607      	mov	r7, r0
 8008aee:	460d      	mov	r5, r1
 8008af0:	4614      	mov	r4, r2
 8008af2:	d510      	bpl.n	8008b16 <_svfiprintf_r+0x36>
 8008af4:	690b      	ldr	r3, [r1, #16]
 8008af6:	b973      	cbnz	r3, 8008b16 <_svfiprintf_r+0x36>
 8008af8:	2140      	movs	r1, #64	@ 0x40
 8008afa:	f7ff ff09 	bl	8008910 <_malloc_r>
 8008afe:	6028      	str	r0, [r5, #0]
 8008b00:	6128      	str	r0, [r5, #16]
 8008b02:	b930      	cbnz	r0, 8008b12 <_svfiprintf_r+0x32>
 8008b04:	230c      	movs	r3, #12
 8008b06:	603b      	str	r3, [r7, #0]
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0c:	b01d      	add	sp, #116	@ 0x74
 8008b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b12:	2340      	movs	r3, #64	@ 0x40
 8008b14:	616b      	str	r3, [r5, #20]
 8008b16:	2300      	movs	r3, #0
 8008b18:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b1a:	2320      	movs	r3, #32
 8008b1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b20:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b24:	2330      	movs	r3, #48	@ 0x30
 8008b26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008cc4 <_svfiprintf_r+0x1e4>
 8008b2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b2e:	f04f 0901 	mov.w	r9, #1
 8008b32:	4623      	mov	r3, r4
 8008b34:	469a      	mov	sl, r3
 8008b36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b3a:	b10a      	cbz	r2, 8008b40 <_svfiprintf_r+0x60>
 8008b3c:	2a25      	cmp	r2, #37	@ 0x25
 8008b3e:	d1f9      	bne.n	8008b34 <_svfiprintf_r+0x54>
 8008b40:	ebba 0b04 	subs.w	fp, sl, r4
 8008b44:	d00b      	beq.n	8008b5e <_svfiprintf_r+0x7e>
 8008b46:	465b      	mov	r3, fp
 8008b48:	4622      	mov	r2, r4
 8008b4a:	4629      	mov	r1, r5
 8008b4c:	4638      	mov	r0, r7
 8008b4e:	f7ff ff6b 	bl	8008a28 <__ssputs_r>
 8008b52:	3001      	adds	r0, #1
 8008b54:	f000 80a7 	beq.w	8008ca6 <_svfiprintf_r+0x1c6>
 8008b58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b5a:	445a      	add	r2, fp
 8008b5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f000 809f 	beq.w	8008ca6 <_svfiprintf_r+0x1c6>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b72:	f10a 0a01 	add.w	sl, sl, #1
 8008b76:	9304      	str	r3, [sp, #16]
 8008b78:	9307      	str	r3, [sp, #28]
 8008b7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b80:	4654      	mov	r4, sl
 8008b82:	2205      	movs	r2, #5
 8008b84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b88:	484e      	ldr	r0, [pc, #312]	@ (8008cc4 <_svfiprintf_r+0x1e4>)
 8008b8a:	f7f7 fb29 	bl	80001e0 <memchr>
 8008b8e:	9a04      	ldr	r2, [sp, #16]
 8008b90:	b9d8      	cbnz	r0, 8008bca <_svfiprintf_r+0xea>
 8008b92:	06d0      	lsls	r0, r2, #27
 8008b94:	bf44      	itt	mi
 8008b96:	2320      	movmi	r3, #32
 8008b98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b9c:	0711      	lsls	r1, r2, #28
 8008b9e:	bf44      	itt	mi
 8008ba0:	232b      	movmi	r3, #43	@ 0x2b
 8008ba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ba6:	f89a 3000 	ldrb.w	r3, [sl]
 8008baa:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bac:	d015      	beq.n	8008bda <_svfiprintf_r+0xfa>
 8008bae:	9a07      	ldr	r2, [sp, #28]
 8008bb0:	4654      	mov	r4, sl
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	f04f 0c0a 	mov.w	ip, #10
 8008bb8:	4621      	mov	r1, r4
 8008bba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bbe:	3b30      	subs	r3, #48	@ 0x30
 8008bc0:	2b09      	cmp	r3, #9
 8008bc2:	d94b      	bls.n	8008c5c <_svfiprintf_r+0x17c>
 8008bc4:	b1b0      	cbz	r0, 8008bf4 <_svfiprintf_r+0x114>
 8008bc6:	9207      	str	r2, [sp, #28]
 8008bc8:	e014      	b.n	8008bf4 <_svfiprintf_r+0x114>
 8008bca:	eba0 0308 	sub.w	r3, r0, r8
 8008bce:	fa09 f303 	lsl.w	r3, r9, r3
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	9304      	str	r3, [sp, #16]
 8008bd6:	46a2      	mov	sl, r4
 8008bd8:	e7d2      	b.n	8008b80 <_svfiprintf_r+0xa0>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	1d19      	adds	r1, r3, #4
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	9103      	str	r1, [sp, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	bfbb      	ittet	lt
 8008be6:	425b      	neglt	r3, r3
 8008be8:	f042 0202 	orrlt.w	r2, r2, #2
 8008bec:	9307      	strge	r3, [sp, #28]
 8008bee:	9307      	strlt	r3, [sp, #28]
 8008bf0:	bfb8      	it	lt
 8008bf2:	9204      	strlt	r2, [sp, #16]
 8008bf4:	7823      	ldrb	r3, [r4, #0]
 8008bf6:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bf8:	d10a      	bne.n	8008c10 <_svfiprintf_r+0x130>
 8008bfa:	7863      	ldrb	r3, [r4, #1]
 8008bfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bfe:	d132      	bne.n	8008c66 <_svfiprintf_r+0x186>
 8008c00:	9b03      	ldr	r3, [sp, #12]
 8008c02:	1d1a      	adds	r2, r3, #4
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	9203      	str	r2, [sp, #12]
 8008c08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c0c:	3402      	adds	r4, #2
 8008c0e:	9305      	str	r3, [sp, #20]
 8008c10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008cd4 <_svfiprintf_r+0x1f4>
 8008c14:	7821      	ldrb	r1, [r4, #0]
 8008c16:	2203      	movs	r2, #3
 8008c18:	4650      	mov	r0, sl
 8008c1a:	f7f7 fae1 	bl	80001e0 <memchr>
 8008c1e:	b138      	cbz	r0, 8008c30 <_svfiprintf_r+0x150>
 8008c20:	9b04      	ldr	r3, [sp, #16]
 8008c22:	eba0 000a 	sub.w	r0, r0, sl
 8008c26:	2240      	movs	r2, #64	@ 0x40
 8008c28:	4082      	lsls	r2, r0
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	3401      	adds	r4, #1
 8008c2e:	9304      	str	r3, [sp, #16]
 8008c30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c34:	4824      	ldr	r0, [pc, #144]	@ (8008cc8 <_svfiprintf_r+0x1e8>)
 8008c36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c3a:	2206      	movs	r2, #6
 8008c3c:	f7f7 fad0 	bl	80001e0 <memchr>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d036      	beq.n	8008cb2 <_svfiprintf_r+0x1d2>
 8008c44:	4b21      	ldr	r3, [pc, #132]	@ (8008ccc <_svfiprintf_r+0x1ec>)
 8008c46:	bb1b      	cbnz	r3, 8008c90 <_svfiprintf_r+0x1b0>
 8008c48:	9b03      	ldr	r3, [sp, #12]
 8008c4a:	3307      	adds	r3, #7
 8008c4c:	f023 0307 	bic.w	r3, r3, #7
 8008c50:	3308      	adds	r3, #8
 8008c52:	9303      	str	r3, [sp, #12]
 8008c54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c56:	4433      	add	r3, r6
 8008c58:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c5a:	e76a      	b.n	8008b32 <_svfiprintf_r+0x52>
 8008c5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c60:	460c      	mov	r4, r1
 8008c62:	2001      	movs	r0, #1
 8008c64:	e7a8      	b.n	8008bb8 <_svfiprintf_r+0xd8>
 8008c66:	2300      	movs	r3, #0
 8008c68:	3401      	adds	r4, #1
 8008c6a:	9305      	str	r3, [sp, #20]
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	f04f 0c0a 	mov.w	ip, #10
 8008c72:	4620      	mov	r0, r4
 8008c74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c78:	3a30      	subs	r2, #48	@ 0x30
 8008c7a:	2a09      	cmp	r2, #9
 8008c7c:	d903      	bls.n	8008c86 <_svfiprintf_r+0x1a6>
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0c6      	beq.n	8008c10 <_svfiprintf_r+0x130>
 8008c82:	9105      	str	r1, [sp, #20]
 8008c84:	e7c4      	b.n	8008c10 <_svfiprintf_r+0x130>
 8008c86:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e7f0      	b.n	8008c72 <_svfiprintf_r+0x192>
 8008c90:	ab03      	add	r3, sp, #12
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	462a      	mov	r2, r5
 8008c96:	4b0e      	ldr	r3, [pc, #56]	@ (8008cd0 <_svfiprintf_r+0x1f0>)
 8008c98:	a904      	add	r1, sp, #16
 8008c9a:	4638      	mov	r0, r7
 8008c9c:	f3af 8000 	nop.w
 8008ca0:	1c42      	adds	r2, r0, #1
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	d1d6      	bne.n	8008c54 <_svfiprintf_r+0x174>
 8008ca6:	89ab      	ldrh	r3, [r5, #12]
 8008ca8:	065b      	lsls	r3, r3, #25
 8008caa:	f53f af2d 	bmi.w	8008b08 <_svfiprintf_r+0x28>
 8008cae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cb0:	e72c      	b.n	8008b0c <_svfiprintf_r+0x2c>
 8008cb2:	ab03      	add	r3, sp, #12
 8008cb4:	9300      	str	r3, [sp, #0]
 8008cb6:	462a      	mov	r2, r5
 8008cb8:	4b05      	ldr	r3, [pc, #20]	@ (8008cd0 <_svfiprintf_r+0x1f0>)
 8008cba:	a904      	add	r1, sp, #16
 8008cbc:	4638      	mov	r0, r7
 8008cbe:	f000 f879 	bl	8008db4 <_printf_i>
 8008cc2:	e7ed      	b.n	8008ca0 <_svfiprintf_r+0x1c0>
 8008cc4:	08009a47 	.word	0x08009a47
 8008cc8:	08009a51 	.word	0x08009a51
 8008ccc:	00000000 	.word	0x00000000
 8008cd0:	08008a29 	.word	0x08008a29
 8008cd4:	08009a4d 	.word	0x08009a4d

08008cd8 <_printf_common>:
 8008cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cdc:	4616      	mov	r6, r2
 8008cde:	4698      	mov	r8, r3
 8008ce0:	688a      	ldr	r2, [r1, #8]
 8008ce2:	690b      	ldr	r3, [r1, #16]
 8008ce4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	bfb8      	it	lt
 8008cec:	4613      	movlt	r3, r2
 8008cee:	6033      	str	r3, [r6, #0]
 8008cf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008cf4:	4607      	mov	r7, r0
 8008cf6:	460c      	mov	r4, r1
 8008cf8:	b10a      	cbz	r2, 8008cfe <_printf_common+0x26>
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	6033      	str	r3, [r6, #0]
 8008cfe:	6823      	ldr	r3, [r4, #0]
 8008d00:	0699      	lsls	r1, r3, #26
 8008d02:	bf42      	ittt	mi
 8008d04:	6833      	ldrmi	r3, [r6, #0]
 8008d06:	3302      	addmi	r3, #2
 8008d08:	6033      	strmi	r3, [r6, #0]
 8008d0a:	6825      	ldr	r5, [r4, #0]
 8008d0c:	f015 0506 	ands.w	r5, r5, #6
 8008d10:	d106      	bne.n	8008d20 <_printf_common+0x48>
 8008d12:	f104 0a19 	add.w	sl, r4, #25
 8008d16:	68e3      	ldr	r3, [r4, #12]
 8008d18:	6832      	ldr	r2, [r6, #0]
 8008d1a:	1a9b      	subs	r3, r3, r2
 8008d1c:	42ab      	cmp	r3, r5
 8008d1e:	dc26      	bgt.n	8008d6e <_printf_common+0x96>
 8008d20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d24:	6822      	ldr	r2, [r4, #0]
 8008d26:	3b00      	subs	r3, #0
 8008d28:	bf18      	it	ne
 8008d2a:	2301      	movne	r3, #1
 8008d2c:	0692      	lsls	r2, r2, #26
 8008d2e:	d42b      	bmi.n	8008d88 <_printf_common+0xb0>
 8008d30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d34:	4641      	mov	r1, r8
 8008d36:	4638      	mov	r0, r7
 8008d38:	47c8      	blx	r9
 8008d3a:	3001      	adds	r0, #1
 8008d3c:	d01e      	beq.n	8008d7c <_printf_common+0xa4>
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	6922      	ldr	r2, [r4, #16]
 8008d42:	f003 0306 	and.w	r3, r3, #6
 8008d46:	2b04      	cmp	r3, #4
 8008d48:	bf02      	ittt	eq
 8008d4a:	68e5      	ldreq	r5, [r4, #12]
 8008d4c:	6833      	ldreq	r3, [r6, #0]
 8008d4e:	1aed      	subeq	r5, r5, r3
 8008d50:	68a3      	ldr	r3, [r4, #8]
 8008d52:	bf0c      	ite	eq
 8008d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d58:	2500      	movne	r5, #0
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	bfc4      	itt	gt
 8008d5e:	1a9b      	subgt	r3, r3, r2
 8008d60:	18ed      	addgt	r5, r5, r3
 8008d62:	2600      	movs	r6, #0
 8008d64:	341a      	adds	r4, #26
 8008d66:	42b5      	cmp	r5, r6
 8008d68:	d11a      	bne.n	8008da0 <_printf_common+0xc8>
 8008d6a:	2000      	movs	r0, #0
 8008d6c:	e008      	b.n	8008d80 <_printf_common+0xa8>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	4652      	mov	r2, sl
 8008d72:	4641      	mov	r1, r8
 8008d74:	4638      	mov	r0, r7
 8008d76:	47c8      	blx	r9
 8008d78:	3001      	adds	r0, #1
 8008d7a:	d103      	bne.n	8008d84 <_printf_common+0xac>
 8008d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d84:	3501      	adds	r5, #1
 8008d86:	e7c6      	b.n	8008d16 <_printf_common+0x3e>
 8008d88:	18e1      	adds	r1, r4, r3
 8008d8a:	1c5a      	adds	r2, r3, #1
 8008d8c:	2030      	movs	r0, #48	@ 0x30
 8008d8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008d92:	4422      	add	r2, r4
 8008d94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008d98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008d9c:	3302      	adds	r3, #2
 8008d9e:	e7c7      	b.n	8008d30 <_printf_common+0x58>
 8008da0:	2301      	movs	r3, #1
 8008da2:	4622      	mov	r2, r4
 8008da4:	4641      	mov	r1, r8
 8008da6:	4638      	mov	r0, r7
 8008da8:	47c8      	blx	r9
 8008daa:	3001      	adds	r0, #1
 8008dac:	d0e6      	beq.n	8008d7c <_printf_common+0xa4>
 8008dae:	3601      	adds	r6, #1
 8008db0:	e7d9      	b.n	8008d66 <_printf_common+0x8e>
	...

08008db4 <_printf_i>:
 8008db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008db8:	7e0f      	ldrb	r7, [r1, #24]
 8008dba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008dbc:	2f78      	cmp	r7, #120	@ 0x78
 8008dbe:	4691      	mov	r9, r2
 8008dc0:	4680      	mov	r8, r0
 8008dc2:	460c      	mov	r4, r1
 8008dc4:	469a      	mov	sl, r3
 8008dc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008dca:	d807      	bhi.n	8008ddc <_printf_i+0x28>
 8008dcc:	2f62      	cmp	r7, #98	@ 0x62
 8008dce:	d80a      	bhi.n	8008de6 <_printf_i+0x32>
 8008dd0:	2f00      	cmp	r7, #0
 8008dd2:	f000 80d1 	beq.w	8008f78 <_printf_i+0x1c4>
 8008dd6:	2f58      	cmp	r7, #88	@ 0x58
 8008dd8:	f000 80b8 	beq.w	8008f4c <_printf_i+0x198>
 8008ddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008de0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008de4:	e03a      	b.n	8008e5c <_printf_i+0xa8>
 8008de6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008dea:	2b15      	cmp	r3, #21
 8008dec:	d8f6      	bhi.n	8008ddc <_printf_i+0x28>
 8008dee:	a101      	add	r1, pc, #4	@ (adr r1, 8008df4 <_printf_i+0x40>)
 8008df0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008df4:	08008e4d 	.word	0x08008e4d
 8008df8:	08008e61 	.word	0x08008e61
 8008dfc:	08008ddd 	.word	0x08008ddd
 8008e00:	08008ddd 	.word	0x08008ddd
 8008e04:	08008ddd 	.word	0x08008ddd
 8008e08:	08008ddd 	.word	0x08008ddd
 8008e0c:	08008e61 	.word	0x08008e61
 8008e10:	08008ddd 	.word	0x08008ddd
 8008e14:	08008ddd 	.word	0x08008ddd
 8008e18:	08008ddd 	.word	0x08008ddd
 8008e1c:	08008ddd 	.word	0x08008ddd
 8008e20:	08008f5f 	.word	0x08008f5f
 8008e24:	08008e8b 	.word	0x08008e8b
 8008e28:	08008f19 	.word	0x08008f19
 8008e2c:	08008ddd 	.word	0x08008ddd
 8008e30:	08008ddd 	.word	0x08008ddd
 8008e34:	08008f81 	.word	0x08008f81
 8008e38:	08008ddd 	.word	0x08008ddd
 8008e3c:	08008e8b 	.word	0x08008e8b
 8008e40:	08008ddd 	.word	0x08008ddd
 8008e44:	08008ddd 	.word	0x08008ddd
 8008e48:	08008f21 	.word	0x08008f21
 8008e4c:	6833      	ldr	r3, [r6, #0]
 8008e4e:	1d1a      	adds	r2, r3, #4
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	6032      	str	r2, [r6, #0]
 8008e54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	e09c      	b.n	8008f9a <_printf_i+0x1e6>
 8008e60:	6833      	ldr	r3, [r6, #0]
 8008e62:	6820      	ldr	r0, [r4, #0]
 8008e64:	1d19      	adds	r1, r3, #4
 8008e66:	6031      	str	r1, [r6, #0]
 8008e68:	0606      	lsls	r6, r0, #24
 8008e6a:	d501      	bpl.n	8008e70 <_printf_i+0xbc>
 8008e6c:	681d      	ldr	r5, [r3, #0]
 8008e6e:	e003      	b.n	8008e78 <_printf_i+0xc4>
 8008e70:	0645      	lsls	r5, r0, #25
 8008e72:	d5fb      	bpl.n	8008e6c <_printf_i+0xb8>
 8008e74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e78:	2d00      	cmp	r5, #0
 8008e7a:	da03      	bge.n	8008e84 <_printf_i+0xd0>
 8008e7c:	232d      	movs	r3, #45	@ 0x2d
 8008e7e:	426d      	negs	r5, r5
 8008e80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e84:	4858      	ldr	r0, [pc, #352]	@ (8008fe8 <_printf_i+0x234>)
 8008e86:	230a      	movs	r3, #10
 8008e88:	e011      	b.n	8008eae <_printf_i+0xfa>
 8008e8a:	6821      	ldr	r1, [r4, #0]
 8008e8c:	6833      	ldr	r3, [r6, #0]
 8008e8e:	0608      	lsls	r0, r1, #24
 8008e90:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e94:	d402      	bmi.n	8008e9c <_printf_i+0xe8>
 8008e96:	0649      	lsls	r1, r1, #25
 8008e98:	bf48      	it	mi
 8008e9a:	b2ad      	uxthmi	r5, r5
 8008e9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008e9e:	4852      	ldr	r0, [pc, #328]	@ (8008fe8 <_printf_i+0x234>)
 8008ea0:	6033      	str	r3, [r6, #0]
 8008ea2:	bf14      	ite	ne
 8008ea4:	230a      	movne	r3, #10
 8008ea6:	2308      	moveq	r3, #8
 8008ea8:	2100      	movs	r1, #0
 8008eaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008eae:	6866      	ldr	r6, [r4, #4]
 8008eb0:	60a6      	str	r6, [r4, #8]
 8008eb2:	2e00      	cmp	r6, #0
 8008eb4:	db05      	blt.n	8008ec2 <_printf_i+0x10e>
 8008eb6:	6821      	ldr	r1, [r4, #0]
 8008eb8:	432e      	orrs	r6, r5
 8008eba:	f021 0104 	bic.w	r1, r1, #4
 8008ebe:	6021      	str	r1, [r4, #0]
 8008ec0:	d04b      	beq.n	8008f5a <_printf_i+0x1a6>
 8008ec2:	4616      	mov	r6, r2
 8008ec4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ec8:	fb03 5711 	mls	r7, r3, r1, r5
 8008ecc:	5dc7      	ldrb	r7, [r0, r7]
 8008ece:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ed2:	462f      	mov	r7, r5
 8008ed4:	42bb      	cmp	r3, r7
 8008ed6:	460d      	mov	r5, r1
 8008ed8:	d9f4      	bls.n	8008ec4 <_printf_i+0x110>
 8008eda:	2b08      	cmp	r3, #8
 8008edc:	d10b      	bne.n	8008ef6 <_printf_i+0x142>
 8008ede:	6823      	ldr	r3, [r4, #0]
 8008ee0:	07df      	lsls	r7, r3, #31
 8008ee2:	d508      	bpl.n	8008ef6 <_printf_i+0x142>
 8008ee4:	6923      	ldr	r3, [r4, #16]
 8008ee6:	6861      	ldr	r1, [r4, #4]
 8008ee8:	4299      	cmp	r1, r3
 8008eea:	bfde      	ittt	le
 8008eec:	2330      	movle	r3, #48	@ 0x30
 8008eee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ef2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ef6:	1b92      	subs	r2, r2, r6
 8008ef8:	6122      	str	r2, [r4, #16]
 8008efa:	f8cd a000 	str.w	sl, [sp]
 8008efe:	464b      	mov	r3, r9
 8008f00:	aa03      	add	r2, sp, #12
 8008f02:	4621      	mov	r1, r4
 8008f04:	4640      	mov	r0, r8
 8008f06:	f7ff fee7 	bl	8008cd8 <_printf_common>
 8008f0a:	3001      	adds	r0, #1
 8008f0c:	d14a      	bne.n	8008fa4 <_printf_i+0x1f0>
 8008f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f12:	b004      	add	sp, #16
 8008f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f18:	6823      	ldr	r3, [r4, #0]
 8008f1a:	f043 0320 	orr.w	r3, r3, #32
 8008f1e:	6023      	str	r3, [r4, #0]
 8008f20:	4832      	ldr	r0, [pc, #200]	@ (8008fec <_printf_i+0x238>)
 8008f22:	2778      	movs	r7, #120	@ 0x78
 8008f24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	6831      	ldr	r1, [r6, #0]
 8008f2c:	061f      	lsls	r7, r3, #24
 8008f2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f32:	d402      	bmi.n	8008f3a <_printf_i+0x186>
 8008f34:	065f      	lsls	r7, r3, #25
 8008f36:	bf48      	it	mi
 8008f38:	b2ad      	uxthmi	r5, r5
 8008f3a:	6031      	str	r1, [r6, #0]
 8008f3c:	07d9      	lsls	r1, r3, #31
 8008f3e:	bf44      	itt	mi
 8008f40:	f043 0320 	orrmi.w	r3, r3, #32
 8008f44:	6023      	strmi	r3, [r4, #0]
 8008f46:	b11d      	cbz	r5, 8008f50 <_printf_i+0x19c>
 8008f48:	2310      	movs	r3, #16
 8008f4a:	e7ad      	b.n	8008ea8 <_printf_i+0xf4>
 8008f4c:	4826      	ldr	r0, [pc, #152]	@ (8008fe8 <_printf_i+0x234>)
 8008f4e:	e7e9      	b.n	8008f24 <_printf_i+0x170>
 8008f50:	6823      	ldr	r3, [r4, #0]
 8008f52:	f023 0320 	bic.w	r3, r3, #32
 8008f56:	6023      	str	r3, [r4, #0]
 8008f58:	e7f6      	b.n	8008f48 <_printf_i+0x194>
 8008f5a:	4616      	mov	r6, r2
 8008f5c:	e7bd      	b.n	8008eda <_printf_i+0x126>
 8008f5e:	6833      	ldr	r3, [r6, #0]
 8008f60:	6825      	ldr	r5, [r4, #0]
 8008f62:	6961      	ldr	r1, [r4, #20]
 8008f64:	1d18      	adds	r0, r3, #4
 8008f66:	6030      	str	r0, [r6, #0]
 8008f68:	062e      	lsls	r6, r5, #24
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	d501      	bpl.n	8008f72 <_printf_i+0x1be>
 8008f6e:	6019      	str	r1, [r3, #0]
 8008f70:	e002      	b.n	8008f78 <_printf_i+0x1c4>
 8008f72:	0668      	lsls	r0, r5, #25
 8008f74:	d5fb      	bpl.n	8008f6e <_printf_i+0x1ba>
 8008f76:	8019      	strh	r1, [r3, #0]
 8008f78:	2300      	movs	r3, #0
 8008f7a:	6123      	str	r3, [r4, #16]
 8008f7c:	4616      	mov	r6, r2
 8008f7e:	e7bc      	b.n	8008efa <_printf_i+0x146>
 8008f80:	6833      	ldr	r3, [r6, #0]
 8008f82:	1d1a      	adds	r2, r3, #4
 8008f84:	6032      	str	r2, [r6, #0]
 8008f86:	681e      	ldr	r6, [r3, #0]
 8008f88:	6862      	ldr	r2, [r4, #4]
 8008f8a:	2100      	movs	r1, #0
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7f7 f927 	bl	80001e0 <memchr>
 8008f92:	b108      	cbz	r0, 8008f98 <_printf_i+0x1e4>
 8008f94:	1b80      	subs	r0, r0, r6
 8008f96:	6060      	str	r0, [r4, #4]
 8008f98:	6863      	ldr	r3, [r4, #4]
 8008f9a:	6123      	str	r3, [r4, #16]
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fa2:	e7aa      	b.n	8008efa <_printf_i+0x146>
 8008fa4:	6923      	ldr	r3, [r4, #16]
 8008fa6:	4632      	mov	r2, r6
 8008fa8:	4649      	mov	r1, r9
 8008faa:	4640      	mov	r0, r8
 8008fac:	47d0      	blx	sl
 8008fae:	3001      	adds	r0, #1
 8008fb0:	d0ad      	beq.n	8008f0e <_printf_i+0x15a>
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	079b      	lsls	r3, r3, #30
 8008fb6:	d413      	bmi.n	8008fe0 <_printf_i+0x22c>
 8008fb8:	68e0      	ldr	r0, [r4, #12]
 8008fba:	9b03      	ldr	r3, [sp, #12]
 8008fbc:	4298      	cmp	r0, r3
 8008fbe:	bfb8      	it	lt
 8008fc0:	4618      	movlt	r0, r3
 8008fc2:	e7a6      	b.n	8008f12 <_printf_i+0x15e>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	4632      	mov	r2, r6
 8008fc8:	4649      	mov	r1, r9
 8008fca:	4640      	mov	r0, r8
 8008fcc:	47d0      	blx	sl
 8008fce:	3001      	adds	r0, #1
 8008fd0:	d09d      	beq.n	8008f0e <_printf_i+0x15a>
 8008fd2:	3501      	adds	r5, #1
 8008fd4:	68e3      	ldr	r3, [r4, #12]
 8008fd6:	9903      	ldr	r1, [sp, #12]
 8008fd8:	1a5b      	subs	r3, r3, r1
 8008fda:	42ab      	cmp	r3, r5
 8008fdc:	dcf2      	bgt.n	8008fc4 <_printf_i+0x210>
 8008fde:	e7eb      	b.n	8008fb8 <_printf_i+0x204>
 8008fe0:	2500      	movs	r5, #0
 8008fe2:	f104 0619 	add.w	r6, r4, #25
 8008fe6:	e7f5      	b.n	8008fd4 <_printf_i+0x220>
 8008fe8:	08009a58 	.word	0x08009a58
 8008fec:	08009a69 	.word	0x08009a69

08008ff0 <__sflush_r>:
 8008ff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff8:	0716      	lsls	r6, r2, #28
 8008ffa:	4605      	mov	r5, r0
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	d454      	bmi.n	80090aa <__sflush_r+0xba>
 8009000:	684b      	ldr	r3, [r1, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	dc02      	bgt.n	800900c <__sflush_r+0x1c>
 8009006:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009008:	2b00      	cmp	r3, #0
 800900a:	dd48      	ble.n	800909e <__sflush_r+0xae>
 800900c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800900e:	2e00      	cmp	r6, #0
 8009010:	d045      	beq.n	800909e <__sflush_r+0xae>
 8009012:	2300      	movs	r3, #0
 8009014:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009018:	682f      	ldr	r7, [r5, #0]
 800901a:	6a21      	ldr	r1, [r4, #32]
 800901c:	602b      	str	r3, [r5, #0]
 800901e:	d030      	beq.n	8009082 <__sflush_r+0x92>
 8009020:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009022:	89a3      	ldrh	r3, [r4, #12]
 8009024:	0759      	lsls	r1, r3, #29
 8009026:	d505      	bpl.n	8009034 <__sflush_r+0x44>
 8009028:	6863      	ldr	r3, [r4, #4]
 800902a:	1ad2      	subs	r2, r2, r3
 800902c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800902e:	b10b      	cbz	r3, 8009034 <__sflush_r+0x44>
 8009030:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009032:	1ad2      	subs	r2, r2, r3
 8009034:	2300      	movs	r3, #0
 8009036:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009038:	6a21      	ldr	r1, [r4, #32]
 800903a:	4628      	mov	r0, r5
 800903c:	47b0      	blx	r6
 800903e:	1c43      	adds	r3, r0, #1
 8009040:	89a3      	ldrh	r3, [r4, #12]
 8009042:	d106      	bne.n	8009052 <__sflush_r+0x62>
 8009044:	6829      	ldr	r1, [r5, #0]
 8009046:	291d      	cmp	r1, #29
 8009048:	d82b      	bhi.n	80090a2 <__sflush_r+0xb2>
 800904a:	4a2a      	ldr	r2, [pc, #168]	@ (80090f4 <__sflush_r+0x104>)
 800904c:	40ca      	lsrs	r2, r1
 800904e:	07d6      	lsls	r6, r2, #31
 8009050:	d527      	bpl.n	80090a2 <__sflush_r+0xb2>
 8009052:	2200      	movs	r2, #0
 8009054:	6062      	str	r2, [r4, #4]
 8009056:	04d9      	lsls	r1, r3, #19
 8009058:	6922      	ldr	r2, [r4, #16]
 800905a:	6022      	str	r2, [r4, #0]
 800905c:	d504      	bpl.n	8009068 <__sflush_r+0x78>
 800905e:	1c42      	adds	r2, r0, #1
 8009060:	d101      	bne.n	8009066 <__sflush_r+0x76>
 8009062:	682b      	ldr	r3, [r5, #0]
 8009064:	b903      	cbnz	r3, 8009068 <__sflush_r+0x78>
 8009066:	6560      	str	r0, [r4, #84]	@ 0x54
 8009068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800906a:	602f      	str	r7, [r5, #0]
 800906c:	b1b9      	cbz	r1, 800909e <__sflush_r+0xae>
 800906e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009072:	4299      	cmp	r1, r3
 8009074:	d002      	beq.n	800907c <__sflush_r+0x8c>
 8009076:	4628      	mov	r0, r5
 8009078:	f7ff fbd6 	bl	8008828 <_free_r>
 800907c:	2300      	movs	r3, #0
 800907e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009080:	e00d      	b.n	800909e <__sflush_r+0xae>
 8009082:	2301      	movs	r3, #1
 8009084:	4628      	mov	r0, r5
 8009086:	47b0      	blx	r6
 8009088:	4602      	mov	r2, r0
 800908a:	1c50      	adds	r0, r2, #1
 800908c:	d1c9      	bne.n	8009022 <__sflush_r+0x32>
 800908e:	682b      	ldr	r3, [r5, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d0c6      	beq.n	8009022 <__sflush_r+0x32>
 8009094:	2b1d      	cmp	r3, #29
 8009096:	d001      	beq.n	800909c <__sflush_r+0xac>
 8009098:	2b16      	cmp	r3, #22
 800909a:	d11e      	bne.n	80090da <__sflush_r+0xea>
 800909c:	602f      	str	r7, [r5, #0]
 800909e:	2000      	movs	r0, #0
 80090a0:	e022      	b.n	80090e8 <__sflush_r+0xf8>
 80090a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090a6:	b21b      	sxth	r3, r3
 80090a8:	e01b      	b.n	80090e2 <__sflush_r+0xf2>
 80090aa:	690f      	ldr	r7, [r1, #16]
 80090ac:	2f00      	cmp	r7, #0
 80090ae:	d0f6      	beq.n	800909e <__sflush_r+0xae>
 80090b0:	0793      	lsls	r3, r2, #30
 80090b2:	680e      	ldr	r6, [r1, #0]
 80090b4:	bf08      	it	eq
 80090b6:	694b      	ldreq	r3, [r1, #20]
 80090b8:	600f      	str	r7, [r1, #0]
 80090ba:	bf18      	it	ne
 80090bc:	2300      	movne	r3, #0
 80090be:	eba6 0807 	sub.w	r8, r6, r7
 80090c2:	608b      	str	r3, [r1, #8]
 80090c4:	f1b8 0f00 	cmp.w	r8, #0
 80090c8:	dde9      	ble.n	800909e <__sflush_r+0xae>
 80090ca:	6a21      	ldr	r1, [r4, #32]
 80090cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80090ce:	4643      	mov	r3, r8
 80090d0:	463a      	mov	r2, r7
 80090d2:	4628      	mov	r0, r5
 80090d4:	47b0      	blx	r6
 80090d6:	2800      	cmp	r0, #0
 80090d8:	dc08      	bgt.n	80090ec <__sflush_r+0xfc>
 80090da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090e2:	81a3      	strh	r3, [r4, #12]
 80090e4:	f04f 30ff 	mov.w	r0, #4294967295
 80090e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090ec:	4407      	add	r7, r0
 80090ee:	eba8 0800 	sub.w	r8, r8, r0
 80090f2:	e7e7      	b.n	80090c4 <__sflush_r+0xd4>
 80090f4:	20400001 	.word	0x20400001

080090f8 <_fflush_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	690b      	ldr	r3, [r1, #16]
 80090fc:	4605      	mov	r5, r0
 80090fe:	460c      	mov	r4, r1
 8009100:	b913      	cbnz	r3, 8009108 <_fflush_r+0x10>
 8009102:	2500      	movs	r5, #0
 8009104:	4628      	mov	r0, r5
 8009106:	bd38      	pop	{r3, r4, r5, pc}
 8009108:	b118      	cbz	r0, 8009112 <_fflush_r+0x1a>
 800910a:	6a03      	ldr	r3, [r0, #32]
 800910c:	b90b      	cbnz	r3, 8009112 <_fflush_r+0x1a>
 800910e:	f7ff fa33 	bl	8008578 <__sinit>
 8009112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d0f3      	beq.n	8009102 <_fflush_r+0xa>
 800911a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800911c:	07d0      	lsls	r0, r2, #31
 800911e:	d404      	bmi.n	800912a <_fflush_r+0x32>
 8009120:	0599      	lsls	r1, r3, #22
 8009122:	d402      	bmi.n	800912a <_fflush_r+0x32>
 8009124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009126:	f7ff fb50 	bl	80087ca <__retarget_lock_acquire_recursive>
 800912a:	4628      	mov	r0, r5
 800912c:	4621      	mov	r1, r4
 800912e:	f7ff ff5f 	bl	8008ff0 <__sflush_r>
 8009132:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009134:	07da      	lsls	r2, r3, #31
 8009136:	4605      	mov	r5, r0
 8009138:	d4e4      	bmi.n	8009104 <_fflush_r+0xc>
 800913a:	89a3      	ldrh	r3, [r4, #12]
 800913c:	059b      	lsls	r3, r3, #22
 800913e:	d4e1      	bmi.n	8009104 <_fflush_r+0xc>
 8009140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009142:	f7ff fb43 	bl	80087cc <__retarget_lock_release_recursive>
 8009146:	e7dd      	b.n	8009104 <_fflush_r+0xc>

08009148 <fiprintf>:
 8009148:	b40e      	push	{r1, r2, r3}
 800914a:	b503      	push	{r0, r1, lr}
 800914c:	4601      	mov	r1, r0
 800914e:	ab03      	add	r3, sp, #12
 8009150:	4805      	ldr	r0, [pc, #20]	@ (8009168 <fiprintf+0x20>)
 8009152:	f853 2b04 	ldr.w	r2, [r3], #4
 8009156:	6800      	ldr	r0, [r0, #0]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	f000 f88f 	bl	800927c <_vfiprintf_r>
 800915e:	b002      	add	sp, #8
 8009160:	f85d eb04 	ldr.w	lr, [sp], #4
 8009164:	b003      	add	sp, #12
 8009166:	4770      	bx	lr
 8009168:	2000001c 	.word	0x2000001c

0800916c <memmove>:
 800916c:	4288      	cmp	r0, r1
 800916e:	b510      	push	{r4, lr}
 8009170:	eb01 0402 	add.w	r4, r1, r2
 8009174:	d902      	bls.n	800917c <memmove+0x10>
 8009176:	4284      	cmp	r4, r0
 8009178:	4623      	mov	r3, r4
 800917a:	d807      	bhi.n	800918c <memmove+0x20>
 800917c:	1e43      	subs	r3, r0, #1
 800917e:	42a1      	cmp	r1, r4
 8009180:	d008      	beq.n	8009194 <memmove+0x28>
 8009182:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009186:	f803 2f01 	strb.w	r2, [r3, #1]!
 800918a:	e7f8      	b.n	800917e <memmove+0x12>
 800918c:	4402      	add	r2, r0
 800918e:	4601      	mov	r1, r0
 8009190:	428a      	cmp	r2, r1
 8009192:	d100      	bne.n	8009196 <memmove+0x2a>
 8009194:	bd10      	pop	{r4, pc}
 8009196:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800919a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800919e:	e7f7      	b.n	8009190 <memmove+0x24>

080091a0 <_sbrk_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4d06      	ldr	r5, [pc, #24]	@ (80091bc <_sbrk_r+0x1c>)
 80091a4:	2300      	movs	r3, #0
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	602b      	str	r3, [r5, #0]
 80091ac:	f7f8 fa5e 	bl	800166c <_sbrk>
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	d102      	bne.n	80091ba <_sbrk_r+0x1a>
 80091b4:	682b      	ldr	r3, [r5, #0]
 80091b6:	b103      	cbz	r3, 80091ba <_sbrk_r+0x1a>
 80091b8:	6023      	str	r3, [r4, #0]
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	20001c0c 	.word	0x20001c0c

080091c0 <abort>:
 80091c0:	b508      	push	{r3, lr}
 80091c2:	2006      	movs	r0, #6
 80091c4:	f000 fa2e 	bl	8009624 <raise>
 80091c8:	2001      	movs	r0, #1
 80091ca:	f7f8 f9d7 	bl	800157c <_exit>

080091ce <_realloc_r>:
 80091ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091d2:	4607      	mov	r7, r0
 80091d4:	4614      	mov	r4, r2
 80091d6:	460d      	mov	r5, r1
 80091d8:	b921      	cbnz	r1, 80091e4 <_realloc_r+0x16>
 80091da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091de:	4611      	mov	r1, r2
 80091e0:	f7ff bb96 	b.w	8008910 <_malloc_r>
 80091e4:	b92a      	cbnz	r2, 80091f2 <_realloc_r+0x24>
 80091e6:	f7ff fb1f 	bl	8008828 <_free_r>
 80091ea:	4625      	mov	r5, r4
 80091ec:	4628      	mov	r0, r5
 80091ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091f2:	f000 fa33 	bl	800965c <_malloc_usable_size_r>
 80091f6:	4284      	cmp	r4, r0
 80091f8:	4606      	mov	r6, r0
 80091fa:	d802      	bhi.n	8009202 <_realloc_r+0x34>
 80091fc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009200:	d8f4      	bhi.n	80091ec <_realloc_r+0x1e>
 8009202:	4621      	mov	r1, r4
 8009204:	4638      	mov	r0, r7
 8009206:	f7ff fb83 	bl	8008910 <_malloc_r>
 800920a:	4680      	mov	r8, r0
 800920c:	b908      	cbnz	r0, 8009212 <_realloc_r+0x44>
 800920e:	4645      	mov	r5, r8
 8009210:	e7ec      	b.n	80091ec <_realloc_r+0x1e>
 8009212:	42b4      	cmp	r4, r6
 8009214:	4622      	mov	r2, r4
 8009216:	4629      	mov	r1, r5
 8009218:	bf28      	it	cs
 800921a:	4632      	movcs	r2, r6
 800921c:	f7ff fad7 	bl	80087ce <memcpy>
 8009220:	4629      	mov	r1, r5
 8009222:	4638      	mov	r0, r7
 8009224:	f7ff fb00 	bl	8008828 <_free_r>
 8009228:	e7f1      	b.n	800920e <_realloc_r+0x40>

0800922a <__sfputc_r>:
 800922a:	6893      	ldr	r3, [r2, #8]
 800922c:	3b01      	subs	r3, #1
 800922e:	2b00      	cmp	r3, #0
 8009230:	b410      	push	{r4}
 8009232:	6093      	str	r3, [r2, #8]
 8009234:	da08      	bge.n	8009248 <__sfputc_r+0x1e>
 8009236:	6994      	ldr	r4, [r2, #24]
 8009238:	42a3      	cmp	r3, r4
 800923a:	db01      	blt.n	8009240 <__sfputc_r+0x16>
 800923c:	290a      	cmp	r1, #10
 800923e:	d103      	bne.n	8009248 <__sfputc_r+0x1e>
 8009240:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009244:	f000 b932 	b.w	80094ac <__swbuf_r>
 8009248:	6813      	ldr	r3, [r2, #0]
 800924a:	1c58      	adds	r0, r3, #1
 800924c:	6010      	str	r0, [r2, #0]
 800924e:	7019      	strb	r1, [r3, #0]
 8009250:	4608      	mov	r0, r1
 8009252:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009256:	4770      	bx	lr

08009258 <__sfputs_r>:
 8009258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925a:	4606      	mov	r6, r0
 800925c:	460f      	mov	r7, r1
 800925e:	4614      	mov	r4, r2
 8009260:	18d5      	adds	r5, r2, r3
 8009262:	42ac      	cmp	r4, r5
 8009264:	d101      	bne.n	800926a <__sfputs_r+0x12>
 8009266:	2000      	movs	r0, #0
 8009268:	e007      	b.n	800927a <__sfputs_r+0x22>
 800926a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800926e:	463a      	mov	r2, r7
 8009270:	4630      	mov	r0, r6
 8009272:	f7ff ffda 	bl	800922a <__sfputc_r>
 8009276:	1c43      	adds	r3, r0, #1
 8009278:	d1f3      	bne.n	8009262 <__sfputs_r+0xa>
 800927a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800927c <_vfiprintf_r>:
 800927c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009280:	460d      	mov	r5, r1
 8009282:	b09d      	sub	sp, #116	@ 0x74
 8009284:	4614      	mov	r4, r2
 8009286:	4698      	mov	r8, r3
 8009288:	4606      	mov	r6, r0
 800928a:	b118      	cbz	r0, 8009294 <_vfiprintf_r+0x18>
 800928c:	6a03      	ldr	r3, [r0, #32]
 800928e:	b90b      	cbnz	r3, 8009294 <_vfiprintf_r+0x18>
 8009290:	f7ff f972 	bl	8008578 <__sinit>
 8009294:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009296:	07d9      	lsls	r1, r3, #31
 8009298:	d405      	bmi.n	80092a6 <_vfiprintf_r+0x2a>
 800929a:	89ab      	ldrh	r3, [r5, #12]
 800929c:	059a      	lsls	r2, r3, #22
 800929e:	d402      	bmi.n	80092a6 <_vfiprintf_r+0x2a>
 80092a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092a2:	f7ff fa92 	bl	80087ca <__retarget_lock_acquire_recursive>
 80092a6:	89ab      	ldrh	r3, [r5, #12]
 80092a8:	071b      	lsls	r3, r3, #28
 80092aa:	d501      	bpl.n	80092b0 <_vfiprintf_r+0x34>
 80092ac:	692b      	ldr	r3, [r5, #16]
 80092ae:	b99b      	cbnz	r3, 80092d8 <_vfiprintf_r+0x5c>
 80092b0:	4629      	mov	r1, r5
 80092b2:	4630      	mov	r0, r6
 80092b4:	f000 f938 	bl	8009528 <__swsetup_r>
 80092b8:	b170      	cbz	r0, 80092d8 <_vfiprintf_r+0x5c>
 80092ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092bc:	07dc      	lsls	r4, r3, #31
 80092be:	d504      	bpl.n	80092ca <_vfiprintf_r+0x4e>
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295
 80092c4:	b01d      	add	sp, #116	@ 0x74
 80092c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ca:	89ab      	ldrh	r3, [r5, #12]
 80092cc:	0598      	lsls	r0, r3, #22
 80092ce:	d4f7      	bmi.n	80092c0 <_vfiprintf_r+0x44>
 80092d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092d2:	f7ff fa7b 	bl	80087cc <__retarget_lock_release_recursive>
 80092d6:	e7f3      	b.n	80092c0 <_vfiprintf_r+0x44>
 80092d8:	2300      	movs	r3, #0
 80092da:	9309      	str	r3, [sp, #36]	@ 0x24
 80092dc:	2320      	movs	r3, #32
 80092de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80092e6:	2330      	movs	r3, #48	@ 0x30
 80092e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009498 <_vfiprintf_r+0x21c>
 80092ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092f0:	f04f 0901 	mov.w	r9, #1
 80092f4:	4623      	mov	r3, r4
 80092f6:	469a      	mov	sl, r3
 80092f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092fc:	b10a      	cbz	r2, 8009302 <_vfiprintf_r+0x86>
 80092fe:	2a25      	cmp	r2, #37	@ 0x25
 8009300:	d1f9      	bne.n	80092f6 <_vfiprintf_r+0x7a>
 8009302:	ebba 0b04 	subs.w	fp, sl, r4
 8009306:	d00b      	beq.n	8009320 <_vfiprintf_r+0xa4>
 8009308:	465b      	mov	r3, fp
 800930a:	4622      	mov	r2, r4
 800930c:	4629      	mov	r1, r5
 800930e:	4630      	mov	r0, r6
 8009310:	f7ff ffa2 	bl	8009258 <__sfputs_r>
 8009314:	3001      	adds	r0, #1
 8009316:	f000 80a7 	beq.w	8009468 <_vfiprintf_r+0x1ec>
 800931a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800931c:	445a      	add	r2, fp
 800931e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009320:	f89a 3000 	ldrb.w	r3, [sl]
 8009324:	2b00      	cmp	r3, #0
 8009326:	f000 809f 	beq.w	8009468 <_vfiprintf_r+0x1ec>
 800932a:	2300      	movs	r3, #0
 800932c:	f04f 32ff 	mov.w	r2, #4294967295
 8009330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009334:	f10a 0a01 	add.w	sl, sl, #1
 8009338:	9304      	str	r3, [sp, #16]
 800933a:	9307      	str	r3, [sp, #28]
 800933c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009340:	931a      	str	r3, [sp, #104]	@ 0x68
 8009342:	4654      	mov	r4, sl
 8009344:	2205      	movs	r2, #5
 8009346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800934a:	4853      	ldr	r0, [pc, #332]	@ (8009498 <_vfiprintf_r+0x21c>)
 800934c:	f7f6 ff48 	bl	80001e0 <memchr>
 8009350:	9a04      	ldr	r2, [sp, #16]
 8009352:	b9d8      	cbnz	r0, 800938c <_vfiprintf_r+0x110>
 8009354:	06d1      	lsls	r1, r2, #27
 8009356:	bf44      	itt	mi
 8009358:	2320      	movmi	r3, #32
 800935a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800935e:	0713      	lsls	r3, r2, #28
 8009360:	bf44      	itt	mi
 8009362:	232b      	movmi	r3, #43	@ 0x2b
 8009364:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009368:	f89a 3000 	ldrb.w	r3, [sl]
 800936c:	2b2a      	cmp	r3, #42	@ 0x2a
 800936e:	d015      	beq.n	800939c <_vfiprintf_r+0x120>
 8009370:	9a07      	ldr	r2, [sp, #28]
 8009372:	4654      	mov	r4, sl
 8009374:	2000      	movs	r0, #0
 8009376:	f04f 0c0a 	mov.w	ip, #10
 800937a:	4621      	mov	r1, r4
 800937c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009380:	3b30      	subs	r3, #48	@ 0x30
 8009382:	2b09      	cmp	r3, #9
 8009384:	d94b      	bls.n	800941e <_vfiprintf_r+0x1a2>
 8009386:	b1b0      	cbz	r0, 80093b6 <_vfiprintf_r+0x13a>
 8009388:	9207      	str	r2, [sp, #28]
 800938a:	e014      	b.n	80093b6 <_vfiprintf_r+0x13a>
 800938c:	eba0 0308 	sub.w	r3, r0, r8
 8009390:	fa09 f303 	lsl.w	r3, r9, r3
 8009394:	4313      	orrs	r3, r2
 8009396:	9304      	str	r3, [sp, #16]
 8009398:	46a2      	mov	sl, r4
 800939a:	e7d2      	b.n	8009342 <_vfiprintf_r+0xc6>
 800939c:	9b03      	ldr	r3, [sp, #12]
 800939e:	1d19      	adds	r1, r3, #4
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	9103      	str	r1, [sp, #12]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	bfbb      	ittet	lt
 80093a8:	425b      	neglt	r3, r3
 80093aa:	f042 0202 	orrlt.w	r2, r2, #2
 80093ae:	9307      	strge	r3, [sp, #28]
 80093b0:	9307      	strlt	r3, [sp, #28]
 80093b2:	bfb8      	it	lt
 80093b4:	9204      	strlt	r2, [sp, #16]
 80093b6:	7823      	ldrb	r3, [r4, #0]
 80093b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80093ba:	d10a      	bne.n	80093d2 <_vfiprintf_r+0x156>
 80093bc:	7863      	ldrb	r3, [r4, #1]
 80093be:	2b2a      	cmp	r3, #42	@ 0x2a
 80093c0:	d132      	bne.n	8009428 <_vfiprintf_r+0x1ac>
 80093c2:	9b03      	ldr	r3, [sp, #12]
 80093c4:	1d1a      	adds	r2, r3, #4
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	9203      	str	r2, [sp, #12]
 80093ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093ce:	3402      	adds	r4, #2
 80093d0:	9305      	str	r3, [sp, #20]
 80093d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80094a8 <_vfiprintf_r+0x22c>
 80093d6:	7821      	ldrb	r1, [r4, #0]
 80093d8:	2203      	movs	r2, #3
 80093da:	4650      	mov	r0, sl
 80093dc:	f7f6 ff00 	bl	80001e0 <memchr>
 80093e0:	b138      	cbz	r0, 80093f2 <_vfiprintf_r+0x176>
 80093e2:	9b04      	ldr	r3, [sp, #16]
 80093e4:	eba0 000a 	sub.w	r0, r0, sl
 80093e8:	2240      	movs	r2, #64	@ 0x40
 80093ea:	4082      	lsls	r2, r0
 80093ec:	4313      	orrs	r3, r2
 80093ee:	3401      	adds	r4, #1
 80093f0:	9304      	str	r3, [sp, #16]
 80093f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093f6:	4829      	ldr	r0, [pc, #164]	@ (800949c <_vfiprintf_r+0x220>)
 80093f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093fc:	2206      	movs	r2, #6
 80093fe:	f7f6 feef 	bl	80001e0 <memchr>
 8009402:	2800      	cmp	r0, #0
 8009404:	d03f      	beq.n	8009486 <_vfiprintf_r+0x20a>
 8009406:	4b26      	ldr	r3, [pc, #152]	@ (80094a0 <_vfiprintf_r+0x224>)
 8009408:	bb1b      	cbnz	r3, 8009452 <_vfiprintf_r+0x1d6>
 800940a:	9b03      	ldr	r3, [sp, #12]
 800940c:	3307      	adds	r3, #7
 800940e:	f023 0307 	bic.w	r3, r3, #7
 8009412:	3308      	adds	r3, #8
 8009414:	9303      	str	r3, [sp, #12]
 8009416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009418:	443b      	add	r3, r7
 800941a:	9309      	str	r3, [sp, #36]	@ 0x24
 800941c:	e76a      	b.n	80092f4 <_vfiprintf_r+0x78>
 800941e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009422:	460c      	mov	r4, r1
 8009424:	2001      	movs	r0, #1
 8009426:	e7a8      	b.n	800937a <_vfiprintf_r+0xfe>
 8009428:	2300      	movs	r3, #0
 800942a:	3401      	adds	r4, #1
 800942c:	9305      	str	r3, [sp, #20]
 800942e:	4619      	mov	r1, r3
 8009430:	f04f 0c0a 	mov.w	ip, #10
 8009434:	4620      	mov	r0, r4
 8009436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800943a:	3a30      	subs	r2, #48	@ 0x30
 800943c:	2a09      	cmp	r2, #9
 800943e:	d903      	bls.n	8009448 <_vfiprintf_r+0x1cc>
 8009440:	2b00      	cmp	r3, #0
 8009442:	d0c6      	beq.n	80093d2 <_vfiprintf_r+0x156>
 8009444:	9105      	str	r1, [sp, #20]
 8009446:	e7c4      	b.n	80093d2 <_vfiprintf_r+0x156>
 8009448:	fb0c 2101 	mla	r1, ip, r1, r2
 800944c:	4604      	mov	r4, r0
 800944e:	2301      	movs	r3, #1
 8009450:	e7f0      	b.n	8009434 <_vfiprintf_r+0x1b8>
 8009452:	ab03      	add	r3, sp, #12
 8009454:	9300      	str	r3, [sp, #0]
 8009456:	462a      	mov	r2, r5
 8009458:	4b12      	ldr	r3, [pc, #72]	@ (80094a4 <_vfiprintf_r+0x228>)
 800945a:	a904      	add	r1, sp, #16
 800945c:	4630      	mov	r0, r6
 800945e:	f3af 8000 	nop.w
 8009462:	4607      	mov	r7, r0
 8009464:	1c78      	adds	r0, r7, #1
 8009466:	d1d6      	bne.n	8009416 <_vfiprintf_r+0x19a>
 8009468:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800946a:	07d9      	lsls	r1, r3, #31
 800946c:	d405      	bmi.n	800947a <_vfiprintf_r+0x1fe>
 800946e:	89ab      	ldrh	r3, [r5, #12]
 8009470:	059a      	lsls	r2, r3, #22
 8009472:	d402      	bmi.n	800947a <_vfiprintf_r+0x1fe>
 8009474:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009476:	f7ff f9a9 	bl	80087cc <__retarget_lock_release_recursive>
 800947a:	89ab      	ldrh	r3, [r5, #12]
 800947c:	065b      	lsls	r3, r3, #25
 800947e:	f53f af1f 	bmi.w	80092c0 <_vfiprintf_r+0x44>
 8009482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009484:	e71e      	b.n	80092c4 <_vfiprintf_r+0x48>
 8009486:	ab03      	add	r3, sp, #12
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	462a      	mov	r2, r5
 800948c:	4b05      	ldr	r3, [pc, #20]	@ (80094a4 <_vfiprintf_r+0x228>)
 800948e:	a904      	add	r1, sp, #16
 8009490:	4630      	mov	r0, r6
 8009492:	f7ff fc8f 	bl	8008db4 <_printf_i>
 8009496:	e7e4      	b.n	8009462 <_vfiprintf_r+0x1e6>
 8009498:	08009a47 	.word	0x08009a47
 800949c:	08009a51 	.word	0x08009a51
 80094a0:	00000000 	.word	0x00000000
 80094a4:	08009259 	.word	0x08009259
 80094a8:	08009a4d 	.word	0x08009a4d

080094ac <__swbuf_r>:
 80094ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ae:	460e      	mov	r6, r1
 80094b0:	4614      	mov	r4, r2
 80094b2:	4605      	mov	r5, r0
 80094b4:	b118      	cbz	r0, 80094be <__swbuf_r+0x12>
 80094b6:	6a03      	ldr	r3, [r0, #32]
 80094b8:	b90b      	cbnz	r3, 80094be <__swbuf_r+0x12>
 80094ba:	f7ff f85d 	bl	8008578 <__sinit>
 80094be:	69a3      	ldr	r3, [r4, #24]
 80094c0:	60a3      	str	r3, [r4, #8]
 80094c2:	89a3      	ldrh	r3, [r4, #12]
 80094c4:	071a      	lsls	r2, r3, #28
 80094c6:	d501      	bpl.n	80094cc <__swbuf_r+0x20>
 80094c8:	6923      	ldr	r3, [r4, #16]
 80094ca:	b943      	cbnz	r3, 80094de <__swbuf_r+0x32>
 80094cc:	4621      	mov	r1, r4
 80094ce:	4628      	mov	r0, r5
 80094d0:	f000 f82a 	bl	8009528 <__swsetup_r>
 80094d4:	b118      	cbz	r0, 80094de <__swbuf_r+0x32>
 80094d6:	f04f 37ff 	mov.w	r7, #4294967295
 80094da:	4638      	mov	r0, r7
 80094dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094de:	6823      	ldr	r3, [r4, #0]
 80094e0:	6922      	ldr	r2, [r4, #16]
 80094e2:	1a98      	subs	r0, r3, r2
 80094e4:	6963      	ldr	r3, [r4, #20]
 80094e6:	b2f6      	uxtb	r6, r6
 80094e8:	4283      	cmp	r3, r0
 80094ea:	4637      	mov	r7, r6
 80094ec:	dc05      	bgt.n	80094fa <__swbuf_r+0x4e>
 80094ee:	4621      	mov	r1, r4
 80094f0:	4628      	mov	r0, r5
 80094f2:	f7ff fe01 	bl	80090f8 <_fflush_r>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d1ed      	bne.n	80094d6 <__swbuf_r+0x2a>
 80094fa:	68a3      	ldr	r3, [r4, #8]
 80094fc:	3b01      	subs	r3, #1
 80094fe:	60a3      	str	r3, [r4, #8]
 8009500:	6823      	ldr	r3, [r4, #0]
 8009502:	1c5a      	adds	r2, r3, #1
 8009504:	6022      	str	r2, [r4, #0]
 8009506:	701e      	strb	r6, [r3, #0]
 8009508:	6962      	ldr	r2, [r4, #20]
 800950a:	1c43      	adds	r3, r0, #1
 800950c:	429a      	cmp	r2, r3
 800950e:	d004      	beq.n	800951a <__swbuf_r+0x6e>
 8009510:	89a3      	ldrh	r3, [r4, #12]
 8009512:	07db      	lsls	r3, r3, #31
 8009514:	d5e1      	bpl.n	80094da <__swbuf_r+0x2e>
 8009516:	2e0a      	cmp	r6, #10
 8009518:	d1df      	bne.n	80094da <__swbuf_r+0x2e>
 800951a:	4621      	mov	r1, r4
 800951c:	4628      	mov	r0, r5
 800951e:	f7ff fdeb 	bl	80090f8 <_fflush_r>
 8009522:	2800      	cmp	r0, #0
 8009524:	d0d9      	beq.n	80094da <__swbuf_r+0x2e>
 8009526:	e7d6      	b.n	80094d6 <__swbuf_r+0x2a>

08009528 <__swsetup_r>:
 8009528:	b538      	push	{r3, r4, r5, lr}
 800952a:	4b29      	ldr	r3, [pc, #164]	@ (80095d0 <__swsetup_r+0xa8>)
 800952c:	4605      	mov	r5, r0
 800952e:	6818      	ldr	r0, [r3, #0]
 8009530:	460c      	mov	r4, r1
 8009532:	b118      	cbz	r0, 800953c <__swsetup_r+0x14>
 8009534:	6a03      	ldr	r3, [r0, #32]
 8009536:	b90b      	cbnz	r3, 800953c <__swsetup_r+0x14>
 8009538:	f7ff f81e 	bl	8008578 <__sinit>
 800953c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009540:	0719      	lsls	r1, r3, #28
 8009542:	d422      	bmi.n	800958a <__swsetup_r+0x62>
 8009544:	06da      	lsls	r2, r3, #27
 8009546:	d407      	bmi.n	8009558 <__swsetup_r+0x30>
 8009548:	2209      	movs	r2, #9
 800954a:	602a      	str	r2, [r5, #0]
 800954c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009550:	81a3      	strh	r3, [r4, #12]
 8009552:	f04f 30ff 	mov.w	r0, #4294967295
 8009556:	e033      	b.n	80095c0 <__swsetup_r+0x98>
 8009558:	0758      	lsls	r0, r3, #29
 800955a:	d512      	bpl.n	8009582 <__swsetup_r+0x5a>
 800955c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800955e:	b141      	cbz	r1, 8009572 <__swsetup_r+0x4a>
 8009560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009564:	4299      	cmp	r1, r3
 8009566:	d002      	beq.n	800956e <__swsetup_r+0x46>
 8009568:	4628      	mov	r0, r5
 800956a:	f7ff f95d 	bl	8008828 <_free_r>
 800956e:	2300      	movs	r3, #0
 8009570:	6363      	str	r3, [r4, #52]	@ 0x34
 8009572:	89a3      	ldrh	r3, [r4, #12]
 8009574:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009578:	81a3      	strh	r3, [r4, #12]
 800957a:	2300      	movs	r3, #0
 800957c:	6063      	str	r3, [r4, #4]
 800957e:	6923      	ldr	r3, [r4, #16]
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	f043 0308 	orr.w	r3, r3, #8
 8009588:	81a3      	strh	r3, [r4, #12]
 800958a:	6923      	ldr	r3, [r4, #16]
 800958c:	b94b      	cbnz	r3, 80095a2 <__swsetup_r+0x7a>
 800958e:	89a3      	ldrh	r3, [r4, #12]
 8009590:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009598:	d003      	beq.n	80095a2 <__swsetup_r+0x7a>
 800959a:	4621      	mov	r1, r4
 800959c:	4628      	mov	r0, r5
 800959e:	f000 f88b 	bl	80096b8 <__smakebuf_r>
 80095a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095a6:	f013 0201 	ands.w	r2, r3, #1
 80095aa:	d00a      	beq.n	80095c2 <__swsetup_r+0x9a>
 80095ac:	2200      	movs	r2, #0
 80095ae:	60a2      	str	r2, [r4, #8]
 80095b0:	6962      	ldr	r2, [r4, #20]
 80095b2:	4252      	negs	r2, r2
 80095b4:	61a2      	str	r2, [r4, #24]
 80095b6:	6922      	ldr	r2, [r4, #16]
 80095b8:	b942      	cbnz	r2, 80095cc <__swsetup_r+0xa4>
 80095ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80095be:	d1c5      	bne.n	800954c <__swsetup_r+0x24>
 80095c0:	bd38      	pop	{r3, r4, r5, pc}
 80095c2:	0799      	lsls	r1, r3, #30
 80095c4:	bf58      	it	pl
 80095c6:	6962      	ldrpl	r2, [r4, #20]
 80095c8:	60a2      	str	r2, [r4, #8]
 80095ca:	e7f4      	b.n	80095b6 <__swsetup_r+0x8e>
 80095cc:	2000      	movs	r0, #0
 80095ce:	e7f7      	b.n	80095c0 <__swsetup_r+0x98>
 80095d0:	2000001c 	.word	0x2000001c

080095d4 <_raise_r>:
 80095d4:	291f      	cmp	r1, #31
 80095d6:	b538      	push	{r3, r4, r5, lr}
 80095d8:	4605      	mov	r5, r0
 80095da:	460c      	mov	r4, r1
 80095dc:	d904      	bls.n	80095e8 <_raise_r+0x14>
 80095de:	2316      	movs	r3, #22
 80095e0:	6003      	str	r3, [r0, #0]
 80095e2:	f04f 30ff 	mov.w	r0, #4294967295
 80095e6:	bd38      	pop	{r3, r4, r5, pc}
 80095e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80095ea:	b112      	cbz	r2, 80095f2 <_raise_r+0x1e>
 80095ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095f0:	b94b      	cbnz	r3, 8009606 <_raise_r+0x32>
 80095f2:	4628      	mov	r0, r5
 80095f4:	f000 f830 	bl	8009658 <_getpid_r>
 80095f8:	4622      	mov	r2, r4
 80095fa:	4601      	mov	r1, r0
 80095fc:	4628      	mov	r0, r5
 80095fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009602:	f000 b817 	b.w	8009634 <_kill_r>
 8009606:	2b01      	cmp	r3, #1
 8009608:	d00a      	beq.n	8009620 <_raise_r+0x4c>
 800960a:	1c59      	adds	r1, r3, #1
 800960c:	d103      	bne.n	8009616 <_raise_r+0x42>
 800960e:	2316      	movs	r3, #22
 8009610:	6003      	str	r3, [r0, #0]
 8009612:	2001      	movs	r0, #1
 8009614:	e7e7      	b.n	80095e6 <_raise_r+0x12>
 8009616:	2100      	movs	r1, #0
 8009618:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800961c:	4620      	mov	r0, r4
 800961e:	4798      	blx	r3
 8009620:	2000      	movs	r0, #0
 8009622:	e7e0      	b.n	80095e6 <_raise_r+0x12>

08009624 <raise>:
 8009624:	4b02      	ldr	r3, [pc, #8]	@ (8009630 <raise+0xc>)
 8009626:	4601      	mov	r1, r0
 8009628:	6818      	ldr	r0, [r3, #0]
 800962a:	f7ff bfd3 	b.w	80095d4 <_raise_r>
 800962e:	bf00      	nop
 8009630:	2000001c 	.word	0x2000001c

08009634 <_kill_r>:
 8009634:	b538      	push	{r3, r4, r5, lr}
 8009636:	4d07      	ldr	r5, [pc, #28]	@ (8009654 <_kill_r+0x20>)
 8009638:	2300      	movs	r3, #0
 800963a:	4604      	mov	r4, r0
 800963c:	4608      	mov	r0, r1
 800963e:	4611      	mov	r1, r2
 8009640:	602b      	str	r3, [r5, #0]
 8009642:	f7f7 ff8b 	bl	800155c <_kill>
 8009646:	1c43      	adds	r3, r0, #1
 8009648:	d102      	bne.n	8009650 <_kill_r+0x1c>
 800964a:	682b      	ldr	r3, [r5, #0]
 800964c:	b103      	cbz	r3, 8009650 <_kill_r+0x1c>
 800964e:	6023      	str	r3, [r4, #0]
 8009650:	bd38      	pop	{r3, r4, r5, pc}
 8009652:	bf00      	nop
 8009654:	20001c0c 	.word	0x20001c0c

08009658 <_getpid_r>:
 8009658:	f7f7 bf78 	b.w	800154c <_getpid>

0800965c <_malloc_usable_size_r>:
 800965c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009660:	1f18      	subs	r0, r3, #4
 8009662:	2b00      	cmp	r3, #0
 8009664:	bfbc      	itt	lt
 8009666:	580b      	ldrlt	r3, [r1, r0]
 8009668:	18c0      	addlt	r0, r0, r3
 800966a:	4770      	bx	lr

0800966c <__swhatbuf_r>:
 800966c:	b570      	push	{r4, r5, r6, lr}
 800966e:	460c      	mov	r4, r1
 8009670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009674:	2900      	cmp	r1, #0
 8009676:	b096      	sub	sp, #88	@ 0x58
 8009678:	4615      	mov	r5, r2
 800967a:	461e      	mov	r6, r3
 800967c:	da0d      	bge.n	800969a <__swhatbuf_r+0x2e>
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009684:	f04f 0100 	mov.w	r1, #0
 8009688:	bf14      	ite	ne
 800968a:	2340      	movne	r3, #64	@ 0x40
 800968c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009690:	2000      	movs	r0, #0
 8009692:	6031      	str	r1, [r6, #0]
 8009694:	602b      	str	r3, [r5, #0]
 8009696:	b016      	add	sp, #88	@ 0x58
 8009698:	bd70      	pop	{r4, r5, r6, pc}
 800969a:	466a      	mov	r2, sp
 800969c:	f000 f848 	bl	8009730 <_fstat_r>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	dbec      	blt.n	800967e <__swhatbuf_r+0x12>
 80096a4:	9901      	ldr	r1, [sp, #4]
 80096a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80096aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80096ae:	4259      	negs	r1, r3
 80096b0:	4159      	adcs	r1, r3
 80096b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096b6:	e7eb      	b.n	8009690 <__swhatbuf_r+0x24>

080096b8 <__smakebuf_r>:
 80096b8:	898b      	ldrh	r3, [r1, #12]
 80096ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096bc:	079d      	lsls	r5, r3, #30
 80096be:	4606      	mov	r6, r0
 80096c0:	460c      	mov	r4, r1
 80096c2:	d507      	bpl.n	80096d4 <__smakebuf_r+0x1c>
 80096c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80096c8:	6023      	str	r3, [r4, #0]
 80096ca:	6123      	str	r3, [r4, #16]
 80096cc:	2301      	movs	r3, #1
 80096ce:	6163      	str	r3, [r4, #20]
 80096d0:	b003      	add	sp, #12
 80096d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096d4:	ab01      	add	r3, sp, #4
 80096d6:	466a      	mov	r2, sp
 80096d8:	f7ff ffc8 	bl	800966c <__swhatbuf_r>
 80096dc:	9f00      	ldr	r7, [sp, #0]
 80096de:	4605      	mov	r5, r0
 80096e0:	4639      	mov	r1, r7
 80096e2:	4630      	mov	r0, r6
 80096e4:	f7ff f914 	bl	8008910 <_malloc_r>
 80096e8:	b948      	cbnz	r0, 80096fe <__smakebuf_r+0x46>
 80096ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096ee:	059a      	lsls	r2, r3, #22
 80096f0:	d4ee      	bmi.n	80096d0 <__smakebuf_r+0x18>
 80096f2:	f023 0303 	bic.w	r3, r3, #3
 80096f6:	f043 0302 	orr.w	r3, r3, #2
 80096fa:	81a3      	strh	r3, [r4, #12]
 80096fc:	e7e2      	b.n	80096c4 <__smakebuf_r+0xc>
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	6020      	str	r0, [r4, #0]
 8009702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009706:	81a3      	strh	r3, [r4, #12]
 8009708:	9b01      	ldr	r3, [sp, #4]
 800970a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800970e:	b15b      	cbz	r3, 8009728 <__smakebuf_r+0x70>
 8009710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009714:	4630      	mov	r0, r6
 8009716:	f000 f81d 	bl	8009754 <_isatty_r>
 800971a:	b128      	cbz	r0, 8009728 <__smakebuf_r+0x70>
 800971c:	89a3      	ldrh	r3, [r4, #12]
 800971e:	f023 0303 	bic.w	r3, r3, #3
 8009722:	f043 0301 	orr.w	r3, r3, #1
 8009726:	81a3      	strh	r3, [r4, #12]
 8009728:	89a3      	ldrh	r3, [r4, #12]
 800972a:	431d      	orrs	r5, r3
 800972c:	81a5      	strh	r5, [r4, #12]
 800972e:	e7cf      	b.n	80096d0 <__smakebuf_r+0x18>

08009730 <_fstat_r>:
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	4d07      	ldr	r5, [pc, #28]	@ (8009750 <_fstat_r+0x20>)
 8009734:	2300      	movs	r3, #0
 8009736:	4604      	mov	r4, r0
 8009738:	4608      	mov	r0, r1
 800973a:	4611      	mov	r1, r2
 800973c:	602b      	str	r3, [r5, #0]
 800973e:	f7f7 ff6d 	bl	800161c <_fstat>
 8009742:	1c43      	adds	r3, r0, #1
 8009744:	d102      	bne.n	800974c <_fstat_r+0x1c>
 8009746:	682b      	ldr	r3, [r5, #0]
 8009748:	b103      	cbz	r3, 800974c <_fstat_r+0x1c>
 800974a:	6023      	str	r3, [r4, #0]
 800974c:	bd38      	pop	{r3, r4, r5, pc}
 800974e:	bf00      	nop
 8009750:	20001c0c 	.word	0x20001c0c

08009754 <_isatty_r>:
 8009754:	b538      	push	{r3, r4, r5, lr}
 8009756:	4d06      	ldr	r5, [pc, #24]	@ (8009770 <_isatty_r+0x1c>)
 8009758:	2300      	movs	r3, #0
 800975a:	4604      	mov	r4, r0
 800975c:	4608      	mov	r0, r1
 800975e:	602b      	str	r3, [r5, #0]
 8009760:	f7f7 ff6c 	bl	800163c <_isatty>
 8009764:	1c43      	adds	r3, r0, #1
 8009766:	d102      	bne.n	800976e <_isatty_r+0x1a>
 8009768:	682b      	ldr	r3, [r5, #0]
 800976a:	b103      	cbz	r3, 800976e <_isatty_r+0x1a>
 800976c:	6023      	str	r3, [r4, #0]
 800976e:	bd38      	pop	{r3, r4, r5, pc}
 8009770:	20001c0c 	.word	0x20001c0c

08009774 <_init>:
 8009774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009776:	bf00      	nop
 8009778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800977a:	bc08      	pop	{r3}
 800977c:	469e      	mov	lr, r3
 800977e:	4770      	bx	lr

08009780 <_fini>:
 8009780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009782:	bf00      	nop
 8009784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009786:	bc08      	pop	{r3}
 8009788:	469e      	mov	lr, r3
 800978a:	4770      	bx	lr
