C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\synlog\report\adderlib8bit00_adderlib8bit00_fpga_mapper.xml  -top_level_module  adder8bitlib00  -flow mapping  -multisrs  -oedif  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\adderlib8bit00_adderlib8bit00.edi   -freq 1.000   D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\synwork\adderlib8bit00_adderlib8bit00_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\syntmp\adderlib8bit00_adderlib8bit00.plg  -osyn  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\adderlib8bit00_adderlib8bit00.srm  -prjdir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\  -prjname  proj_1  -log  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder8bitlib\adderlib8bit00\synlog\adderlib8bit00_adderlib8bit00_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\adderlib8bit00 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\adderlib8bit00_adderlib8bit00_fpga_mapper.xml -top_level_module adder8bitlib00 -flow mapping -multisrs -oedif ..\adderlib8bit00_adderlib8bit00.edi -freq 1.000 ..\synwork\adderlib8bit00_adderlib8bit00_prem.srd -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam adderlib8bit00_adderlib8bit00.plg -osyn ..\adderlib8bit00_adderlib8bit00.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\adderlib8bit00_adderlib8bit00_fpga_mapper.srr -jobname "fpga_mapper"
rc:0 success:1 runtime:2
file:..\adderlib8bit00_adderlib8bit00.edi|io:o|time:1550888109|size:17000|exec:0|csum:
file:..\synwork\adderlib8bit00_adderlib8bit00_prem.srd|io:i|time:1550888107|size:2037|exec:0|csum:039A0C8CE3B3C98EEB2AA279CD26FDDD
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501917816|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501917816|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:adderlib8bit00_adderlib8bit00.plg|io:o|time:1550888109|size:74|exec:0|csum:
file:..\adderlib8bit00_adderlib8bit00.srm|io:o|time:1550888108|size:4695|exec:0|csum:
file:..\synlog\adderlib8bit00_adderlib8bit00_fpga_mapper.srr|io:o|time:1550888109|size:7451|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501920714|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
