// Seed: 245963370
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13
);
  assign module_1.type_3 = 0;
endmodule
program module_1 (
    output logic id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    input uwire id_5,
    input tri id_6,
    input wire id_7
);
  tri1 id_9, id_10;
  for (id_11 = 1; -1; id_10 = id_9) always id_0 <= -1;
  id_12(
      -1, id_1, id_10
  );
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_7,
      id_5,
      id_6,
      id_4,
      id_6,
      id_1,
      id_10,
      id_9,
      id_1,
      id_1,
      id_6
  );
  assign id_11 = 1;
  assign id_4  = 1;
  wire id_13;
endmodule
