{
  "scopeName": "source.sv",
  "patterns": [
    {
      "include": "#blocks"
    },
    {
      "include": "#items"
    },
    {
      "include": "#Control flow"
    },
    {
      "include": "#data structure"
    },
    {
      "include": "#function"
    },
    {
      "include": "#comment signal"
    },
    {
      "include": "#comment multi"
    }
  ],
  "repository": {
    "blocks": {
      "patterns": [
        {
          "match": "\\b(begin|end|fork|join|join_any|join_none|always_comb|always_ff|always_latch|always|initial)\\b",
          "name": "keyword.control.systemverilog"
        }
      ]
    },
    "items": {
      "patterns": [
        {
          "match": "\\b(module|endmodule|interface|endinterface|program|endprogram|checker|endchecker|primitive|endprimitive|package|endpackage|subroutine|endsubroutine)\\b",
          "name": "keyword.control.systemverilog"
        }
      ]
    },
    "Control flow":{
      "patterns": [
        {
          "match":"\\b(if|else|case|casex|casez|default|endcase|for|while|repeat|break|continue|return|posedge|negedge|edge)\\b",
          "name":"keyword.control.systemverilog"
        }
      ]
    },
    "data structure":{
      "patterns": [
        {
          "match":"\\b(bit|byte|shortint|int|longint|logic|integer|reg|time|wire|struct|enum)\\b",
          "name":"keyword.control.systemverilog"
        }
      ]
    },
    "function":{
      "patterns": [
        {
          "match":"\\$(finish|stop|ln|log10|exp|sqrt|pow|floor|ceil|hypot|sin|cos|tan)\\b",
          "name":"keyword.control.systemverilog"
        }
      ]
    },
    "comment multi": {
      "begin": "/\\*",
      "end": "\\*/",
      "name": "comment.line.double-slash.systemverilog"
    },
    "comment signal":{
      "patterns":[
        {
          "match": "//.*$",
          "name": "comment.line.double-slash.systemverilog"
        }
      ]
    }
  }
}