
*** Running vivado
    with args -log top_gaussian_da.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_gaussian_da.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Nov 24 22:05:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_gaussian_da.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Vivado Projects/obc_da_project/obc_da_project.srcs/utils_1/imports/synth_1/obc_da_integer_9input.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Vivado Projects/obc_da_project/obc_da_project.srcs/utils_1/imports/synth_1/obc_da_integer_9input.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_gaussian_da -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.691 ; gain = 493.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_gaussian_da' [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Vivado Projects/obc_da_project/obc_da_project.runs/synth_1/.Xil/Vivado-30756-abhi/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Vivado Projects/obc_da_project/obc_da_project.runs/synth_1/.Xil/Vivado-30756-abhi/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'obc_da_integer_9input' [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:2]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:76]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:91]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:93]
INFO: [Common 17-14] Message 'Synth 8-311' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-251] [DUT] always block: clk=1'bx rst_n=1'bx state=x start=1'bx bit_pos=x done=1'bx [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'obc_da_integer_9input' (0#1) [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'top_gaussian_da' (0#1) [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:1]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:132]
WARNING: [Synth 8-6014] Unused sequential element lut_addr_reg was removed.  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:133]
WARNING: [Synth 8-6014] Unused sequential element sign_bit_reg was removed.  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv:134]
WARNING: [Synth 8-7137] Register fetch_cnt_reg in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:88]
WARNING: [Synth 8-7137] Register bram_addr_reg in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:21]
WARNING: [Synth 8-7137] Register window_reg[0] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[1] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[2] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[3] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[4] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[5] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[6] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[7] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register window_reg[8] in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:70]
WARNING: [Synth 8-7137] Register y_reg in module top_gaussian_da has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv:118]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.082 ; gain = 607.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.082 ; gain = 607.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.082 ; gain = 607.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1313.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado Projects/obc_da_project/obc_da_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_bram'
Finished Parsing XDC File [c:/Vivado Projects/obc_da_project/obc_da_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_bram'
Parsing XDC File [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/constrs_1/new/const.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/constrs_1/new/const.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Vivado Projects/obc_da_project/obc_da_project.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1368.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1368.945 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.652 ; gain = 666.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.652 ; gain = 666.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.652 ; gain = 666.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gaussian_da'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   FETCH |                               01 |                              001
                    CALC |                               10 |                              010
              NEXT_PIXEL |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gaussian_da'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.652 ; gain = 666.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  10 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	 257 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1385.551 ; gain = 679.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.914 ; gain = 817.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.461 ; gain = 856.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.742 ; gain = 857.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    54|
|4     |LUT1        |    19|
|5     |LUT2        |    86|
|6     |LUT3        |    57|
|7     |LUT4        |    73|
|8     |LUT5        |    55|
|9     |LUT6        |    38|
|10    |FDCE        |    99|
|11    |FDRE        |    45|
|12    |IBUF        |     3|
|13    |OBUF        |    33|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1774.492 ; gain = 1008.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1774.492 ; gain = 1068.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1783.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 52c9b21c
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1787.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado Projects/obc_da_project/obc_da_project.runs/synth_1/top_gaussian_da.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_gaussian_da_utilization_synth.rpt -pb top_gaussian_da_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 22:05:48 2025...
