// Seed: 3809662158
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input wor id_4
);
  wire id_6;
  parameter id_7 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd68
) (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input supply1 _id_5,
    input tri1 id_6
);
  id_8(
      -1'b0
  );
  logic [7:0][1 : 1] id_9;
  byte id_10;
  always id_9[id_5][-1] = 1;
  always_latch if ({-1, 1, 1, 1, -1 - -1'h0 | 1}) if (1) id_10 += id_4;
  genvar id_11;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_3,
      id_1,
      id_3
  );
  tri1 id_12;
  assign id_12 = -1;
endmodule
