
Moisture_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f844  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000008c  20000000  0000f844  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001024  2000008c  0000f8d0  0002008c  2**2
                  ALLOC
  3 .stack        00001000  200010b0  000108f4  0002008c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
  6 .debug_info   000540b8  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000071ff  00000000  00000000  000741f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000073bb  00000000  00000000  0007b3f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001588  00000000  00000000  000827b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000012d0  00000000  00000000  00083d3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012264  00000000  00000000  0008500a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000249dc  00000000  00000000  0009726e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008e1da  00000000  00000000  000bbc4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000050d4  00000000  00000000  00149e24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200020b0 	.word	0x200020b0
       4:	0000b939 	.word	0x0000b939
       8:	0000ba31 	.word	0x0000ba31
       c:	0000ba31 	.word	0x0000ba31
	...
      2c:	0000ba31 	.word	0x0000ba31
	...
      38:	0000ba31 	.word	0x0000ba31
      3c:	0000ba31 	.word	0x0000ba31
      40:	0000ba31 	.word	0x0000ba31
      44:	0000ba31 	.word	0x0000ba31
      48:	0000ba31 	.word	0x0000ba31
      4c:	00000f45 	.word	0x00000f45
      50:	0000a8f9 	.word	0x0000a8f9
      54:	0000ba31 	.word	0x0000ba31
      58:	0000ba31 	.word	0x0000ba31
      5c:	00002699 	.word	0x00002699
      60:	0000ba31 	.word	0x0000ba31
      64:	0000a6a9 	.word	0x0000a6a9
      68:	0000a6c1 	.word	0x0000a6c1
      6c:	0000a6d9 	.word	0x0000a6d9
      70:	0000a6f1 	.word	0x0000a6f1
      74:	0000a709 	.word	0x0000a709
      78:	0000a721 	.word	0x0000a721
      7c:	0000ba31 	.word	0x0000ba31
      80:	0000ba31 	.word	0x0000ba31
      84:	0000ba31 	.word	0x0000ba31
      88:	000098ed 	.word	0x000098ed
      8c:	00009901 	.word	0x00009901
      90:	00009915 	.word	0x00009915
	...
      9c:	0000ba31 	.word	0x0000ba31
      a0:	0000ba31 	.word	0x0000ba31
      a4:	00000000 	.word	0x00000000
      a8:	0000ba31 	.word	0x0000ba31
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000008c 	.word	0x2000008c
      d4:	00000000 	.word	0x00000000
      d8:	0000f844 	.word	0x0000f844

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000090 	.word	0x20000090
     108:	0000f844 	.word	0x0000f844
     10c:	0000f844 	.word	0x0000f844
     110:	00000000 	.word	0x00000000

00000114 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	2200      	movs	r2, #0
     120:	701a      	strb	r2, [r3, #0]
}
     122:	46c0      	nop			; (mov r8, r8)
     124:	46bd      	mov	sp, r7
     126:	b002      	add	sp, #8
     128:	bd80      	pop	{r7, pc}
     12a:	46c0      	nop			; (mov r8, r8)

0000012c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     12c:	b580      	push	{r7, lr}
     12e:	b082      	sub	sp, #8
     130:	af00      	add	r7, sp, #0
     132:	0002      	movs	r2, r0
     134:	6039      	str	r1, [r7, #0]
     136:	1dfb      	adds	r3, r7, #7
     138:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     13a:	1dfb      	adds	r3, r7, #7
     13c:	781b      	ldrb	r3, [r3, #0]
     13e:	2b01      	cmp	r3, #1
     140:	d00a      	beq.n	158 <system_apb_clock_set_mask+0x2c>
     142:	2b02      	cmp	r3, #2
     144:	d00f      	beq.n	166 <system_apb_clock_set_mask+0x3a>
     146:	2b00      	cmp	r3, #0
     148:	d114      	bne.n	174 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     14a:	4b0e      	ldr	r3, [pc, #56]	; (184 <system_apb_clock_set_mask+0x58>)
     14c:	4a0d      	ldr	r2, [pc, #52]	; (184 <system_apb_clock_set_mask+0x58>)
     14e:	6991      	ldr	r1, [r2, #24]
     150:	683a      	ldr	r2, [r7, #0]
     152:	430a      	orrs	r2, r1
     154:	619a      	str	r2, [r3, #24]
			break;
     156:	e00f      	b.n	178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     158:	4b0a      	ldr	r3, [pc, #40]	; (184 <system_apb_clock_set_mask+0x58>)
     15a:	4a0a      	ldr	r2, [pc, #40]	; (184 <system_apb_clock_set_mask+0x58>)
     15c:	69d1      	ldr	r1, [r2, #28]
     15e:	683a      	ldr	r2, [r7, #0]
     160:	430a      	orrs	r2, r1
     162:	61da      	str	r2, [r3, #28]
			break;
     164:	e008      	b.n	178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     166:	4b07      	ldr	r3, [pc, #28]	; (184 <system_apb_clock_set_mask+0x58>)
     168:	4a06      	ldr	r2, [pc, #24]	; (184 <system_apb_clock_set_mask+0x58>)
     16a:	6a11      	ldr	r1, [r2, #32]
     16c:	683a      	ldr	r2, [r7, #0]
     16e:	430a      	orrs	r2, r1
     170:	621a      	str	r2, [r3, #32]
			break;
     172:	e001      	b.n	178 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     174:	2317      	movs	r3, #23
     176:	e000      	b.n	17a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     178:	2300      	movs	r3, #0
}
     17a:	0018      	movs	r0, r3
     17c:	46bd      	mov	sp, r7
     17e:	b002      	add	sp, #8
     180:	bd80      	pop	{r7, pc}
     182:	46c0      	nop			; (mov r8, r8)
     184:	40000400 	.word	0x40000400

00000188 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     188:	b580      	push	{r7, lr}
     18a:	b082      	sub	sp, #8
     18c:	af00      	add	r7, sp, #0
     18e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     190:	687b      	ldr	r3, [r7, #4]
     192:	2280      	movs	r2, #128	; 0x80
     194:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     196:	687b      	ldr	r3, [r7, #4]
     198:	2200      	movs	r2, #0
     19a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     19c:	687b      	ldr	r3, [r7, #4]
     19e:	2201      	movs	r2, #1
     1a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     1a2:	687b      	ldr	r3, [r7, #4]
     1a4:	2200      	movs	r2, #0
     1a6:	70da      	strb	r2, [r3, #3]
}
     1a8:	46c0      	nop			; (mov r8, r8)
     1aa:	46bd      	mov	sp, r7
     1ac:	b002      	add	sp, #8
     1ae:	bd80      	pop	{r7, pc}

000001b0 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
     1b0:	b580      	push	{r7, lr}
     1b2:	b082      	sub	sp, #8
     1b4:	af00      	add	r7, sp, #0
     1b6:	0002      	movs	r2, r0
     1b8:	1dfb      	adds	r3, r7, #7
     1ba:	701a      	strb	r2, [r3, #0]
	switch (vref) {
     1bc:	1dfb      	adds	r3, r7, #7
     1be:	781b      	ldrb	r3, [r3, #0]
     1c0:	2b00      	cmp	r3, #0
     1c2:	d002      	beq.n	1ca <system_voltage_reference_enable+0x1a>
     1c4:	2b01      	cmp	r3, #1
     1c6:	d007      	beq.n	1d8 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
     1c8:	e00d      	b.n	1e6 <system_voltage_reference_enable+0x36>
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
     1ca:	4b08      	ldr	r3, [pc, #32]	; (1ec <system_voltage_reference_enable+0x3c>)
     1cc:	4a07      	ldr	r2, [pc, #28]	; (1ec <system_voltage_reference_enable+0x3c>)
     1ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
     1d0:	2102      	movs	r1, #2
     1d2:	430a      	orrs	r2, r1
     1d4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     1d6:	e006      	b.n	1e6 <system_voltage_reference_enable+0x36>

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <system_voltage_reference_enable+0x3c>)
     1da:	4a04      	ldr	r2, [pc, #16]	; (1ec <system_voltage_reference_enable+0x3c>)
     1dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
     1de:	2104      	movs	r1, #4
     1e0:	430a      	orrs	r2, r1
     1e2:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     1e4:	46c0      	nop			; (mov r8, r8)

		default:
			Assert(false);
			return;
	}
}
     1e6:	46bd      	mov	sp, r7
     1e8:	b002      	add	sp, #8
     1ea:	bd80      	pop	{r7, pc}
     1ec:	40000800 	.word	0x40000800

000001f0 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
     1f0:	b580      	push	{r7, lr}
     1f2:	b084      	sub	sp, #16
     1f4:	af00      	add	r7, sp, #0
     1f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1f8:	687b      	ldr	r3, [r7, #4]
     1fa:	681b      	ldr	r3, [r3, #0]
     1fc:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1fe:	68fb      	ldr	r3, [r7, #12]
     200:	7e5b      	ldrb	r3, [r3, #25]
     202:	b2db      	uxtb	r3, r3
     204:	b25b      	sxtb	r3, r3
     206:	2b00      	cmp	r3, #0
     208:	da01      	bge.n	20e <adc_is_syncing+0x1e>
		return true;
     20a:	2301      	movs	r3, #1
     20c:	e000      	b.n	210 <adc_is_syncing+0x20>
	}

	return false;
     20e:	2300      	movs	r3, #0
}
     210:	0018      	movs	r0, r3
     212:	46bd      	mov	sp, r7
     214:	b004      	add	sp, #16
     216:	bd80      	pop	{r7, pc}

00000218 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     218:	b580      	push	{r7, lr}
     21a:	b082      	sub	sp, #8
     21c:	af00      	add	r7, sp, #0
     21e:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     220:	687b      	ldr	r3, [r7, #4]
     222:	2200      	movs	r2, #0
     224:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     226:	687b      	ldr	r3, [r7, #4]
     228:	2200      	movs	r2, #0
     22a:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     22c:	687b      	ldr	r3, [r7, #4]
     22e:	2200      	movs	r2, #0
     230:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     232:	687b      	ldr	r3, [r7, #4]
     234:	2200      	movs	r2, #0
     236:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     238:	687b      	ldr	r3, [r7, #4]
     23a:	2200      	movs	r2, #0
     23c:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
     23e:	687b      	ldr	r3, [r7, #4]
     240:	2200      	movs	r2, #0
     242:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
     244:	687b      	ldr	r3, [r7, #4]
     246:	2200      	movs	r2, #0
     248:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     24a:	687b      	ldr	r3, [r7, #4]
     24c:	2200      	movs	r2, #0
     24e:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
     250:	687b      	ldr	r3, [r7, #4]
     252:	2206      	movs	r2, #6
     254:	731a      	strb	r2, [r3, #12]
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     256:	687b      	ldr	r3, [r7, #4]
     258:	22c0      	movs	r2, #192	; 0xc0
     25a:	0152      	lsls	r2, r2, #5
     25c:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     25e:	687b      	ldr	r3, [r7, #4]
     260:	2200      	movs	r2, #0
     262:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     264:	687b      	ldr	r3, [r7, #4]
     266:	2200      	movs	r2, #0
     268:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
     26a:	687b      	ldr	r3, [r7, #4]
     26c:	2200      	movs	r2, #0
     26e:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
     270:	687b      	ldr	r3, [r7, #4]
     272:	2200      	movs	r2, #0
     274:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
     276:	687b      	ldr	r3, [r7, #4]
     278:	2200      	movs	r2, #0
     27a:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     27c:	687b      	ldr	r3, [r7, #4]
     27e:	222a      	movs	r2, #42	; 0x2a
     280:	2100      	movs	r1, #0
     282:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
     284:	687b      	ldr	r3, [r7, #4]
     286:	2200      	movs	r2, #0
     288:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
     28a:	687b      	ldr	r3, [r7, #4]
     28c:	2200      	movs	r2, #0
     28e:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
     290:	687b      	ldr	r3, [r7, #4]
     292:	2224      	movs	r2, #36	; 0x24
     294:	2100      	movs	r1, #0
     296:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     298:	687b      	ldr	r3, [r7, #4]
     29a:	2200      	movs	r2, #0
     29c:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     29e:	687b      	ldr	r3, [r7, #4]
     2a0:	2200      	movs	r2, #0
     2a2:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	2200      	movs	r2, #0
     2a8:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
     2aa:	687b      	ldr	r3, [r7, #4]
     2ac:	222b      	movs	r2, #43	; 0x2b
     2ae:	2100      	movs	r1, #0
     2b0:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
     2b2:	687b      	ldr	r3, [r7, #4]
     2b4:	222c      	movs	r2, #44	; 0x2c
     2b6:	2100      	movs	r1, #0
     2b8:	5499      	strb	r1, [r3, r2]
}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	46bd      	mov	sp, r7
     2be:	b002      	add	sp, #8
     2c0:	bd80      	pop	{r7, pc}
     2c2:	46c0      	nop			; (mov r8, r8)

000002c4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
     2c4:	b580      	push	{r7, lr}
     2c6:	b098      	sub	sp, #96	; 0x60
     2c8:	af00      	add	r7, sp, #0
     2ca:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     2cc:	230c      	movs	r3, #12
     2ce:	18fa      	adds	r2, r7, r3
     2d0:	4b15      	ldr	r3, [pc, #84]	; (328 <_adc_configure_ain_pin+0x64>)
     2d2:	0010      	movs	r0, r2
     2d4:	0019      	movs	r1, r3
     2d6:	2350      	movs	r3, #80	; 0x50
     2d8:	001a      	movs	r2, r3
     2da:	4b14      	ldr	r3, [pc, #80]	; (32c <_adc_configure_ain_pin+0x68>)
     2dc:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
     2de:	4b14      	ldr	r3, [pc, #80]	; (330 <_adc_configure_ain_pin+0x6c>)
     2e0:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2e2:	687b      	ldr	r3, [r7, #4]
     2e4:	2b13      	cmp	r3, #19
     2e6:	d81a      	bhi.n	31e <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2e8:	230c      	movs	r3, #12
     2ea:	18fb      	adds	r3, r7, r3
     2ec:	687a      	ldr	r2, [r7, #4]
     2ee:	0092      	lsls	r2, r2, #2
     2f0:	58d3      	ldr	r3, [r2, r3]
     2f2:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
     2f4:	2308      	movs	r3, #8
     2f6:	18fb      	adds	r3, r7, r3
     2f8:	0018      	movs	r0, r3
     2fa:	4b0e      	ldr	r3, [pc, #56]	; (334 <_adc_configure_ain_pin+0x70>)
     2fc:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2fe:	2308      	movs	r3, #8
     300:	18fb      	adds	r3, r7, r3
     302:	2200      	movs	r2, #0
     304:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
     306:	2308      	movs	r3, #8
     308:	18fb      	adds	r3, r7, r3
     30a:	2201      	movs	r2, #1
     30c:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     30e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     310:	b2db      	uxtb	r3, r3
     312:	2208      	movs	r2, #8
     314:	18ba      	adds	r2, r7, r2
     316:	0011      	movs	r1, r2
     318:	0018      	movs	r0, r3
     31a:	4b07      	ldr	r3, [pc, #28]	; (338 <_adc_configure_ain_pin+0x74>)
     31c:	4798      	blx	r3
	}
}
     31e:	46c0      	nop			; (mov r8, r8)
     320:	46bd      	mov	sp, r7
     322:	b018      	add	sp, #96	; 0x60
     324:	bd80      	pop	{r7, pc}
     326:	46c0      	nop			; (mov r8, r8)
     328:	0000f3dc 	.word	0x0000f3dc
     32c:	0000e491 	.word	0x0000e491
     330:	0000ffff 	.word	0x0000ffff
     334:	00000189 	.word	0x00000189
     338:	0000b8b1 	.word	0x0000b8b1

0000033c <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
     33c:	b5f0      	push	{r4, r5, r6, r7, lr}
     33e:	b089      	sub	sp, #36	; 0x24
     340:	af00      	add	r7, sp, #0
     342:	6078      	str	r0, [r7, #4]
     344:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
     346:	231f      	movs	r3, #31
     348:	18fb      	adds	r3, r7, r3
     34a:	2200      	movs	r2, #0
     34c:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
     34e:	2310      	movs	r3, #16
     350:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     352:	2317      	movs	r3, #23
     354:	18fb      	adds	r3, r7, r3
     356:	2200      	movs	r2, #0
     358:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_REVISION_Msk) >> DSU_DID_REVISION_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     35a:	687b      	ldr	r3, [r7, #4]
     35c:	681b      	ldr	r3, [r3, #0]
     35e:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     360:	230c      	movs	r3, #12
     362:	18fb      	adds	r3, r7, r3
     364:	0018      	movs	r0, r3
     366:	4bce      	ldr	r3, [pc, #824]	; (6a0 <_adc_set_config+0x364>)
     368:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
     36a:	683b      	ldr	r3, [r7, #0]
     36c:	781a      	ldrb	r2, [r3, #0]
     36e:	230c      	movs	r3, #12
     370:	18fb      	adds	r3, r7, r3
     372:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     374:	230c      	movs	r3, #12
     376:	18fb      	adds	r3, r7, r3
     378:	0019      	movs	r1, r3
     37a:	201e      	movs	r0, #30
     37c:	4bc9      	ldr	r3, [pc, #804]	; (6a4 <_adc_set_config+0x368>)
     37e:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     380:	201e      	movs	r0, #30
     382:	4bc9      	ldr	r3, [pc, #804]	; (6a8 <_adc_set_config+0x36c>)
     384:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     386:	683b      	ldr	r3, [r7, #0]
     388:	222c      	movs	r2, #44	; 0x2c
     38a:	5c9b      	ldrb	r3, [r3, r2]
     38c:	2b00      	cmp	r3, #0
     38e:	d040      	beq.n	412 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
     390:	2316      	movs	r3, #22
     392:	18fb      	adds	r3, r7, r3
     394:	683a      	ldr	r2, [r7, #0]
     396:	212b      	movs	r1, #43	; 0x2b
     398:	5c52      	ldrb	r2, [r2, r1]
     39a:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     39c:	683b      	ldr	r3, [r7, #0]
     39e:	7b19      	ldrb	r1, [r3, #12]
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     3a0:	2315      	movs	r3, #21
     3a2:	18fb      	adds	r3, r7, r3
     3a4:	2216      	movs	r2, #22
     3a6:	18ba      	adds	r2, r7, r2
     3a8:	7812      	ldrb	r2, [r2, #0]
     3aa:	188a      	adds	r2, r1, r2
     3ac:	701a      	strb	r2, [r3, #0]
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
     3ae:	683b      	ldr	r3, [r7, #0]
     3b0:	222c      	movs	r2, #44	; 0x2c
     3b2:	5c99      	ldrb	r1, [r3, r2]
	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     3b4:	230f      	movs	r3, #15
     3b6:	18fb      	adds	r3, r7, r3
     3b8:	2215      	movs	r2, #21
     3ba:	18ba      	adds	r2, r7, r2
     3bc:	7812      	ldrb	r2, [r2, #0]
     3be:	188a      	adds	r2, r1, r2
     3c0:	701a      	strb	r2, [r3, #0]
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     3c2:	e018      	b.n	3f6 <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     3c4:	2316      	movs	r3, #22
     3c6:	18fb      	adds	r3, r7, r3
     3c8:	781b      	ldrb	r3, [r3, #0]
     3ca:	220f      	movs	r2, #15
     3cc:	4013      	ands	r3, r2
     3ce:	683a      	ldr	r2, [r7, #0]
     3d0:	7b12      	ldrb	r2, [r2, #12]
     3d2:	189b      	adds	r3, r3, r2
     3d4:	0018      	movs	r0, r3
     3d6:	4bb5      	ldr	r3, [pc, #724]	; (6ac <_adc_set_config+0x370>)
     3d8:	4798      	blx	r3
			start_pin++;
     3da:	2315      	movs	r3, #21
     3dc:	18fb      	adds	r3, r7, r3
     3de:	781a      	ldrb	r2, [r3, #0]
     3e0:	2315      	movs	r3, #21
     3e2:	18fb      	adds	r3, r7, r3
     3e4:	3201      	adds	r2, #1
     3e6:	701a      	strb	r2, [r3, #0]
			offset++;
     3e8:	2316      	movs	r3, #22
     3ea:	18fb      	adds	r3, r7, r3
     3ec:	781a      	ldrb	r2, [r3, #0]
     3ee:	2316      	movs	r3, #22
     3f0:	18fb      	adds	r3, r7, r3
     3f2:	3201      	adds	r2, #1
     3f4:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     3f6:	2315      	movs	r3, #21
     3f8:	18fa      	adds	r2, r7, r3
     3fa:	230f      	movs	r3, #15
     3fc:	18fb      	adds	r3, r7, r3
     3fe:	7812      	ldrb	r2, [r2, #0]
     400:	781b      	ldrb	r3, [r3, #0]
     402:	429a      	cmp	r2, r3
     404:	d3de      	bcc.n	3c4 <_adc_set_config+0x88>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     406:	683b      	ldr	r3, [r7, #0]
     408:	89db      	ldrh	r3, [r3, #14]
     40a:	0018      	movs	r0, r3
     40c:	4ba7      	ldr	r3, [pc, #668]	; (6ac <_adc_set_config+0x370>)
     40e:	4798      	blx	r3
     410:	e009      	b.n	426 <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
     412:	683b      	ldr	r3, [r7, #0]
     414:	7b1b      	ldrb	r3, [r3, #12]
     416:	0018      	movs	r0, r3
     418:	4ba4      	ldr	r3, [pc, #656]	; (6ac <_adc_set_config+0x370>)
     41a:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
     41c:	683b      	ldr	r3, [r7, #0]
     41e:	89db      	ldrh	r3, [r3, #14]
     420:	0018      	movs	r0, r3
     422:	4ba2      	ldr	r3, [pc, #648]	; (6ac <_adc_set_config+0x370>)
     424:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     426:	683b      	ldr	r3, [r7, #0]
     428:	7d5b      	ldrb	r3, [r3, #21]
     42a:	009b      	lsls	r3, r3, #2
     42c:	b2da      	uxtb	r2, r3
     42e:	693b      	ldr	r3, [r7, #16]
     430:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     432:	683b      	ldr	r3, [r7, #0]
     434:	7d9b      	ldrb	r3, [r3, #22]
     436:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     438:	b25a      	sxtb	r2, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);
     43a:	683b      	ldr	r3, [r7, #0]
     43c:	785b      	ldrb	r3, [r3, #1]

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     43e:	b25b      	sxtb	r3, r3
     440:	4313      	orrs	r3, r2
     442:	b25b      	sxtb	r3, r3
     444:	b2da      	uxtb	r2, r3
     446:	693b      	ldr	r3, [r7, #16]
     448:	705a      	strb	r2, [r3, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     44a:	683b      	ldr	r3, [r7, #0]
     44c:	791b      	ldrb	r3, [r3, #4]
     44e:	2b34      	cmp	r3, #52	; 0x34
     450:	d846      	bhi.n	4e0 <_adc_set_config+0x1a4>
     452:	009a      	lsls	r2, r3, #2
     454:	4b96      	ldr	r3, [pc, #600]	; (6b0 <_adc_set_config+0x374>)
     456:	18d3      	adds	r3, r2, r3
     458:	681b      	ldr	r3, [r3, #0]
     45a:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     45c:	231f      	movs	r3, #31
     45e:	18fb      	adds	r3, r7, r3
     460:	683a      	ldr	r2, [r7, #0]
     462:	7c52      	ldrb	r2, [r2, #17]
     464:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
     466:	2317      	movs	r3, #23
     468:	18fb      	adds	r3, r7, r3
     46a:	683a      	ldr	r2, [r7, #0]
     46c:	7c12      	ldrb	r2, [r2, #16]
     46e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     470:	2310      	movs	r3, #16
     472:	61bb      	str	r3, [r7, #24]
		break;
     474:	e036      	b.n	4e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     476:	231f      	movs	r3, #31
     478:	18fb      	adds	r3, r7, r3
     47a:	2201      	movs	r2, #1
     47c:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     47e:	2317      	movs	r3, #23
     480:	18fb      	adds	r3, r7, r3
     482:	2202      	movs	r2, #2
     484:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     486:	2310      	movs	r3, #16
     488:	61bb      	str	r3, [r7, #24]
		break;
     48a:	e02b      	b.n	4e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     48c:	231f      	movs	r3, #31
     48e:	18fb      	adds	r3, r7, r3
     490:	2202      	movs	r2, #2
     492:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     494:	2317      	movs	r3, #23
     496:	18fb      	adds	r3, r7, r3
     498:	2204      	movs	r2, #4
     49a:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     49c:	2310      	movs	r3, #16
     49e:	61bb      	str	r3, [r7, #24]
		break;
     4a0:	e020      	b.n	4e4 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     4a2:	231f      	movs	r3, #31
     4a4:	18fb      	adds	r3, r7, r3
     4a6:	2201      	movs	r2, #1
     4a8:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     4aa:	2317      	movs	r3, #23
     4ac:	18fb      	adds	r3, r7, r3
     4ae:	2206      	movs	r2, #6
     4b0:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     4b2:	2310      	movs	r3, #16
     4b4:	61bb      	str	r3, [r7, #24]
		break;
     4b6:	e015      	b.n	4e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     4b8:	231f      	movs	r3, #31
     4ba:	18fb      	adds	r3, r7, r3
     4bc:	2200      	movs	r2, #0
     4be:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     4c0:	2317      	movs	r3, #23
     4c2:	18fb      	adds	r3, r7, r3
     4c4:	2208      	movs	r2, #8
     4c6:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     4c8:	2310      	movs	r3, #16
     4ca:	61bb      	str	r3, [r7, #24]
		break;
     4cc:	e00a      	b.n	4e4 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     4ce:	2330      	movs	r3, #48	; 0x30
     4d0:	61bb      	str	r3, [r7, #24]
		break;
     4d2:	e007      	b.n	4e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     4d4:	2320      	movs	r3, #32
     4d6:	61bb      	str	r3, [r7, #24]
		break;
     4d8:	e004      	b.n	4e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     4da:	2300      	movs	r3, #0
     4dc:	61bb      	str	r3, [r7, #24]
		break;
     4de:	e001      	b.n	4e4 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     4e0:	2317      	movs	r3, #23
     4e2:	e1ae      	b.n	842 <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     4e4:	231f      	movs	r3, #31
     4e6:	18fb      	adds	r3, r7, r3
     4e8:	781b      	ldrb	r3, [r3, #0]
     4ea:	011b      	lsls	r3, r3, #4
     4ec:	b2db      	uxtb	r3, r3
     4ee:	2270      	movs	r2, #112	; 0x70
     4f0:	4013      	ands	r3, r2
     4f2:	b2da      	uxtb	r2, r3
     4f4:	2317      	movs	r3, #23
     4f6:	18fb      	adds	r3, r7, r3
     4f8:	781b      	ldrb	r3, [r3, #0]
     4fa:	4313      	orrs	r3, r2
     4fc:	b2da      	uxtb	r2, r3
     4fe:	693b      	ldr	r3, [r7, #16]
     500:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     502:	683b      	ldr	r3, [r7, #0]
     504:	7ddb      	ldrb	r3, [r3, #23]
     506:	2b3f      	cmp	r3, #63	; 0x3f
     508:	d901      	bls.n	50e <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
     50a:	2317      	movs	r3, #23
     50c:	e199      	b.n	842 <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
     50e:	683b      	ldr	r3, [r7, #0]
     510:	7dda      	ldrb	r2, [r3, #23]
	/* Check validity of sample length value */
	if (config->sample_length > 63) {
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     512:	693b      	ldr	r3, [r7, #16]
     514:	70da      	strb	r2, [r3, #3]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     516:	46c0      	nop			; (mov r8, r8)
     518:	687b      	ldr	r3, [r7, #4]
     51a:	0018      	movs	r0, r3
     51c:	4b65      	ldr	r3, [pc, #404]	; (6b4 <_adc_set_config+0x378>)
     51e:	4798      	blx	r3
     520:	1e03      	subs	r3, r0, #0
     522:	d1f9      	bne.n	518 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
     524:	683b      	ldr	r3, [r7, #0]
     526:	885a      	ldrh	r2, [r3, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     528:	69bb      	ldr	r3, [r7, #24]
     52a:	b29b      	uxth	r3, r3
     52c:	4313      	orrs	r3, r2
     52e:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     530:	683b      	ldr	r3, [r7, #0]
     532:	2124      	movs	r1, #36	; 0x24
     534:	5c5b      	ldrb	r3, [r3, r1]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     536:	b29b      	uxth	r3, r3
     538:	00db      	lsls	r3, r3, #3
     53a:	b29b      	uxth	r3, r3
     53c:	4313      	orrs	r3, r2
     53e:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     540:	683b      	ldr	r3, [r7, #0]
     542:	7d1b      	ldrb	r3, [r3, #20]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     544:	b29b      	uxth	r3, r3
     546:	009b      	lsls	r3, r3, #2
     548:	b29b      	uxth	r3, r3
     54a:	4313      	orrs	r3, r2
     54c:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     54e:	683b      	ldr	r3, [r7, #0]
     550:	7c9b      	ldrb	r3, [r3, #18]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     552:	b29b      	uxth	r3, r3
     554:	18db      	adds	r3, r3, r3
     556:	b29b      	uxth	r3, r3
     558:	4313      	orrs	r3, r2
     55a:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     55c:	683b      	ldr	r3, [r7, #0]
     55e:	7cdb      	ldrb	r3, [r3, #19]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     560:	b29b      	uxth	r3, r3
     562:	4313      	orrs	r3, r2
     564:	b29a      	uxth	r2, r3
     566:	693b      	ldr	r3, [r7, #16]
     568:	809a      	strh	r2, [r3, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     56a:	683b      	ldr	r3, [r7, #0]
     56c:	7e1b      	ldrb	r3, [r3, #24]
     56e:	2b00      	cmp	r3, #0
     570:	d100      	bne.n	574 <_adc_set_config+0x238>
     572:	e0c4      	b.n	6fe <_adc_set_config+0x3c2>
		switch (resolution) {
     574:	69bb      	ldr	r3, [r7, #24]
     576:	2b10      	cmp	r3, #16
     578:	d100      	bne.n	57c <_adc_set_config+0x240>
     57a:	e076      	b.n	66a <_adc_set_config+0x32e>
     57c:	d802      	bhi.n	584 <_adc_set_config+0x248>
     57e:	2b00      	cmp	r3, #0
     580:	d04d      	beq.n	61e <_adc_set_config+0x2e2>
     582:	e0bc      	b.n	6fe <_adc_set_config+0x3c2>
     584:	2b20      	cmp	r3, #32
     586:	d023      	beq.n	5d0 <_adc_set_config+0x294>
     588:	2b30      	cmp	r3, #48	; 0x30
     58a:	d000      	beq.n	58e <_adc_set_config+0x252>
     58c:	e0b7      	b.n	6fe <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     58e:	683b      	ldr	r3, [r7, #0]
     590:	7cdb      	ldrb	r3, [r3, #19]
     592:	2b00      	cmp	r3, #0
     594:	d011      	beq.n	5ba <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
     596:	683b      	ldr	r3, [r7, #0]
     598:	69db      	ldr	r3, [r3, #28]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     59a:	2b7f      	cmp	r3, #127	; 0x7f
     59c:	dc0b      	bgt.n	5b6 <_adc_set_config+0x27a>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     59e:	683b      	ldr	r3, [r7, #0]
     5a0:	69db      	ldr	r3, [r3, #28]
	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
     5a2:	3380      	adds	r3, #128	; 0x80
     5a4:	db07      	blt.n	5b6 <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
     5a6:	683b      	ldr	r3, [r7, #0]
     5a8:	6a1b      	ldr	r3, [r3, #32]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     5aa:	2b7f      	cmp	r3, #127	; 0x7f
     5ac:	dc03      	bgt.n	5b6 <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
     5ae:	683b      	ldr	r3, [r7, #0]
     5b0:	6a1b      	ldr	r3, [r3, #32]
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
     5b2:	3380      	adds	r3, #128	; 0x80
     5b4:	da01      	bge.n	5ba <_adc_set_config+0x27e>
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     5b6:	2317      	movs	r3, #23
     5b8:	e143      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
     5ba:	683b      	ldr	r3, [r7, #0]
     5bc:	69db      	ldr	r3, [r3, #28]
     5be:	2bff      	cmp	r3, #255	; 0xff
     5c0:	dc04      	bgt.n	5cc <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
     5c2:	683b      	ldr	r3, [r7, #0]
     5c4:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     5c6:	2bff      	cmp	r3, #255	; 0xff
     5c8:	dc00      	bgt.n	5cc <_adc_set_config+0x290>
     5ca:	e091      	b.n	6f0 <_adc_set_config+0x3b4>
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     5cc:	2317      	movs	r3, #23
     5ce:	e138      	b.n	842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     5d0:	683b      	ldr	r3, [r7, #0]
     5d2:	7cdb      	ldrb	r3, [r3, #19]
     5d4:	2b00      	cmp	r3, #0
     5d6:	d015      	beq.n	604 <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
     5d8:	683b      	ldr	r3, [r7, #0]
     5da:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     5dc:	4a36      	ldr	r2, [pc, #216]	; (6b8 <_adc_set_config+0x37c>)
     5de:	4293      	cmp	r3, r2
     5e0:	dc0e      	bgt.n	600 <_adc_set_config+0x2c4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     5e2:	683b      	ldr	r3, [r7, #0]
     5e4:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
     5e6:	4a35      	ldr	r2, [pc, #212]	; (6bc <_adc_set_config+0x380>)
     5e8:	4293      	cmp	r3, r2
     5ea:	db09      	blt.n	600 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     5ec:	683b      	ldr	r3, [r7, #0]
     5ee:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     5f0:	4a31      	ldr	r2, [pc, #196]	; (6b8 <_adc_set_config+0x37c>)
     5f2:	4293      	cmp	r3, r2
     5f4:	dc04      	bgt.n	600 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
     5f6:	683b      	ldr	r3, [r7, #0]
     5f8:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     5fa:	4a30      	ldr	r2, [pc, #192]	; (6bc <_adc_set_config+0x380>)
     5fc:	4293      	cmp	r3, r2
     5fe:	da01      	bge.n	604 <_adc_set_config+0x2c8>
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     600:	2317      	movs	r3, #23
     602:	e11e      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
     604:	683b      	ldr	r3, [r7, #0]
     606:	69db      	ldr	r3, [r3, #28]
     608:	4a2d      	ldr	r2, [pc, #180]	; (6c0 <_adc_set_config+0x384>)
     60a:	4293      	cmp	r3, r2
     60c:	dc05      	bgt.n	61a <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
     60e:	683b      	ldr	r3, [r7, #0]
     610:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     612:	4a2b      	ldr	r2, [pc, #172]	; (6c0 <_adc_set_config+0x384>)
     614:	4293      	cmp	r3, r2
     616:	dc00      	bgt.n	61a <_adc_set_config+0x2de>
     618:	e06c      	b.n	6f4 <_adc_set_config+0x3b8>
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     61a:	2317      	movs	r3, #23
     61c:	e111      	b.n	842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     61e:	683b      	ldr	r3, [r7, #0]
     620:	7cdb      	ldrb	r3, [r3, #19]
     622:	2b00      	cmp	r3, #0
     624:	d015      	beq.n	652 <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
     626:	683b      	ldr	r3, [r7, #0]
     628:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     62a:	4a26      	ldr	r2, [pc, #152]	; (6c4 <_adc_set_config+0x388>)
     62c:	4293      	cmp	r3, r2
     62e:	dc0e      	bgt.n	64e <_adc_set_config+0x312>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     630:	683b      	ldr	r3, [r7, #0]
     632:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
     634:	4a24      	ldr	r2, [pc, #144]	; (6c8 <_adc_set_config+0x38c>)
     636:	4293      	cmp	r3, r2
     638:	db09      	blt.n	64e <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
     63a:	683b      	ldr	r3, [r7, #0]
     63c:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     63e:	4a21      	ldr	r2, [pc, #132]	; (6c4 <_adc_set_config+0x388>)
     640:	4293      	cmp	r3, r2
     642:	dc04      	bgt.n	64e <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
     644:	683b      	ldr	r3, [r7, #0]
     646:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
     648:	4a1f      	ldr	r2, [pc, #124]	; (6c8 <_adc_set_config+0x38c>)
     64a:	4293      	cmp	r3, r2
     64c:	da01      	bge.n	652 <_adc_set_config+0x316>
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     64e:	2317      	movs	r3, #23
     650:	e0f7      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
     652:	683b      	ldr	r3, [r7, #0]
     654:	69db      	ldr	r3, [r3, #28]
     656:	4a1d      	ldr	r2, [pc, #116]	; (6cc <_adc_set_config+0x390>)
     658:	4293      	cmp	r3, r2
     65a:	dc04      	bgt.n	666 <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
     65c:	683b      	ldr	r3, [r7, #0]
     65e:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     660:	4a1a      	ldr	r2, [pc, #104]	; (6cc <_adc_set_config+0x390>)
     662:	4293      	cmp	r3, r2
     664:	dd48      	ble.n	6f8 <_adc_set_config+0x3bc>
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     666:	2317      	movs	r3, #23
     668:	e0eb      	b.n	842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     66a:	683b      	ldr	r3, [r7, #0]
     66c:	7cdb      	ldrb	r3, [r3, #19]
     66e:	2b00      	cmp	r3, #0
     670:	d032      	beq.n	6d8 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
     672:	683b      	ldr	r3, [r7, #0]
     674:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     676:	4a16      	ldr	r2, [pc, #88]	; (6d0 <_adc_set_config+0x394>)
     678:	4293      	cmp	r3, r2
     67a:	dc0e      	bgt.n	69a <_adc_set_config+0x35e>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     67c:	683b      	ldr	r3, [r7, #0]
     67e:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
     680:	4a14      	ldr	r2, [pc, #80]	; (6d4 <_adc_set_config+0x398>)
     682:	4293      	cmp	r3, r2
     684:	db09      	blt.n	69a <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
     686:	683b      	ldr	r3, [r7, #0]
     688:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     68a:	4a11      	ldr	r2, [pc, #68]	; (6d0 <_adc_set_config+0x394>)
     68c:	4293      	cmp	r3, r2
     68e:	dc04      	bgt.n	69a <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
     690:	683b      	ldr	r3, [r7, #0]
     692:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
     694:	4a0f      	ldr	r2, [pc, #60]	; (6d4 <_adc_set_config+0x398>)
     696:	4293      	cmp	r3, r2
     698:	da1e      	bge.n	6d8 <_adc_set_config+0x39c>
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     69a:	2317      	movs	r3, #23
     69c:	e0d1      	b.n	842 <_adc_set_config+0x506>
     69e:	46c0      	nop			; (mov r8, r8)
     6a0:	00000115 	.word	0x00000115
     6a4:	0000b5c5 	.word	0x0000b5c5
     6a8:	0000b609 	.word	0x0000b609
     6ac:	000002c5 	.word	0x000002c5
     6b0:	0000f42c 	.word	0x0000f42c
     6b4:	000001f1 	.word	0x000001f1
     6b8:	000001ff 	.word	0x000001ff
     6bc:	fffffe00 	.word	0xfffffe00
     6c0:	000003ff 	.word	0x000003ff
     6c4:	000007ff 	.word	0x000007ff
     6c8:	fffff800 	.word	0xfffff800
     6cc:	00000fff 	.word	0x00000fff
     6d0:	00007fff 	.word	0x00007fff
     6d4:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
     6d8:	683b      	ldr	r3, [r7, #0]
     6da:	69db      	ldr	r3, [r3, #28]
     6dc:	4a5b      	ldr	r2, [pc, #364]	; (84c <_adc_set_config+0x510>)
     6de:	4293      	cmp	r3, r2
     6e0:	dc04      	bgt.n	6ec <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     6e6:	4a59      	ldr	r2, [pc, #356]	; (84c <_adc_set_config+0x510>)
     6e8:	4293      	cmp	r3, r2
     6ea:	dd07      	ble.n	6fc <_adc_set_config+0x3c0>
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     6ec:	2317      	movs	r3, #23
     6ee:	e0a8      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     6f0:	46c0      	nop			; (mov r8, r8)
     6f2:	e004      	b.n	6fe <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     6f4:	46c0      	nop			; (mov r8, r8)
     6f6:	e002      	b.n	6fe <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     6f8:	46c0      	nop			; (mov r8, r8)
     6fa:	e000      	b.n	6fe <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     6fc:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	687b      	ldr	r3, [r7, #4]
     702:	0018      	movs	r0, r3
     704:	4b52      	ldr	r3, [pc, #328]	; (850 <_adc_set_config+0x514>)
     706:	4798      	blx	r3
     708:	1e03      	subs	r3, r0, #0
     70a:	d1f9      	bne.n	700 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     70c:	683b      	ldr	r3, [r7, #0]
     70e:	7e1a      	ldrb	r2, [r3, #24]
     710:	693b      	ldr	r3, [r7, #16]
     712:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
     714:	46c0      	nop			; (mov r8, r8)
     716:	687b      	ldr	r3, [r7, #4]
     718:	0018      	movs	r0, r3
     71a:	4b4d      	ldr	r3, [pc, #308]	; (850 <_adc_set_config+0x514>)
     71c:	4798      	blx	r3
     71e:	1e03      	subs	r3, r0, #0
     720:	d1f9      	bne.n	716 <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
     722:	683b      	ldr	r3, [r7, #0]
     724:	69db      	ldr	r3, [r3, #28]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     726:	b29a      	uxth	r2, r3
     728:	693b      	ldr	r3, [r7, #16]
     72a:	839a      	strh	r2, [r3, #28]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     72c:	46c0      	nop			; (mov r8, r8)
     72e:	687b      	ldr	r3, [r7, #4]
     730:	0018      	movs	r0, r3
     732:	4b47      	ldr	r3, [pc, #284]	; (850 <_adc_set_config+0x514>)
     734:	4798      	blx	r3
     736:	1e03      	subs	r3, r0, #0
     738:	d1f9      	bne.n	72e <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     73a:	683b      	ldr	r3, [r7, #0]
     73c:	6a1b      	ldr	r3, [r3, #32]
     73e:	b29a      	uxth	r2, r3
     740:	693b      	ldr	r3, [r7, #16]
     742:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     744:	2314      	movs	r3, #20
     746:	18fb      	adds	r3, r7, r3
     748:	683a      	ldr	r2, [r7, #0]
     74a:	212c      	movs	r1, #44	; 0x2c
     74c:	5c52      	ldrb	r2, [r2, r1]
     74e:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
     750:	2314      	movs	r3, #20
     752:	18fb      	adds	r3, r7, r3
     754:	781b      	ldrb	r3, [r3, #0]
     756:	2b00      	cmp	r3, #0
     758:	d006      	beq.n	768 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     75a:	2314      	movs	r3, #20
     75c:	18fb      	adds	r3, r7, r3
     75e:	781a      	ldrb	r2, [r3, #0]
     760:	2314      	movs	r3, #20
     762:	18fb      	adds	r3, r7, r3
     764:	3a01      	subs	r2, #1
     766:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     768:	2314      	movs	r3, #20
     76a:	18fb      	adds	r3, r7, r3
     76c:	781b      	ldrb	r3, [r3, #0]
     76e:	2b0f      	cmp	r3, #15
     770:	d804      	bhi.n	77c <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     772:	683b      	ldr	r3, [r7, #0]
     774:	222b      	movs	r2, #43	; 0x2b
     776:	5c9b      	ldrb	r3, [r3, r2]
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     778:	2b0f      	cmp	r3, #15
     77a:	d901      	bls.n	780 <_adc_set_config+0x444>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     77c:	2317      	movs	r3, #23
     77e:	e060      	b.n	842 <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
     780:	46c0      	nop			; (mov r8, r8)
     782:	687b      	ldr	r3, [r7, #4]
     784:	0018      	movs	r0, r3
     786:	4b32      	ldr	r3, [pc, #200]	; (850 <_adc_set_config+0x514>)
     788:	4798      	blx	r3
     78a:	1e03      	subs	r3, r0, #0
     78c:	d1f9      	bne.n	782 <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
     78e:	683b      	ldr	r3, [r7, #0]
     790:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
     792:	683a      	ldr	r2, [r7, #0]
     794:	212b      	movs	r1, #43	; 0x2b
     796:	5c52      	ldrb	r2, [r2, r1]
     798:	0512      	lsls	r2, r2, #20
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
     79a:	4313      	orrs	r3, r2
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     79c:	2214      	movs	r2, #20
     79e:	18ba      	adds	r2, r7, r2
     7a0:	7812      	ldrb	r2, [r2, #0]
     7a2:	0412      	lsls	r2, r2, #16

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
     7a4:	4313      	orrs	r3, r2
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     7a6:	683a      	ldr	r2, [r7, #0]
     7a8:	89d2      	ldrh	r2, [r2, #14]
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     7aa:	4313      	orrs	r3, r2
			config->negative_input |
			config->positive_input;
     7ac:	683a      	ldr	r2, [r7, #0]
     7ae:	7b12      	ldrb	r2, [r2, #12]
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     7b0:	431a      	orrs	r2, r3
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     7b2:	693b      	ldr	r3, [r7, #16]
     7b4:	611a      	str	r2, [r3, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     7b6:	683b      	ldr	r3, [r7, #0]
     7b8:	222a      	movs	r2, #42	; 0x2a
     7ba:	5c9a      	ldrb	r2, [r3, r2]
     7bc:	693b      	ldr	r3, [r7, #16]
     7be:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     7c0:	693b      	ldr	r3, [r7, #16]
     7c2:	220f      	movs	r2, #15
     7c4:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     7c6:	683b      	ldr	r3, [r7, #0]
     7c8:	2224      	movs	r2, #36	; 0x24
     7ca:	5c9b      	ldrb	r3, [r3, r2]
     7cc:	2b00      	cmp	r3, #0
     7ce:	d01e      	beq.n	80e <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     7d0:	683b      	ldr	r3, [r7, #0]
     7d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
     7d4:	4a1f      	ldr	r2, [pc, #124]	; (854 <_adc_set_config+0x518>)
     7d6:	4293      	cmp	r3, r2
     7d8:	d901      	bls.n	7de <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
     7da:	2317      	movs	r3, #23
     7dc:	e031      	b.n	842 <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     7de:	683b      	ldr	r3, [r7, #0]
     7e0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
     7e2:	693b      	ldr	r3, [r7, #16]
     7e4:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     7e6:	683b      	ldr	r3, [r7, #0]
     7e8:	2228      	movs	r2, #40	; 0x28
     7ea:	5e9b      	ldrsh	r3, [r3, r2]
     7ec:	4a1a      	ldr	r2, [pc, #104]	; (858 <_adc_set_config+0x51c>)
     7ee:	4293      	cmp	r3, r2
     7f0:	dc05      	bgt.n	7fe <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
     7f2:	683b      	ldr	r3, [r7, #0]
     7f4:	2228      	movs	r2, #40	; 0x28
     7f6:	5e9b      	ldrsh	r3, [r3, r2]
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     7f8:	4a18      	ldr	r2, [pc, #96]	; (85c <_adc_set_config+0x520>)
     7fa:	4293      	cmp	r3, r2
     7fc:	da01      	bge.n	802 <_adc_set_config+0x4c6>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     7fe:	2317      	movs	r3, #23
     800:	e01f      	b.n	842 <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     802:	683b      	ldr	r3, [r7, #0]
     804:	2228      	movs	r2, #40	; 0x28
     806:	5e9b      	ldrsh	r3, [r3, r2]
     808:	b29a      	uxth	r2, r3
     80a:	693b      	ldr	r3, [r7, #16]
     80c:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     80e:	4b14      	ldr	r3, [pc, #80]	; (860 <_adc_set_config+0x524>)
     810:	681b      	ldr	r3, [r3, #0]
     812:	08db      	lsrs	r3, r3, #3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     814:	b29b      	uxth	r3, r3
     816:	021b      	lsls	r3, r3, #8
     818:	b29a      	uxth	r2, r3
     81a:	23e0      	movs	r3, #224	; 0xe0
     81c:	00db      	lsls	r3, r3, #3
     81e:	4013      	ands	r3, r2
     820:	b29a      	uxth	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     822:	4b10      	ldr	r3, [pc, #64]	; (864 <_adc_set_config+0x528>)
     824:	685c      	ldr	r4, [r3, #4]
     826:	681b      	ldr	r3, [r3, #0]
     828:	0161      	lsls	r1, r4, #5
     82a:	0edd      	lsrs	r5, r3, #27
     82c:	430d      	orrs	r5, r1
     82e:	0ee6      	lsrs	r6, r4, #27
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     830:	b2ab      	uxth	r3, r5
     832:	21ff      	movs	r1, #255	; 0xff
     834:	400b      	ands	r3, r1
     836:	b29b      	uxth	r3, r3
     838:	4313      	orrs	r3, r2
     83a:	b29a      	uxth	r2, r3
     83c:	693b      	ldr	r3, [r7, #16]
     83e:	851a      	strh	r2, [r3, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     840:	2300      	movs	r3, #0
}
     842:	0018      	movs	r0, r3
     844:	46bd      	mov	sp, r7
     846:	b009      	add	sp, #36	; 0x24
     848:	bdf0      	pop	{r4, r5, r6, r7, pc}
     84a:	46c0      	nop			; (mov r8, r8)
     84c:	0000ffff 	.word	0x0000ffff
     850:	000001f1 	.word	0x000001f1
     854:	00000fff 	.word	0x00000fff
     858:	000007ff 	.word	0x000007ff
     85c:	fffff800 	.word	0xfffff800
     860:	00806024 	.word	0x00806024
     864:	00806020 	.word	0x00806020

00000868 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     868:	b580      	push	{r7, lr}
     86a:	b084      	sub	sp, #16
     86c:	af00      	add	r7, sp, #0
     86e:	60f8      	str	r0, [r7, #12]
     870:	60b9      	str	r1, [r7, #8]
     872:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     874:	68fb      	ldr	r3, [r7, #12]
     876:	68ba      	ldr	r2, [r7, #8]
     878:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
     87a:	2380      	movs	r3, #128	; 0x80
     87c:	025b      	lsls	r3, r3, #9
     87e:	0019      	movs	r1, r3
     880:	2002      	movs	r0, #2
     882:	4b15      	ldr	r3, [pc, #84]	; (8d8 <adc_init+0x70>)
     884:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     886:	68bb      	ldr	r3, [r7, #8]
     888:	781b      	ldrb	r3, [r3, #0]
     88a:	b2db      	uxtb	r3, r3
     88c:	001a      	movs	r2, r3
     88e:	2301      	movs	r3, #1
     890:	4013      	ands	r3, r2
     892:	d001      	beq.n	898 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     894:	2305      	movs	r3, #5
     896:	e01a      	b.n	8ce <adc_init+0x66>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     898:	68bb      	ldr	r3, [r7, #8]
     89a:	781b      	ldrb	r3, [r3, #0]
     89c:	b2db      	uxtb	r3, r3
     89e:	001a      	movs	r2, r3
     8a0:	2302      	movs	r3, #2
     8a2:	4013      	ands	r3, r2
     8a4:	d001      	beq.n	8aa <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     8a6:	231c      	movs	r3, #28
     8a8:	e011      	b.n	8ce <adc_init+0x66>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     8aa:	687b      	ldr	r3, [r7, #4]
     8ac:	785a      	ldrb	r2, [r3, #1]
     8ae:	68fb      	ldr	r3, [r7, #12]
     8b0:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     8b2:	68fb      	ldr	r3, [r7, #12]
     8b4:	791b      	ldrb	r3, [r3, #4]
     8b6:	2b00      	cmp	r3, #0
     8b8:	d102      	bne.n	8c0 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
     8ba:	2001      	movs	r0, #1
     8bc:	4b07      	ldr	r3, [pc, #28]	; (8dc <adc_init+0x74>)
     8be:	4798      	blx	r3
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
     8c0:	687a      	ldr	r2, [r7, #4]
     8c2:	68fb      	ldr	r3, [r7, #12]
     8c4:	0011      	movs	r1, r2
     8c6:	0018      	movs	r0, r3
     8c8:	4b05      	ldr	r3, [pc, #20]	; (8e0 <adc_init+0x78>)
     8ca:	4798      	blx	r3
     8cc:	0003      	movs	r3, r0
}
     8ce:	0018      	movs	r0, r3
     8d0:	46bd      	mov	sp, r7
     8d2:	b004      	add	sp, #16
     8d4:	bd80      	pop	{r7, pc}
     8d6:	46c0      	nop			; (mov r8, r8)
     8d8:	0000012d 	.word	0x0000012d
     8dc:	000001b1 	.word	0x000001b1
     8e0:	0000033d 	.word	0x0000033d

000008e4 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     8e4:	b580      	push	{r7, lr}
     8e6:	b082      	sub	sp, #8
     8e8:	af00      	add	r7, sp, #0
     8ea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     8ec:	687b      	ldr	r3, [r7, #4]
     8ee:	2200      	movs	r2, #0
     8f0:	701a      	strb	r2, [r3, #0]
}
     8f2:	46c0      	nop			; (mov r8, r8)
     8f4:	46bd      	mov	sp, r7
     8f6:	b002      	add	sp, #8
     8f8:	bd80      	pop	{r7, pc}
     8fa:	46c0      	nop			; (mov r8, r8)

000008fc <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     8fc:	b580      	push	{r7, lr}
     8fe:	b082      	sub	sp, #8
     900:	af00      	add	r7, sp, #0
     902:	0002      	movs	r2, r0
     904:	6039      	str	r1, [r7, #0]
     906:	1dfb      	adds	r3, r7, #7
     908:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     90a:	1dfb      	adds	r3, r7, #7
     90c:	781b      	ldrb	r3, [r3, #0]
     90e:	2b01      	cmp	r3, #1
     910:	d00a      	beq.n	928 <system_apb_clock_set_mask+0x2c>
     912:	2b02      	cmp	r3, #2
     914:	d00f      	beq.n	936 <system_apb_clock_set_mask+0x3a>
     916:	2b00      	cmp	r3, #0
     918:	d114      	bne.n	944 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     91a:	4b0e      	ldr	r3, [pc, #56]	; (954 <system_apb_clock_set_mask+0x58>)
     91c:	4a0d      	ldr	r2, [pc, #52]	; (954 <system_apb_clock_set_mask+0x58>)
     91e:	6991      	ldr	r1, [r2, #24]
     920:	683a      	ldr	r2, [r7, #0]
     922:	430a      	orrs	r2, r1
     924:	619a      	str	r2, [r3, #24]
			break;
     926:	e00f      	b.n	948 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     928:	4b0a      	ldr	r3, [pc, #40]	; (954 <system_apb_clock_set_mask+0x58>)
     92a:	4a0a      	ldr	r2, [pc, #40]	; (954 <system_apb_clock_set_mask+0x58>)
     92c:	69d1      	ldr	r1, [r2, #28]
     92e:	683a      	ldr	r2, [r7, #0]
     930:	430a      	orrs	r2, r1
     932:	61da      	str	r2, [r3, #28]
			break;
     934:	e008      	b.n	948 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     936:	4b07      	ldr	r3, [pc, #28]	; (954 <system_apb_clock_set_mask+0x58>)
     938:	4a06      	ldr	r2, [pc, #24]	; (954 <system_apb_clock_set_mask+0x58>)
     93a:	6a11      	ldr	r1, [r2, #32]
     93c:	683a      	ldr	r2, [r7, #0]
     93e:	430a      	orrs	r2, r1
     940:	621a      	str	r2, [r3, #32]
			break;
     942:	e001      	b.n	948 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     944:	2317      	movs	r3, #23
     946:	e000      	b.n	94a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     948:	2300      	movs	r3, #0
}
     94a:	0018      	movs	r0, r3
     94c:	46bd      	mov	sp, r7
     94e:	b002      	add	sp, #8
     950:	bd80      	pop	{r7, pc}
     952:	46c0      	nop			; (mov r8, r8)
     954:	40000400 	.word	0x40000400

00000958 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     958:	b580      	push	{r7, lr}
     95a:	b082      	sub	sp, #8
     95c:	af00      	add	r7, sp, #0
     95e:	0002      	movs	r2, r0
     960:	1dfb      	adds	r3, r7, #7
     962:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     964:	4b06      	ldr	r3, [pc, #24]	; (980 <system_interrupt_enable+0x28>)
     966:	1dfa      	adds	r2, r7, #7
     968:	7812      	ldrb	r2, [r2, #0]
     96a:	0011      	movs	r1, r2
     96c:	221f      	movs	r2, #31
     96e:	400a      	ands	r2, r1
     970:	2101      	movs	r1, #1
     972:	4091      	lsls	r1, r2
     974:	000a      	movs	r2, r1
     976:	601a      	str	r2, [r3, #0]
}
     978:	46c0      	nop			; (mov r8, r8)
     97a:	46bd      	mov	sp, r7
     97c:	b002      	add	sp, #8
     97e:	bd80      	pop	{r7, pc}
     980:	e000e100 	.word	0xe000e100

00000984 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
     984:	b580      	push	{r7, lr}
     986:	b082      	sub	sp, #8
     988:	af00      	add	r7, sp, #0
     98a:	0002      	movs	r2, r0
     98c:	1dfb      	adds	r3, r7, #7
     98e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     990:	4a07      	ldr	r2, [pc, #28]	; (9b0 <system_interrupt_disable+0x2c>)
     992:	1dfb      	adds	r3, r7, #7
     994:	781b      	ldrb	r3, [r3, #0]
     996:	0019      	movs	r1, r3
     998:	231f      	movs	r3, #31
     99a:	400b      	ands	r3, r1
     99c:	2101      	movs	r1, #1
     99e:	4099      	lsls	r1, r3
     9a0:	000b      	movs	r3, r1
     9a2:	0019      	movs	r1, r3
     9a4:	2380      	movs	r3, #128	; 0x80
     9a6:	50d1      	str	r1, [r2, r3]
}
     9a8:	46c0      	nop			; (mov r8, r8)
     9aa:	46bd      	mov	sp, r7
     9ac:	b002      	add	sp, #8
     9ae:	bd80      	pop	{r7, pc}
     9b0:	e000e100 	.word	0xe000e100

000009b4 <rtc_count_is_syncing>:
 *
 * \retval true  if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static bool rtc_count_is_syncing(struct rtc_module *const module)
{
     9b4:	b580      	push	{r7, lr}
     9b6:	b084      	sub	sp, #16
     9b8:	af00      	add	r7, sp, #0
     9ba:	6078      	str	r0, [r7, #4]
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     9bc:	687b      	ldr	r3, [r7, #4]
     9be:	681b      	ldr	r3, [r3, #0]
     9c0:	60fb      	str	r3, [r7, #12]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     9c2:	68fb      	ldr	r3, [r7, #12]
     9c4:	7a9b      	ldrb	r3, [r3, #10]
     9c6:	b2db      	uxtb	r3, r3
     9c8:	b25b      	sxtb	r3, r3
     9ca:	2b00      	cmp	r3, #0
     9cc:	da01      	bge.n	9d2 <rtc_count_is_syncing+0x1e>
                return true;
     9ce:	2301      	movs	r3, #1
     9d0:	e000      	b.n	9d4 <rtc_count_is_syncing+0x20>
        }

        return false;
     9d2:	2300      	movs	r3, #0
}
     9d4:	0018      	movs	r0, r3
     9d6:	46bd      	mov	sp, r7
     9d8:	b004      	add	sp, #16
     9da:	bd80      	pop	{r7, pc}

000009dc <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     9dc:	b580      	push	{r7, lr}
     9de:	b084      	sub	sp, #16
     9e0:	af00      	add	r7, sp, #0
     9e2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     9e4:	687b      	ldr	r3, [r7, #4]
     9e6:	681b      	ldr	r3, [r3, #0]
     9e8:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
     9ea:	2003      	movs	r0, #3
     9ec:	4b0a      	ldr	r3, [pc, #40]	; (a18 <rtc_count_enable+0x3c>)
     9ee:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     9f0:	46c0      	nop			; (mov r8, r8)
     9f2:	687b      	ldr	r3, [r7, #4]
     9f4:	0018      	movs	r0, r3
     9f6:	4b09      	ldr	r3, [pc, #36]	; (a1c <rtc_count_enable+0x40>)
     9f8:	4798      	blx	r3
     9fa:	1e03      	subs	r3, r0, #0
     9fc:	d1f9      	bne.n	9f2 <rtc_count_enable+0x16>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     9fe:	68fb      	ldr	r3, [r7, #12]
     a00:	881b      	ldrh	r3, [r3, #0]
     a02:	b29b      	uxth	r3, r3
     a04:	2202      	movs	r2, #2
     a06:	4313      	orrs	r3, r2
     a08:	b29a      	uxth	r2, r3
     a0a:	68fb      	ldr	r3, [r7, #12]
     a0c:	801a      	strh	r2, [r3, #0]
}
     a0e:	46c0      	nop			; (mov r8, r8)
     a10:	46bd      	mov	sp, r7
     a12:	b004      	add	sp, #16
     a14:	bd80      	pop	{r7, pc}
     a16:	46c0      	nop			; (mov r8, r8)
     a18:	00000959 	.word	0x00000959
     a1c:	000009b5 	.word	0x000009b5

00000a20 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     a20:	b580      	push	{r7, lr}
     a22:	b084      	sub	sp, #16
     a24:	af00      	add	r7, sp, #0
     a26:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     a28:	687b      	ldr	r3, [r7, #4]
     a2a:	681b      	ldr	r3, [r3, #0]
     a2c:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
     a2e:	2003      	movs	r0, #3
     a30:	4b0d      	ldr	r3, [pc, #52]	; (a68 <rtc_count_disable+0x48>)
     a32:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     a34:	46c0      	nop			; (mov r8, r8)
     a36:	687b      	ldr	r3, [r7, #4]
     a38:	0018      	movs	r0, r3
     a3a:	4b0c      	ldr	r3, [pc, #48]	; (a6c <rtc_count_disable+0x4c>)
     a3c:	4798      	blx	r3
     a3e:	1e03      	subs	r3, r0, #0
     a40:	d1f9      	bne.n	a36 <rtc_count_disable+0x16>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     a42:	68fb      	ldr	r3, [r7, #12]
     a44:	22c1      	movs	r2, #193	; 0xc1
     a46:	719a      	strb	r2, [r3, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     a48:	68fb      	ldr	r3, [r7, #12]
     a4a:	22c1      	movs	r2, #193	; 0xc1
     a4c:	721a      	strb	r2, [r3, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     a4e:	68fb      	ldr	r3, [r7, #12]
     a50:	881b      	ldrh	r3, [r3, #0]
     a52:	b29b      	uxth	r3, r3
     a54:	2202      	movs	r2, #2
     a56:	4393      	bics	r3, r2
     a58:	b29a      	uxth	r2, r3
     a5a:	68fb      	ldr	r3, [r7, #12]
     a5c:	801a      	strh	r2, [r3, #0]
}
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	46bd      	mov	sp, r7
     a62:	b004      	add	sp, #16
     a64:	bd80      	pop	{r7, pc}
     a66:	46c0      	nop			; (mov r8, r8)
     a68:	00000985 	.word	0x00000985
     a6c:	000009b5 	.word	0x000009b5

00000a70 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     a70:	b580      	push	{r7, lr}
     a72:	b084      	sub	sp, #16
     a74:	af00      	add	r7, sp, #0
     a76:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     a78:	687b      	ldr	r3, [r7, #4]
     a7a:	681b      	ldr	r3, [r3, #0]
     a7c:	60fb      	str	r3, [r7, #12]

	/* Disable module before reset. */
	rtc_count_disable(module);
     a7e:	687b      	ldr	r3, [r7, #4]
     a80:	0018      	movs	r0, r3
     a82:	4b0d      	ldr	r3, [pc, #52]	; (ab8 <rtc_count_reset+0x48>)
     a84:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     a86:	687b      	ldr	r3, [r7, #4]
     a88:	2200      	movs	r2, #0
     a8a:	829a      	strh	r2, [r3, #20]
	module->enabled_callback    = 0;
     a8c:	687b      	ldr	r3, [r7, #4]
     a8e:	2200      	movs	r2, #0
     a90:	82da      	strh	r2, [r3, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     a92:	46c0      	nop			; (mov r8, r8)
     a94:	687b      	ldr	r3, [r7, #4]
     a96:	0018      	movs	r0, r3
     a98:	4b08      	ldr	r3, [pc, #32]	; (abc <rtc_count_reset+0x4c>)
     a9a:	4798      	blx	r3
     a9c:	1e03      	subs	r3, r0, #0
     a9e:	d1f9      	bne.n	a94 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     aa0:	68fb      	ldr	r3, [r7, #12]
     aa2:	881b      	ldrh	r3, [r3, #0]
     aa4:	b29b      	uxth	r3, r3
     aa6:	2201      	movs	r2, #1
     aa8:	4313      	orrs	r3, r2
     aaa:	b29a      	uxth	r2, r3
     aac:	68fb      	ldr	r3, [r7, #12]
     aae:	801a      	strh	r2, [r3, #0]
}
     ab0:	46c0      	nop			; (mov r8, r8)
     ab2:	46bd      	mov	sp, r7
     ab4:	b004      	add	sp, #16
     ab6:	bd80      	pop	{r7, pc}
     ab8:	00000a21 	.word	0x00000a21
     abc:	000009b5 	.word	0x000009b5

00000ac0 <_rtc_count_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were given.
 */
static enum status_code _rtc_count_set_config(
		struct rtc_module *const module,
		const struct rtc_count_config *const config)
{
     ac0:	b580      	push	{r7, lr}
     ac2:	b084      	sub	sp, #16
     ac4:	af00      	add	r7, sp, #0
     ac6:	6078      	str	r0, [r7, #4]
     ac8:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     aca:	687b      	ldr	r3, [r7, #4]
     acc:	681b      	ldr	r3, [r3, #0]
     ace:	60bb      	str	r3, [r7, #8]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     ad0:	683b      	ldr	r3, [r7, #0]
     ad2:	881a      	ldrh	r2, [r3, #0]
     ad4:	68bb      	ldr	r3, [r7, #8]
     ad6:	801a      	strh	r2, [r3, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     ad8:	683b      	ldr	r3, [r7, #0]
     ada:	789b      	ldrb	r3, [r3, #2]
     adc:	2b00      	cmp	r3, #0
     ade:	d03a      	beq.n	b56 <_rtc_count_set_config+0x96>
     ae0:	2b01      	cmp	r3, #1
     ae2:	d000      	beq.n	ae6 <_rtc_count_set_config+0x26>
     ae4:	e06c      	b.n	bc0 <_rtc_count_set_config+0x100>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     ae6:	68bb      	ldr	r3, [r7, #8]
     ae8:	881b      	ldrh	r3, [r3, #0]
     aea:	b29a      	uxth	r2, r3
     aec:	68bb      	ldr	r3, [r7, #8]
     aee:	801a      	strh	r2, [r3, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     af0:	683b      	ldr	r3, [r7, #0]
     af2:	78db      	ldrb	r3, [r3, #3]
     af4:	2b00      	cmp	r3, #0
     af6:	d007      	beq.n	b08 <_rtc_count_set_config+0x48>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     af8:	68bb      	ldr	r3, [r7, #8]
     afa:	881b      	ldrh	r3, [r3, #0]
     afc:	b29b      	uxth	r3, r3
     afe:	2280      	movs	r2, #128	; 0x80
     b00:	4313      	orrs	r3, r2
     b02:	b29a      	uxth	r2, r3
     b04:	68bb      	ldr	r3, [r7, #8]
     b06:	801a      	strh	r2, [r3, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
     b08:	230f      	movs	r3, #15
     b0a:	18fb      	adds	r3, r7, r3
     b0c:	2200      	movs	r2, #0
     b0e:	701a      	strb	r2, [r3, #0]
     b10:	e01b      	b.n	b4a <_rtc_count_set_config+0x8a>
				while (rtc_count_is_syncing(module)) {
     b12:	46c0      	nop			; (mov r8, r8)
     b14:	687b      	ldr	r3, [r7, #4]
     b16:	0018      	movs	r0, r3
     b18:	4b37      	ldr	r3, [pc, #220]	; (bf8 <_rtc_count_set_config+0x138>)
     b1a:	4798      	blx	r3
     b1c:	1e03      	subs	r3, r0, #0
     b1e:	d1f9      	bne.n	b14 <_rtc_count_set_config+0x54>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     b20:	230f      	movs	r3, #15
     b22:	18fb      	adds	r3, r7, r3
     b24:	781a      	ldrb	r2, [r3, #0]
     b26:	683b      	ldr	r3, [r7, #0]
     b28:	3202      	adds	r2, #2
     b2a:	0092      	lsls	r2, r2, #2
     b2c:	58d1      	ldr	r1, [r2, r3]
     b2e:	230f      	movs	r3, #15
     b30:	18fb      	adds	r3, r7, r3
     b32:	781a      	ldrb	r2, [r3, #0]
     b34:	687b      	ldr	r3, [r7, #4]
     b36:	0018      	movs	r0, r3
     b38:	4b30      	ldr	r3, [pc, #192]	; (bfc <_rtc_count_set_config+0x13c>)
     b3a:	4798      	blx	r3
			if (config->clear_on_match) {
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
     b3c:	230f      	movs	r3, #15
     b3e:	18fb      	adds	r3, r7, r3
     b40:	781a      	ldrb	r2, [r3, #0]
     b42:	230f      	movs	r3, #15
     b44:	18fb      	adds	r3, r7, r3
     b46:	3201      	adds	r2, #1
     b48:	701a      	strb	r2, [r3, #0]
     b4a:	230f      	movs	r3, #15
     b4c:	18fb      	adds	r3, r7, r3
     b4e:	781b      	ldrb	r3, [r3, #0]
     b50:	2b00      	cmp	r3, #0
     b52:	d0de      	beq.n	b12 <_rtc_count_set_config+0x52>
				}

				rtc_count_set_compare(module, config->compare_values[i],
						(enum rtc_count_compare)i);
			}
			break;
     b54:	e036      	b.n	bc4 <_rtc_count_set_config+0x104>

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     b56:	68bb      	ldr	r3, [r7, #8]
     b58:	881b      	ldrh	r3, [r3, #0]
     b5a:	b29b      	uxth	r3, r3
     b5c:	2204      	movs	r2, #4
     b5e:	4313      	orrs	r3, r2
     b60:	b29a      	uxth	r2, r3
     b62:	68bb      	ldr	r3, [r7, #8]
     b64:	801a      	strh	r2, [r3, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     b66:	683b      	ldr	r3, [r7, #0]
     b68:	78db      	ldrb	r3, [r3, #3]
     b6a:	2b00      	cmp	r3, #0
     b6c:	d001      	beq.n	b72 <_rtc_count_set_config+0xb2>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     b6e:	2317      	movs	r3, #23
     b70:	e03e      	b.n	bf0 <_rtc_count_set_config+0x130>
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     b72:	230e      	movs	r3, #14
     b74:	18fb      	adds	r3, r7, r3
     b76:	2200      	movs	r2, #0
     b78:	701a      	strb	r2, [r3, #0]
     b7a:	e01b      	b.n	bb4 <_rtc_count_set_config+0xf4>
				while (rtc_count_is_syncing(module)) {
     b7c:	46c0      	nop			; (mov r8, r8)
     b7e:	687b      	ldr	r3, [r7, #4]
     b80:	0018      	movs	r0, r3
     b82:	4b1d      	ldr	r3, [pc, #116]	; (bf8 <_rtc_count_set_config+0x138>)
     b84:	4798      	blx	r3
     b86:	1e03      	subs	r3, r0, #0
     b88:	d1f9      	bne.n	b7e <_rtc_count_set_config+0xbe>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     b8a:	230e      	movs	r3, #14
     b8c:	18fb      	adds	r3, r7, r3
     b8e:	781a      	ldrb	r2, [r3, #0]
     b90:	683b      	ldr	r3, [r7, #0]
     b92:	3202      	adds	r2, #2
     b94:	0092      	lsls	r2, r2, #2
     b96:	58d1      	ldr	r1, [r2, r3]
     b98:	230e      	movs	r3, #14
     b9a:	18fb      	adds	r3, r7, r3
     b9c:	781a      	ldrb	r2, [r3, #0]
     b9e:	687b      	ldr	r3, [r7, #4]
     ba0:	0018      	movs	r0, r3
     ba2:	4b16      	ldr	r3, [pc, #88]	; (bfc <_rtc_count_set_config+0x13c>)
     ba4:	4798      	blx	r3
			if (config->clear_on_match) {
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     ba6:	230e      	movs	r3, #14
     ba8:	18fb      	adds	r3, r7, r3
     baa:	781a      	ldrb	r2, [r3, #0]
     bac:	230e      	movs	r3, #14
     bae:	18fb      	adds	r3, r7, r3
     bb0:	3201      	adds	r2, #1
     bb2:	701a      	strb	r2, [r3, #0]
     bb4:	230e      	movs	r3, #14
     bb6:	18fb      	adds	r3, r7, r3
     bb8:	781b      	ldrb	r3, [r3, #0]
     bba:	2b01      	cmp	r3, #1
     bbc:	d9de      	bls.n	b7c <_rtc_count_set_config+0xbc>
				}

				rtc_count_set_compare(module, config->compare_values[i],
						(enum rtc_count_compare)i);
			}
			break;
     bbe:	e001      	b.n	bc4 <_rtc_count_set_config+0x104>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     bc0:	2317      	movs	r3, #23
     bc2:	e015      	b.n	bf0 <_rtc_count_set_config+0x130>
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     bc4:	683b      	ldr	r3, [r7, #0]
     bc6:	791b      	ldrb	r3, [r3, #4]
     bc8:	2b00      	cmp	r3, #0
     bca:	d010      	beq.n	bee <_rtc_count_set_config+0x12e>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     bcc:	68bb      	ldr	r3, [r7, #8]
     bce:	885b      	ldrh	r3, [r3, #2]
     bd0:	b29b      	uxth	r3, r3
     bd2:	2280      	movs	r2, #128	; 0x80
     bd4:	01d2      	lsls	r2, r2, #7
     bd6:	4313      	orrs	r3, r2
     bd8:	b29a      	uxth	r2, r3
     bda:	68bb      	ldr	r3, [r7, #8]
     bdc:	805a      	strh	r2, [r3, #2]
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RREQ;
     bde:	68bb      	ldr	r3, [r7, #8]
     be0:	885b      	ldrh	r3, [r3, #2]
     be2:	b29b      	uxth	r3, r3
     be4:	4a06      	ldr	r2, [pc, #24]	; (c00 <_rtc_count_set_config+0x140>)
     be6:	4313      	orrs	r3, r2
     be8:	b29a      	uxth	r2, r3
     bea:	68bb      	ldr	r3, [r7, #8]
     bec:	805a      	strh	r2, [r3, #2]
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     bee:	2300      	movs	r3, #0
}
     bf0:	0018      	movs	r0, r3
     bf2:	46bd      	mov	sp, r7
     bf4:	b004      	add	sp, #16
     bf6:	bd80      	pop	{r7, pc}
     bf8:	000009b5 	.word	0x000009b5
     bfc:	00000c95 	.word	0x00000c95
     c00:	ffff8000 	.word	0xffff8000

00000c04 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     c04:	b580      	push	{r7, lr}
     c06:	b086      	sub	sp, #24
     c08:	af00      	add	r7, sp, #0
     c0a:	60f8      	str	r0, [r7, #12]
     c0c:	60b9      	str	r1, [r7, #8]
     c0e:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     c10:	68fb      	ldr	r3, [r7, #12]
     c12:	68ba      	ldr	r2, [r7, #8]
     c14:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);
     c16:	2120      	movs	r1, #32
     c18:	2000      	movs	r0, #0
     c1a:	4b17      	ldr	r3, [pc, #92]	; (c78 <rtc_count_init+0x74>)
     c1c:	4798      	blx	r3

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     c1e:	2314      	movs	r3, #20
     c20:	18fb      	adds	r3, r7, r3
     c22:	0018      	movs	r0, r3
     c24:	4b15      	ldr	r3, [pc, #84]	; (c7c <rtc_count_init+0x78>)
     c26:	4798      	blx	r3
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     c28:	2314      	movs	r3, #20
     c2a:	18fb      	adds	r3, r7, r3
     c2c:	2202      	movs	r2, #2
     c2e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     c30:	2314      	movs	r3, #20
     c32:	18fb      	adds	r3, r7, r3
     c34:	0019      	movs	r1, r3
     c36:	2004      	movs	r0, #4
     c38:	4b11      	ldr	r3, [pc, #68]	; (c80 <rtc_count_init+0x7c>)
     c3a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     c3c:	2004      	movs	r0, #4
     c3e:	4b11      	ldr	r3, [pc, #68]	; (c84 <rtc_count_init+0x80>)
     c40:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     c42:	68fb      	ldr	r3, [r7, #12]
     c44:	0018      	movs	r0, r3
     c46:	4b10      	ldr	r3, [pc, #64]	; (c88 <rtc_count_init+0x84>)
     c48:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     c4a:	687b      	ldr	r3, [r7, #4]
     c4c:	789a      	ldrb	r2, [r3, #2]
     c4e:	68fb      	ldr	r3, [r7, #12]
     c50:	711a      	strb	r2, [r3, #4]
	module->continuously_update = config->continuously_update;
     c52:	687b      	ldr	r3, [r7, #4]
     c54:	791a      	ldrb	r2, [r3, #4]
     c56:	68fb      	ldr	r3, [r7, #12]
     c58:	715a      	strb	r2, [r3, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     c5a:	4b0c      	ldr	r3, [pc, #48]	; (c8c <rtc_count_init+0x88>)
     c5c:	68fa      	ldr	r2, [r7, #12]
     c5e:	601a      	str	r2, [r3, #0]
	/* Register this instance for callbacks*/
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
     c60:	687a      	ldr	r2, [r7, #4]
     c62:	68fb      	ldr	r3, [r7, #12]
     c64:	0011      	movs	r1, r2
     c66:	0018      	movs	r0, r3
     c68:	4b09      	ldr	r3, [pc, #36]	; (c90 <rtc_count_init+0x8c>)
     c6a:	4798      	blx	r3
     c6c:	0003      	movs	r3, r0
}
     c6e:	0018      	movs	r0, r3
     c70:	46bd      	mov	sp, r7
     c72:	b006      	add	sp, #24
     c74:	bd80      	pop	{r7, pc}
     c76:	46c0      	nop			; (mov r8, r8)
     c78:	000008fd 	.word	0x000008fd
     c7c:	000008e5 	.word	0x000008e5
     c80:	0000b5c5 	.word	0x0000b5c5
     c84:	0000b609 	.word	0x0000b609
     c88:	00000a71 	.word	0x00000a71
     c8c:	20000da0 	.word	0x20000da0
     c90:	00000ac1 	.word	0x00000ac1

00000c94 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     c94:	b580      	push	{r7, lr}
     c96:	b086      	sub	sp, #24
     c98:	af00      	add	r7, sp, #0
     c9a:	60f8      	str	r0, [r7, #12]
     c9c:	60b9      	str	r1, [r7, #8]
     c9e:	1dfb      	adds	r3, r7, #7
     ca0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     ca2:	68fb      	ldr	r3, [r7, #12]
     ca4:	681b      	ldr	r3, [r3, #0]
     ca6:	617b      	str	r3, [r7, #20]

	while (rtc_count_is_syncing(module)) {
     ca8:	46c0      	nop			; (mov r8, r8)
     caa:	68fb      	ldr	r3, [r7, #12]
     cac:	0018      	movs	r0, r3
     cae:	4b1a      	ldr	r3, [pc, #104]	; (d18 <rtc_count_set_compare+0x84>)
     cb0:	4798      	blx	r3
     cb2:	1e03      	subs	r3, r0, #0
     cb4:	d1f9      	bne.n	caa <rtc_count_set_compare+0x16>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     cb6:	68fb      	ldr	r3, [r7, #12]
     cb8:	791b      	ldrb	r3, [r3, #4]
     cba:	2b00      	cmp	r3, #0
     cbc:	d00f      	beq.n	cde <rtc_count_set_compare+0x4a>
     cbe:	2b01      	cmp	r3, #1
     cc0:	d122      	bne.n	d08 <rtc_count_set_compare+0x74>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     cc2:	1dfb      	adds	r3, r7, #7
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b01      	cmp	r3, #1
     cc8:	d901      	bls.n	cce <rtc_count_set_compare+0x3a>
				return STATUS_ERR_INVALID_ARG;
     cca:	2317      	movs	r3, #23
     ccc:	e01f      	b.n	d0e <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     cce:	1dfb      	adds	r3, r7, #7
     cd0:	781a      	ldrb	r2, [r3, #0]
     cd2:	697b      	ldr	r3, [r7, #20]
     cd4:	3206      	adds	r2, #6
     cd6:	0092      	lsls	r2, r2, #2
     cd8:	68b9      	ldr	r1, [r7, #8]
     cda:	50d1      	str	r1, [r2, r3]

			break;
     cdc:	e016      	b.n	d0c <rtc_count_set_compare+0x78>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     cde:	1dfb      	adds	r3, r7, #7
     ce0:	781b      	ldrb	r3, [r3, #0]
     ce2:	2b02      	cmp	r3, #2
     ce4:	d901      	bls.n	cea <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
     ce6:	2317      	movs	r3, #23
     ce8:	e011      	b.n	d0e <rtc_count_set_compare+0x7a>
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     cea:	68bb      	ldr	r3, [r7, #8]
     cec:	4a0b      	ldr	r2, [pc, #44]	; (d1c <rtc_count_set_compare+0x88>)
     cee:	4293      	cmp	r3, r2
     cf0:	d901      	bls.n	cf6 <rtc_count_set_compare+0x62>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     cf2:	2317      	movs	r3, #23
     cf4:	e00b      	b.n	d0e <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     cf6:	1dfb      	adds	r3, r7, #7
     cf8:	781a      	ldrb	r2, [r3, #0]
     cfa:	68bb      	ldr	r3, [r7, #8]
     cfc:	b299      	uxth	r1, r3
     cfe:	697b      	ldr	r3, [r7, #20]
     d00:	320c      	adds	r2, #12
     d02:	0052      	lsls	r2, r2, #1
     d04:	52d1      	strh	r1, [r2, r3]

			break;
     d06:	e001      	b.n	d0c <rtc_count_set_compare+0x78>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     d08:	231a      	movs	r3, #26
     d0a:	e000      	b.n	d0e <rtc_count_set_compare+0x7a>
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     d0c:	2300      	movs	r3, #0
}
     d0e:	0018      	movs	r0, r3
     d10:	46bd      	mov	sp, r7
     d12:	b006      	add	sp, #24
     d14:	bd80      	pop	{r7, pc}
     d16:	46c0      	nop			; (mov r8, r8)
     d18:	000009b5 	.word	0x000009b5
     d1c:	0000ffff 	.word	0x0000ffff

00000d20 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     d20:	b580      	push	{r7, lr}
     d22:	b084      	sub	sp, #16
     d24:	af00      	add	r7, sp, #0
     d26:	6078      	str	r0, [r7, #4]
     d28:	000a      	movs	r2, r1
     d2a:	1cbb      	adds	r3, r7, #2
     d2c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d2e:	687b      	ldr	r3, [r7, #4]
     d30:	681b      	ldr	r3, [r3, #0]
     d32:	60fb      	str	r3, [r7, #12]

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     d34:	687b      	ldr	r3, [r7, #4]
     d36:	791b      	ldrb	r3, [r3, #4]
     d38:	2b00      	cmp	r3, #0
     d3a:	d001      	beq.n	d40 <rtc_count_set_period+0x20>
		return STATUS_ERR_UNSUPPORTED_DEV;
     d3c:	2315      	movs	r3, #21
     d3e:	e00b      	b.n	d58 <rtc_count_set_period+0x38>
	}

	while (rtc_count_is_syncing(module)) {
     d40:	46c0      	nop			; (mov r8, r8)
     d42:	687b      	ldr	r3, [r7, #4]
     d44:	0018      	movs	r0, r3
     d46:	4b06      	ldr	r3, [pc, #24]	; (d60 <rtc_count_set_period+0x40>)
     d48:	4798      	blx	r3
     d4a:	1e03      	subs	r3, r0, #0
     d4c:	d1f9      	bne.n	d42 <rtc_count_set_period+0x22>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     d4e:	68fb      	ldr	r3, [r7, #12]
     d50:	1cba      	adds	r2, r7, #2
     d52:	8812      	ldrh	r2, [r2, #0]
     d54:	829a      	strh	r2, [r3, #20]

	return STATUS_OK;
     d56:	2300      	movs	r3, #0
}
     d58:	0018      	movs	r0, r3
     d5a:	46bd      	mov	sp, r7
     d5c:	b004      	add	sp, #16
     d5e:	bd80      	pop	{r7, pc}
     d60:	000009b5 	.word	0x000009b5

00000d64 <rtc_count_register_callback>:
 */
enum status_code rtc_count_register_callback(
		struct rtc_module *const module,
		rtc_count_callback_t callback,
		enum rtc_count_callback callback_type)
{
     d64:	b580      	push	{r7, lr}
     d66:	b086      	sub	sp, #24
     d68:	af00      	add	r7, sp, #0
     d6a:	60f8      	str	r0, [r7, #12]
     d6c:	60b9      	str	r1, [r7, #8]
     d6e:	1dfb      	adds	r3, r7, #7
     d70:	701a      	strb	r2, [r3, #0]

	enum status_code status = STATUS_OK;
     d72:	2317      	movs	r3, #23
     d74:	18fb      	adds	r3, r7, r3
     d76:	2200      	movs	r2, #0
     d78:	701a      	strb	r2, [r3, #0]

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     d7a:	1dfb      	adds	r3, r7, #7
     d7c:	781b      	ldrb	r3, [r3, #0]
     d7e:	2b02      	cmp	r3, #2
     d80:	d104      	bne.n	d8c <rtc_count_register_callback+0x28>
		status = STATUS_OK;
     d82:	2317      	movs	r3, #23
     d84:	18fb      	adds	r3, r7, r3
     d86:	2200      	movs	r2, #0
     d88:	701a      	strb	r2, [r3, #0]
     d8a:	e01f      	b.n	dcc <rtc_count_register_callback+0x68>
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     d8c:	68fb      	ldr	r3, [r7, #12]
     d8e:	791b      	ldrb	r3, [r3, #4]
     d90:	2b00      	cmp	r3, #0
     d92:	d00a      	beq.n	daa <rtc_count_register_callback+0x46>
     d94:	2b01      	cmp	r3, #1
     d96:	d111      	bne.n	dbc <rtc_count_register_callback+0x58>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
     d98:	1dfb      	adds	r3, r7, #7
     d9a:	781b      	ldrb	r3, [r3, #0]
     d9c:	2b01      	cmp	r3, #1
     d9e:	d912      	bls.n	dc6 <rtc_count_register_callback+0x62>
				status = STATUS_ERR_INVALID_ARG;
     da0:	2317      	movs	r3, #23
     da2:	18fb      	adds	r3, r7, r3
     da4:	2217      	movs	r2, #23
     da6:	701a      	strb	r2, [r3, #0]
			}

			break;
     da8:	e00d      	b.n	dc6 <rtc_count_register_callback+0x62>
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
     daa:	1dfb      	adds	r3, r7, #7
     dac:	781b      	ldrb	r3, [r3, #0]
     dae:	2b02      	cmp	r3, #2
     db0:	d90b      	bls.n	dca <rtc_count_register_callback+0x66>
				status = STATUS_ERR_INVALID_ARG;
     db2:	2317      	movs	r3, #23
     db4:	18fb      	adds	r3, r7, r3
     db6:	2217      	movs	r2, #23
     db8:	701a      	strb	r2, [r3, #0]
			}
			break;
     dba:	e006      	b.n	dca <rtc_count_register_callback+0x66>
		default:
			status = STATUS_ERR_INVALID_ARG;
     dbc:	2317      	movs	r3, #23
     dbe:	18fb      	adds	r3, r7, r3
     dc0:	2217      	movs	r2, #23
     dc2:	701a      	strb	r2, [r3, #0]
     dc4:	e002      	b.n	dcc <rtc_count_register_callback+0x68>
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
				status = STATUS_ERR_INVALID_ARG;
			}

			break;
     dc6:	46c0      	nop			; (mov r8, r8)
     dc8:	e000      	b.n	dcc <rtc_count_register_callback+0x68>
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
				status = STATUS_ERR_INVALID_ARG;
			}
			break;
     dca:	46c0      	nop			; (mov r8, r8)
		default:
			status = STATUS_ERR_INVALID_ARG;
		}
	}

	if (status == STATUS_OK) {
     dcc:	2317      	movs	r3, #23
     dce:	18fb      	adds	r3, r7, r3
     dd0:	781b      	ldrb	r3, [r3, #0]
     dd2:	2b00      	cmp	r3, #0
     dd4:	d115      	bne.n	e02 <rtc_count_register_callback+0x9e>
		/* Register callback */
		module->callbacks[callback_type] = callback;
     dd6:	1dfb      	adds	r3, r7, #7
     dd8:	781a      	ldrb	r2, [r3, #0]
     dda:	68fb      	ldr	r3, [r7, #12]
     ddc:	3202      	adds	r2, #2
     dde:	0092      	lsls	r2, r2, #2
     de0:	68b9      	ldr	r1, [r7, #8]
     de2:	50d1      	str	r1, [r2, r3]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     de4:	68fb      	ldr	r3, [r7, #12]
     de6:	8a9b      	ldrh	r3, [r3, #20]
     de8:	b29b      	uxth	r3, r3
     dea:	b21a      	sxth	r2, r3
     dec:	1dfb      	adds	r3, r7, #7
     dee:	781b      	ldrb	r3, [r3, #0]
     df0:	2101      	movs	r1, #1
     df2:	4099      	lsls	r1, r3
     df4:	000b      	movs	r3, r1
     df6:	b21b      	sxth	r3, r3
     df8:	4313      	orrs	r3, r2
     dfa:	b21b      	sxth	r3, r3
     dfc:	b29a      	uxth	r2, r3
     dfe:	68fb      	ldr	r3, [r7, #12]
     e00:	829a      	strh	r2, [r3, #20]
	}

	return status;
     e02:	2317      	movs	r3, #23
     e04:	18fb      	adds	r3, r7, r3
     e06:	781b      	ldrb	r3, [r3, #0]
}
     e08:	0018      	movs	r0, r3
     e0a:	46bd      	mov	sp, r7
     e0c:	b006      	add	sp, #24
     e0e:	bd80      	pop	{r7, pc}

00000e10 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     e10:	b580      	push	{r7, lr}
     e12:	b084      	sub	sp, #16
     e14:	af00      	add	r7, sp, #0
     e16:	6078      	str	r0, [r7, #4]
     e18:	000a      	movs	r2, r1
     e1a:	1cfb      	adds	r3, r7, #3
     e1c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     e1e:	687b      	ldr	r3, [r7, #4]
     e20:	681b      	ldr	r3, [r3, #0]
     e22:	60fb      	str	r3, [r7, #12]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     e24:	1cfb      	adds	r3, r7, #3
     e26:	781b      	ldrb	r3, [r3, #0]
     e28:	2b02      	cmp	r3, #2
     e2a:	d103      	bne.n	e34 <rtc_count_enable_callback+0x24>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     e2c:	68fb      	ldr	r3, [r7, #12]
     e2e:	2280      	movs	r2, #128	; 0x80
     e30:	71da      	strb	r2, [r3, #7]
     e32:	e00a      	b.n	e4a <rtc_count_enable_callback+0x3a>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
     e34:	1cfb      	adds	r3, r7, #3
     e36:	781b      	ldrb	r3, [r3, #0]
     e38:	2201      	movs	r2, #1
     e3a:	409a      	lsls	r2, r3
     e3c:	0013      	movs	r3, r2
     e3e:	b2db      	uxtb	r3, r3
     e40:	2203      	movs	r2, #3
     e42:	4013      	ands	r3, r2
     e44:	b2da      	uxtb	r2, r3
     e46:	68fb      	ldr	r3, [r7, #12]
     e48:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     e4a:	687b      	ldr	r3, [r7, #4]
     e4c:	8adb      	ldrh	r3, [r3, #22]
     e4e:	b29b      	uxth	r3, r3
     e50:	b21a      	sxth	r2, r3
     e52:	1cfb      	adds	r3, r7, #3
     e54:	781b      	ldrb	r3, [r3, #0]
     e56:	2101      	movs	r1, #1
     e58:	4099      	lsls	r1, r3
     e5a:	000b      	movs	r3, r1
     e5c:	b21b      	sxth	r3, r3
     e5e:	4313      	orrs	r3, r2
     e60:	b21b      	sxth	r3, r3
     e62:	b29a      	uxth	r2, r3
     e64:	687b      	ldr	r3, [r7, #4]
     e66:	82da      	strh	r2, [r3, #22]
}
     e68:	46c0      	nop			; (mov r8, r8)
     e6a:	46bd      	mov	sp, r7
     e6c:	b004      	add	sp, #16
     e6e:	bd80      	pop	{r7, pc}

00000e70 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
     e70:	b580      	push	{r7, lr}
     e72:	b086      	sub	sp, #24
     e74:	af00      	add	r7, sp, #0
     e76:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
     e78:	4b31      	ldr	r3, [pc, #196]	; (f40 <_rtc_interrupt_handler+0xd0>)
     e7a:	687a      	ldr	r2, [r7, #4]
     e7c:	0092      	lsls	r2, r2, #2
     e7e:	58d3      	ldr	r3, [r2, r3]
     e80:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
     e82:	697b      	ldr	r3, [r7, #20]
     e84:	681b      	ldr	r3, [r3, #0]
     e86:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     e88:	230e      	movs	r3, #14
     e8a:	18fb      	adds	r3, r7, r3
     e8c:	697a      	ldr	r2, [r7, #20]
     e8e:	8ad2      	ldrh	r2, [r2, #22]
     e90:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
     e92:	697b      	ldr	r3, [r7, #20]
     e94:	8a9b      	ldrh	r3, [r3, #20]
     e96:	b29a      	uxth	r2, r3
     e98:	230e      	movs	r3, #14
     e9a:	18fb      	adds	r3, r7, r3
     e9c:	210e      	movs	r1, #14
     e9e:	1879      	adds	r1, r7, r1
     ea0:	8809      	ldrh	r1, [r1, #0]
     ea2:	400a      	ands	r2, r1
     ea4:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     ea6:	693b      	ldr	r3, [r7, #16]
     ea8:	7a1b      	ldrb	r3, [r3, #8]
     eaa:	b2da      	uxtb	r2, r3
     eac:	230c      	movs	r3, #12
     eae:	18fb      	adds	r3, r7, r3
     eb0:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     eb2:	693b      	ldr	r3, [r7, #16]
     eb4:	79db      	ldrb	r3, [r3, #7]
     eb6:	b2db      	uxtb	r3, r3
     eb8:	b29a      	uxth	r2, r3
     eba:	230c      	movs	r3, #12
     ebc:	18fb      	adds	r3, r7, r3
     ebe:	210c      	movs	r1, #12
     ec0:	1879      	adds	r1, r7, r1
     ec2:	8809      	ldrh	r1, [r1, #0]
     ec4:	400a      	ands	r2, r1
     ec6:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     ec8:	230c      	movs	r3, #12
     eca:	18fb      	adds	r3, r7, r3
     ecc:	881b      	ldrh	r3, [r3, #0]
     ece:	2280      	movs	r2, #128	; 0x80
     ed0:	4013      	ands	r3, r2
     ed2:	d00c      	beq.n	eee <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     ed4:	230e      	movs	r3, #14
     ed6:	18fb      	adds	r3, r7, r3
     ed8:	881b      	ldrh	r3, [r3, #0]
     eda:	2204      	movs	r2, #4
     edc:	4013      	ands	r3, r2
     ede:	d002      	beq.n	ee6 <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     ee0:	697b      	ldr	r3, [r7, #20]
     ee2:	691b      	ldr	r3, [r3, #16]
     ee4:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     ee6:	693b      	ldr	r3, [r7, #16]
     ee8:	2280      	movs	r2, #128	; 0x80
     eea:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
     eec:	e024      	b.n	f38 <_rtc_interrupt_handler+0xc8>
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     eee:	230c      	movs	r3, #12
     ef0:	18fb      	adds	r3, r7, r3
     ef2:	881b      	ldrh	r3, [r3, #0]
     ef4:	2201      	movs	r2, #1
     ef6:	4013      	ands	r3, r2
     ef8:	d00c      	beq.n	f14 <_rtc_interrupt_handler+0xa4>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     efa:	230e      	movs	r3, #14
     efc:	18fb      	adds	r3, r7, r3
     efe:	881b      	ldrh	r3, [r3, #0]
     f00:	2201      	movs	r2, #1
     f02:	4013      	ands	r3, r2
     f04:	d002      	beq.n	f0c <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     f06:	697b      	ldr	r3, [r7, #20]
     f08:	689b      	ldr	r3, [r3, #8]
     f0a:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     f0c:	693b      	ldr	r3, [r7, #16]
     f0e:	2201      	movs	r2, #1
     f10:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
     f12:	e011      	b.n	f38 <_rtc_interrupt_handler+0xc8>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     f14:	230c      	movs	r3, #12
     f16:	18fb      	adds	r3, r7, r3
     f18:	881b      	ldrh	r3, [r3, #0]
     f1a:	2202      	movs	r2, #2
     f1c:	4013      	ands	r3, r2
     f1e:	d00b      	beq.n	f38 <_rtc_interrupt_handler+0xc8>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     f20:	230e      	movs	r3, #14
     f22:	18fb      	adds	r3, r7, r3
     f24:	881b      	ldrh	r3, [r3, #0]
     f26:	2202      	movs	r2, #2
     f28:	4013      	ands	r3, r2
     f2a:	d002      	beq.n	f32 <_rtc_interrupt_handler+0xc2>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     f2c:	697b      	ldr	r3, [r7, #20]
     f2e:	68db      	ldr	r3, [r3, #12]
     f30:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     f32:	693b      	ldr	r3, [r7, #16]
     f34:	2202      	movs	r2, #2
     f36:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
     f38:	46c0      	nop			; (mov r8, r8)
     f3a:	46bd      	mov	sp, r7
     f3c:	b006      	add	sp, #24
     f3e:	bd80      	pop	{r7, pc}
     f40:	20000da0 	.word	0x20000da0

00000f44 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     f44:	b580      	push	{r7, lr}
     f46:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
     f48:	2000      	movs	r0, #0
     f4a:	4b02      	ldr	r3, [pc, #8]	; (f54 <RTC_Handler+0x10>)
     f4c:	4798      	blx	r3
}
     f4e:	46c0      	nop			; (mov r8, r8)
     f50:	46bd      	mov	sp, r7
     f52:	bd80      	pop	{r7, pc}
     f54:	00000e71 	.word	0x00000e71

00000f58 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     f58:	b580      	push	{r7, lr}
     f5a:	b082      	sub	sp, #8
     f5c:	af00      	add	r7, sp, #0
     f5e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     f60:	687b      	ldr	r3, [r7, #4]
     f62:	2200      	movs	r2, #0
     f64:	701a      	strb	r2, [r3, #0]
}
     f66:	46c0      	nop			; (mov r8, r8)
     f68:	46bd      	mov	sp, r7
     f6a:	b002      	add	sp, #8
     f6c:	bd80      	pop	{r7, pc}
     f6e:	46c0      	nop			; (mov r8, r8)

00000f70 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     f70:	b580      	push	{r7, lr}
     f72:	b082      	sub	sp, #8
     f74:	af00      	add	r7, sp, #0
     f76:	0002      	movs	r2, r0
     f78:	6039      	str	r1, [r7, #0]
     f7a:	1dfb      	adds	r3, r7, #7
     f7c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     f7e:	1dfb      	adds	r3, r7, #7
     f80:	781b      	ldrb	r3, [r3, #0]
     f82:	2b01      	cmp	r3, #1
     f84:	d00a      	beq.n	f9c <system_apb_clock_set_mask+0x2c>
     f86:	2b02      	cmp	r3, #2
     f88:	d00f      	beq.n	faa <system_apb_clock_set_mask+0x3a>
     f8a:	2b00      	cmp	r3, #0
     f8c:	d114      	bne.n	fb8 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     f8e:	4b0e      	ldr	r3, [pc, #56]	; (fc8 <system_apb_clock_set_mask+0x58>)
     f90:	4a0d      	ldr	r2, [pc, #52]	; (fc8 <system_apb_clock_set_mask+0x58>)
     f92:	6991      	ldr	r1, [r2, #24]
     f94:	683a      	ldr	r2, [r7, #0]
     f96:	430a      	orrs	r2, r1
     f98:	619a      	str	r2, [r3, #24]
			break;
     f9a:	e00f      	b.n	fbc <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     f9c:	4b0a      	ldr	r3, [pc, #40]	; (fc8 <system_apb_clock_set_mask+0x58>)
     f9e:	4a0a      	ldr	r2, [pc, #40]	; (fc8 <system_apb_clock_set_mask+0x58>)
     fa0:	69d1      	ldr	r1, [r2, #28]
     fa2:	683a      	ldr	r2, [r7, #0]
     fa4:	430a      	orrs	r2, r1
     fa6:	61da      	str	r2, [r3, #28]
			break;
     fa8:	e008      	b.n	fbc <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     faa:	4b07      	ldr	r3, [pc, #28]	; (fc8 <system_apb_clock_set_mask+0x58>)
     fac:	4a06      	ldr	r2, [pc, #24]	; (fc8 <system_apb_clock_set_mask+0x58>)
     fae:	6a11      	ldr	r1, [r2, #32]
     fb0:	683a      	ldr	r2, [r7, #0]
     fb2:	430a      	orrs	r2, r1
     fb4:	621a      	str	r2, [r3, #32]
			break;
     fb6:	e001      	b.n	fbc <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     fb8:	2317      	movs	r3, #23
     fba:	e000      	b.n	fbe <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     fbc:	2300      	movs	r3, #0
}
     fbe:	0018      	movs	r0, r3
     fc0:	46bd      	mov	sp, r7
     fc2:	b002      	add	sp, #8
     fc4:	bd80      	pop	{r7, pc}
     fc6:	46c0      	nop			; (mov r8, r8)
     fc8:	40000400 	.word	0x40000400

00000fcc <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     fcc:	b580      	push	{r7, lr}
     fce:	b082      	sub	sp, #8
     fd0:	af00      	add	r7, sp, #0
     fd2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     fd4:	687b      	ldr	r3, [r7, #4]
     fd6:	2280      	movs	r2, #128	; 0x80
     fd8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     fda:	687b      	ldr	r3, [r7, #4]
     fdc:	2200      	movs	r2, #0
     fde:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     fe0:	687b      	ldr	r3, [r7, #4]
     fe2:	2201      	movs	r2, #1
     fe4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     fe6:	687b      	ldr	r3, [r7, #4]
     fe8:	2200      	movs	r2, #0
     fea:	70da      	strb	r2, [r3, #3]
}
     fec:	46c0      	nop			; (mov r8, r8)
     fee:	46bd      	mov	sp, r7
     ff0:	b002      	add	sp, #8
     ff2:	bd80      	pop	{r7, pc}

00000ff4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     ff4:	b580      	push	{r7, lr}
     ff6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     ff8:	4b05      	ldr	r3, [pc, #20]	; (1010 <STACK_SIZE+0x10>)
     ffa:	789b      	ldrb	r3, [r3, #2]
     ffc:	b2db      	uxtb	r3, r3
     ffe:	001a      	movs	r2, r3
    1000:	2302      	movs	r3, #2
    1002:	4013      	ands	r3, r2
    1004:	1e5a      	subs	r2, r3, #1
    1006:	4193      	sbcs	r3, r2
    1008:	b2db      	uxtb	r3, r3
}
    100a:	0018      	movs	r0, r3
    100c:	46bd      	mov	sp, r7
    100e:	bd80      	pop	{r7, pc}
    1010:	41002000 	.word	0x41002000

00001014 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    1014:	b580      	push	{r7, lr}
    1016:	b084      	sub	sp, #16
    1018:	af00      	add	r7, sp, #0
    101a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    101c:	687b      	ldr	r3, [r7, #4]
    101e:	681b      	ldr	r3, [r3, #0]
    1020:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1022:	68fb      	ldr	r3, [r7, #12]
    1024:	69db      	ldr	r3, [r3, #28]
    1026:	2207      	movs	r2, #7
    1028:	4013      	ands	r3, r2
    102a:	1e5a      	subs	r2, r3, #1
    102c:	4193      	sbcs	r3, r2
    102e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    1030:	0018      	movs	r0, r3
    1032:	46bd      	mov	sp, r7
    1034:	b004      	add	sp, #16
    1036:	bd80      	pop	{r7, pc}

00001038 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    1038:	b580      	push	{r7, lr}
    103a:	b082      	sub	sp, #8
    103c:	af00      	add	r7, sp, #0
    103e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1040:	46c0      	nop			; (mov r8, r8)
    1042:	687b      	ldr	r3, [r7, #4]
    1044:	0018      	movs	r0, r3
    1046:	4b04      	ldr	r3, [pc, #16]	; (1058 <_i2c_master_wait_for_sync+0x20>)
    1048:	4798      	blx	r3
    104a:	1e03      	subs	r3, r0, #0
    104c:	d1f9      	bne.n	1042 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    104e:	46c0      	nop			; (mov r8, r8)
    1050:	46bd      	mov	sp, r7
    1052:	b002      	add	sp, #8
    1054:	bd80      	pop	{r7, pc}
    1056:	46c0      	nop			; (mov r8, r8)
    1058:	00001015 	.word	0x00001015

0000105c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    105c:	b5f0      	push	{r4, r5, r6, r7, lr}
    105e:	b097      	sub	sp, #92	; 0x5c
    1060:	af00      	add	r7, sp, #0
    1062:	6178      	str	r0, [r7, #20]
    1064:	6139      	str	r1, [r7, #16]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    1066:	2300      	movs	r3, #0
    1068:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t tmp_baud_hs = 0;
    106a:	2300      	movs	r3, #0
    106c:	653b      	str	r3, [r7, #80]	; 0x50
	int32_t tmp_baudlow_hs = 0;
    106e:	2300      	movs	r3, #0
    1070:	64fb      	str	r3, [r7, #76]	; 0x4c
	enum status_code tmp_status_code = STATUS_OK;
    1072:	233b      	movs	r3, #59	; 0x3b
    1074:	2210      	movs	r2, #16
    1076:	4694      	mov	ip, r2
    1078:	44bc      	add	ip, r7
    107a:	4463      	add	r3, ip
    107c:	2200      	movs	r2, #0
    107e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1080:	697b      	ldr	r3, [r7, #20]
    1082:	681b      	ldr	r3, [r3, #0]
    1084:	63bb      	str	r3, [r7, #56]	; 0x38
	Sercom *const sercom_hw = module->hw;
    1086:	697b      	ldr	r3, [r7, #20]
    1088:	681b      	ldr	r3, [r3, #0]
    108a:	637b      	str	r3, [r7, #52]	; 0x34

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    108c:	2323      	movs	r3, #35	; 0x23
    108e:	2210      	movs	r2, #16
    1090:	18ba      	adds	r2, r7, r2
    1092:	18d4      	adds	r4, r2, r3
    1094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1096:	0018      	movs	r0, r3
    1098:	4bc0      	ldr	r3, [pc, #768]	; (139c <_i2c_master_set_config+0x340>)
    109a:	4798      	blx	r3
    109c:	0003      	movs	r3, r0
    109e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    10a0:	230c      	movs	r3, #12
    10a2:	2210      	movs	r2, #16
    10a4:	4694      	mov	ip, r2
    10a6:	44bc      	add	ip, r7
    10a8:	4463      	add	r3, ip
    10aa:	0018      	movs	r0, r3
    10ac:	4bbc      	ldr	r3, [pc, #752]	; (13a0 <_i2c_master_set_config+0x344>)
    10ae:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    10b0:	693b      	ldr	r3, [r7, #16]
    10b2:	69db      	ldr	r3, [r3, #28]
    10b4:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pad1 = config->pinmux_pad1;
    10b6:	693b      	ldr	r3, [r7, #16]
    10b8:	6a1b      	ldr	r3, [r3, #32]
    10ba:	643b      	str	r3, [r7, #64]	; 0x40

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    10bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    10be:	2b00      	cmp	r3, #0
    10c0:	d106      	bne.n	10d0 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    10c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    10c4:	2100      	movs	r1, #0
    10c6:	0018      	movs	r0, r3
    10c8:	4bb6      	ldr	r3, [pc, #728]	; (13a4 <_i2c_master_set_config+0x348>)
    10ca:	4798      	blx	r3
    10cc:	0003      	movs	r3, r0
    10ce:	647b      	str	r3, [r7, #68]	; 0x44
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    10d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    10d2:	b2da      	uxtb	r2, r3
    10d4:	230c      	movs	r3, #12
    10d6:	2110      	movs	r1, #16
    10d8:	468c      	mov	ip, r1
    10da:	44bc      	add	ip, r7
    10dc:	4463      	add	r3, ip
    10de:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    10e0:	230c      	movs	r3, #12
    10e2:	2210      	movs	r2, #16
    10e4:	4694      	mov	ip, r2
    10e6:	44bc      	add	ip, r7
    10e8:	4463      	add	r3, ip
    10ea:	2202      	movs	r2, #2
    10ec:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    10ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    10f0:	0c1b      	lsrs	r3, r3, #16
    10f2:	b2db      	uxtb	r3, r3
    10f4:	220c      	movs	r2, #12
    10f6:	2110      	movs	r1, #16
    10f8:	468c      	mov	ip, r1
    10fa:	44bc      	add	ip, r7
    10fc:	4462      	add	r2, ip
    10fe:	0011      	movs	r1, r2
    1100:	0018      	movs	r0, r3
    1102:	4ba9      	ldr	r3, [pc, #676]	; (13a8 <_i2c_master_set_config+0x34c>)
    1104:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    1106:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1108:	2b00      	cmp	r3, #0
    110a:	d106      	bne.n	111a <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    110c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    110e:	2101      	movs	r1, #1
    1110:	0018      	movs	r0, r3
    1112:	4ba4      	ldr	r3, [pc, #656]	; (13a4 <_i2c_master_set_config+0x348>)
    1114:	4798      	blx	r3
    1116:	0003      	movs	r3, r0
    1118:	643b      	str	r3, [r7, #64]	; 0x40
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    111a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    111c:	b2da      	uxtb	r2, r3
    111e:	230c      	movs	r3, #12
    1120:	2110      	movs	r1, #16
    1122:	468c      	mov	ip, r1
    1124:	44bc      	add	ip, r7
    1126:	4463      	add	r3, ip
    1128:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    112a:	230c      	movs	r3, #12
    112c:	2210      	movs	r2, #16
    112e:	4694      	mov	ip, r2
    1130:	44bc      	add	ip, r7
    1132:	4463      	add	r3, ip
    1134:	2202      	movs	r2, #2
    1136:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    113a:	0c1b      	lsrs	r3, r3, #16
    113c:	b2db      	uxtb	r3, r3
    113e:	220c      	movs	r2, #12
    1140:	2110      	movs	r1, #16
    1142:	468c      	mov	ip, r1
    1144:	44bc      	add	ip, r7
    1146:	4462      	add	r2, ip
    1148:	0011      	movs	r1, r2
    114a:	0018      	movs	r0, r3
    114c:	4b96      	ldr	r3, [pc, #600]	; (13a8 <_i2c_master_set_config+0x34c>)
    114e:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1150:	693b      	ldr	r3, [r7, #16]
    1152:	8a9a      	ldrh	r2, [r3, #20]
    1154:	697b      	ldr	r3, [r7, #20]
    1156:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    1158:	693b      	ldr	r3, [r7, #16]
    115a:	8ada      	ldrh	r2, [r3, #22]
    115c:	697b      	ldr	r3, [r7, #20]
    115e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1160:	693b      	ldr	r3, [r7, #16]
    1162:	7e1b      	ldrb	r3, [r3, #24]
    1164:	2b00      	cmp	r3, #0
    1166:	d103      	bne.n	1170 <_i2c_master_set_config+0x114>
    1168:	4b90      	ldr	r3, [pc, #576]	; (13ac <_i2c_master_set_config+0x350>)
    116a:	4798      	blx	r3
    116c:	1e03      	subs	r3, r0, #0
    116e:	d002      	beq.n	1176 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1170:	2380      	movs	r3, #128	; 0x80
    1172:	657b      	str	r3, [r7, #84]	; 0x54
    1174:	e001      	b.n	117a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    1176:	2300      	movs	r3, #0
    1178:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    117a:	693b      	ldr	r3, [r7, #16]
    117c:	691b      	ldr	r3, [r3, #16]
    117e:	2b00      	cmp	r3, #0
    1180:	d004      	beq.n	118c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    1182:	693b      	ldr	r3, [r7, #16]
    1184:	691b      	ldr	r3, [r3, #16]
    1186:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    1188:	4313      	orrs	r3, r2
    118a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    118c:	693b      	ldr	r3, [r7, #16]
    118e:	689b      	ldr	r3, [r3, #8]
    1190:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    1192:	4313      	orrs	r3, r2
    1194:	657b      	str	r3, [r7, #84]	; 0x54

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    1196:	693b      	ldr	r3, [r7, #16]
    1198:	2224      	movs	r2, #36	; 0x24
    119a:	5c9b      	ldrb	r3, [r3, r2]
    119c:	2b00      	cmp	r3, #0
    119e:	d004      	beq.n	11aa <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    11a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    11a2:	2280      	movs	r2, #128	; 0x80
    11a4:	05d2      	lsls	r2, r2, #23
    11a6:	4313      	orrs	r3, r2
    11a8:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    11aa:	693b      	ldr	r3, [r7, #16]
    11ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    11ae:	2b00      	cmp	r3, #0
    11b0:	d004      	beq.n	11bc <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    11b2:	693b      	ldr	r3, [r7, #16]
    11b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    11b6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    11b8:	4313      	orrs	r3, r2
    11ba:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    11bc:	693b      	ldr	r3, [r7, #16]
    11be:	222c      	movs	r2, #44	; 0x2c
    11c0:	5c9b      	ldrb	r3, [r3, r2]
    11c2:	2b00      	cmp	r3, #0
    11c4:	d105      	bne.n	11d2 <_i2c_master_set_config+0x176>
    11c6:	693b      	ldr	r3, [r7, #16]
    11c8:	689a      	ldr	r2, [r3, #8]
    11ca:	2380      	movs	r3, #128	; 0x80
    11cc:	049b      	lsls	r3, r3, #18
    11ce:	429a      	cmp	r2, r3
    11d0:	d104      	bne.n	11dc <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    11d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    11d4:	2280      	movs	r2, #128	; 0x80
    11d6:	0512      	lsls	r2, r2, #20
    11d8:	4313      	orrs	r3, r2
    11da:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    11dc:	693b      	ldr	r3, [r7, #16]
    11de:	222d      	movs	r2, #45	; 0x2d
    11e0:	5c9b      	ldrb	r3, [r3, r2]
    11e2:	2b00      	cmp	r3, #0
    11e4:	d004      	beq.n	11f0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    11e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    11e8:	2280      	movs	r2, #128	; 0x80
    11ea:	0412      	lsls	r2, r2, #16
    11ec:	4313      	orrs	r3, r2
    11ee:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    11f0:	693b      	ldr	r3, [r7, #16]
    11f2:	222e      	movs	r2, #46	; 0x2e
    11f4:	5c9b      	ldrb	r3, [r3, r2]
    11f6:	2b00      	cmp	r3, #0
    11f8:	d004      	beq.n	1204 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    11fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    11fc:	2280      	movs	r2, #128	; 0x80
    11fe:	03d2      	lsls	r2, r2, #15
    1200:	4313      	orrs	r3, r2
    1202:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1206:	681a      	ldr	r2, [r3, #0]
    1208:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    120a:	431a      	orrs	r2, r3
    120c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    120e:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1212:	2280      	movs	r2, #128	; 0x80
    1214:	0052      	lsls	r2, r2, #1
    1216:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1218:	2323      	movs	r3, #35	; 0x23
    121a:	2210      	movs	r2, #16
    121c:	4694      	mov	ip, r2
    121e:	44bc      	add	ip, r7
    1220:	4463      	add	r3, ip
    1222:	781b      	ldrb	r3, [r3, #0]
    1224:	3314      	adds	r3, #20
    1226:	b2db      	uxtb	r3, r3
    1228:	0018      	movs	r0, r3
    122a:	4b61      	ldr	r3, [pc, #388]	; (13b0 <_i2c_master_set_config+0x354>)
    122c:	4798      	blx	r3
    122e:	0003      	movs	r3, r0
    1230:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fscl        = 1000 * config->baud_rate;
    1232:	693b      	ldr	r3, [r7, #16]
    1234:	681b      	ldr	r3, [r3, #0]
    1236:	22fa      	movs	r2, #250	; 0xfa
    1238:	0092      	lsls	r2, r2, #2
    123a:	4353      	muls	r3, r2
    123c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    123e:	693b      	ldr	r3, [r7, #16]
    1240:	685b      	ldr	r3, [r3, #4]
    1242:	22fa      	movs	r2, #250	; 0xfa
    1244:	0092      	lsls	r2, r2, #2
    1246:	4353      	muls	r3, r2
    1248:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t trise       = config->sda_scl_rise_time_ns;
    124a:	693b      	ldr	r3, [r7, #16]
    124c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    124e:	623b      	str	r3, [r7, #32]
	
	tmp_baud = (int32_t)(div_ceil(
    1250:	4b58      	ldr	r3, [pc, #352]	; (13b4 <_i2c_master_set_config+0x358>)
    1252:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1254:	4798      	blx	r3
    1256:	0005      	movs	r5, r0
    1258:	000e      	movs	r6, r1
    125a:	4b56      	ldr	r3, [pc, #344]	; (13b4 <_i2c_master_set_config+0x358>)
    125c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    125e:	4798      	blx	r3
    1260:	60b8      	str	r0, [r7, #8]
    1262:	60f9      	str	r1, [r7, #12]
    1264:	4b53      	ldr	r3, [pc, #332]	; (13b4 <_i2c_master_set_config+0x358>)
    1266:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1268:	4798      	blx	r3
    126a:	4c53      	ldr	r4, [pc, #332]	; (13b8 <_i2c_master_set_config+0x35c>)
    126c:	4a53      	ldr	r2, [pc, #332]	; (13bc <_i2c_master_set_config+0x360>)
    126e:	4b54      	ldr	r3, [pc, #336]	; (13c0 <_i2c_master_set_config+0x364>)
    1270:	47a0      	blx	r4
    1272:	0003      	movs	r3, r0
    1274:	000c      	movs	r4, r1
    1276:	603b      	str	r3, [r7, #0]
    1278:	607c      	str	r4, [r7, #4]
    127a:	4b4e      	ldr	r3, [pc, #312]	; (13b4 <_i2c_master_set_config+0x358>)
    127c:	6a38      	ldr	r0, [r7, #32]
    127e:	4798      	blx	r3
    1280:	0002      	movs	r2, r0
    1282:	000b      	movs	r3, r1
    1284:	4c4c      	ldr	r4, [pc, #304]	; (13b8 <_i2c_master_set_config+0x35c>)
    1286:	6838      	ldr	r0, [r7, #0]
    1288:	6879      	ldr	r1, [r7, #4]
    128a:	47a0      	blx	r4
    128c:	0003      	movs	r3, r0
    128e:	000c      	movs	r4, r1
    1290:	0018      	movs	r0, r3
    1292:	0021      	movs	r1, r4
    1294:	4c4b      	ldr	r4, [pc, #300]	; (13c4 <_i2c_master_set_config+0x368>)
    1296:	2200      	movs	r2, #0
    1298:	4b4b      	ldr	r3, [pc, #300]	; (13c8 <_i2c_master_set_config+0x36c>)
    129a:	47a0      	blx	r4
    129c:	0003      	movs	r3, r0
    129e:	000c      	movs	r4, r1
    12a0:	001a      	movs	r2, r3
    12a2:	0023      	movs	r3, r4
    12a4:	4c44      	ldr	r4, [pc, #272]	; (13b8 <_i2c_master_set_config+0x35c>)
    12a6:	68b8      	ldr	r0, [r7, #8]
    12a8:	68f9      	ldr	r1, [r7, #12]
    12aa:	47a0      	blx	r4
    12ac:	0003      	movs	r3, r0
    12ae:	000c      	movs	r4, r1
    12b0:	001a      	movs	r2, r3
    12b2:	0023      	movs	r3, r4
    12b4:	4c45      	ldr	r4, [pc, #276]	; (13cc <_i2c_master_set_config+0x370>)
    12b6:	0028      	movs	r0, r5
    12b8:	0031      	movs	r1, r6
    12ba:	47a0      	blx	r4
    12bc:	0003      	movs	r3, r0
    12be:	000c      	movs	r4, r1
    12c0:	001d      	movs	r5, r3
    12c2:	0026      	movs	r6, r4
    12c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    12c6:	005a      	lsls	r2, r3, #1
    12c8:	4b3a      	ldr	r3, [pc, #232]	; (13b4 <_i2c_master_set_config+0x358>)
    12ca:	0010      	movs	r0, r2
    12cc:	4798      	blx	r3
    12ce:	0002      	movs	r2, r0
    12d0:	000b      	movs	r3, r1
    12d2:	4c3c      	ldr	r4, [pc, #240]	; (13c4 <_i2c_master_set_config+0x368>)
    12d4:	0028      	movs	r0, r5
    12d6:	0031      	movs	r1, r6
    12d8:	47a0      	blx	r4
    12da:	0003      	movs	r3, r0
    12dc:	000c      	movs	r4, r1
    12de:	0018      	movs	r0, r3
    12e0:	0021      	movs	r1, r4
    12e2:	4c3a      	ldr	r4, [pc, #232]	; (13cc <_i2c_master_set_config+0x370>)
    12e4:	2200      	movs	r2, #0
    12e6:	4b3a      	ldr	r3, [pc, #232]	; (13d0 <_i2c_master_set_config+0x374>)
    12e8:	47a0      	blx	r4
    12ea:	0003      	movs	r3, r0
    12ec:	000c      	movs	r4, r1
    12ee:	001d      	movs	r5, r3
    12f0:	0026      	movs	r6, r4
    12f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    12f4:	005a      	lsls	r2, r3, #1
    12f6:	4b2f      	ldr	r3, [pc, #188]	; (13b4 <_i2c_master_set_config+0x358>)
    12f8:	0010      	movs	r0, r2
    12fa:	4798      	blx	r3
    12fc:	0002      	movs	r2, r0
    12fe:	000b      	movs	r3, r1
    1300:	4c34      	ldr	r4, [pc, #208]	; (13d4 <_i2c_master_set_config+0x378>)
    1302:	0028      	movs	r0, r5
    1304:	0031      	movs	r1, r6
    1306:	47a0      	blx	r4
    1308:	0003      	movs	r3, r0
    130a:	000c      	movs	r4, r1
    130c:	0019      	movs	r1, r3
    130e:	0022      	movs	r2, r4
    1310:	4b31      	ldr	r3, [pc, #196]	; (13d8 <_i2c_master_set_config+0x37c>)
    1312:	0008      	movs	r0, r1
    1314:	0011      	movs	r1, r2
    1316:	4798      	blx	r3
    1318:	0003      	movs	r3, r0
    131a:	63fb      	str	r3, [r7, #60]	; 0x3c
			fgclk - fscl * (10 + (fgclk * 0.000000001)* trise), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    131c:	693b      	ldr	r3, [r7, #16]
    131e:	689a      	ldr	r2, [r3, #8]
    1320:	2380      	movs	r3, #128	; 0x80
    1322:	049b      	lsls	r3, r3, #18
    1324:	429a      	cmp	r2, r3
    1326:	d16a      	bne.n	13fe <_i2c_master_set_config+0x3a2>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    1328:	4b22      	ldr	r3, [pc, #136]	; (13b4 <_i2c_master_set_config+0x358>)
    132a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    132c:	4798      	blx	r3
    132e:	4c25      	ldr	r4, [pc, #148]	; (13c4 <_i2c_master_set_config+0x368>)
    1330:	0002      	movs	r2, r0
    1332:	000b      	movs	r3, r1
    1334:	47a0      	blx	r4
    1336:	0003      	movs	r3, r0
    1338:	000c      	movs	r4, r1
    133a:	001d      	movs	r5, r3
    133c:	0026      	movs	r6, r4
    133e:	4b1d      	ldr	r3, [pc, #116]	; (13b4 <_i2c_master_set_config+0x358>)
    1340:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1342:	4798      	blx	r3
    1344:	4c1c      	ldr	r4, [pc, #112]	; (13b8 <_i2c_master_set_config+0x35c>)
    1346:	2200      	movs	r2, #0
    1348:	4b24      	ldr	r3, [pc, #144]	; (13dc <_i2c_master_set_config+0x380>)
    134a:	47a0      	blx	r4
    134c:	0003      	movs	r3, r0
    134e:	000c      	movs	r4, r1
    1350:	001a      	movs	r2, r3
    1352:	0023      	movs	r3, r4
    1354:	4c1f      	ldr	r4, [pc, #124]	; (13d4 <_i2c_master_set_config+0x378>)
    1356:	0028      	movs	r0, r5
    1358:	0031      	movs	r1, r6
    135a:	47a0      	blx	r4
    135c:	0003      	movs	r3, r0
    135e:	000c      	movs	r4, r1
    1360:	0018      	movs	r0, r3
    1362:	0021      	movs	r1, r4
    1364:	4c19      	ldr	r4, [pc, #100]	; (13cc <_i2c_master_set_config+0x370>)
    1366:	2200      	movs	r2, #0
    1368:	4b19      	ldr	r3, [pc, #100]	; (13d0 <_i2c_master_set_config+0x374>)
    136a:	47a0      	blx	r4
    136c:	0003      	movs	r3, r0
    136e:	000c      	movs	r4, r1
    1370:	0019      	movs	r1, r3
    1372:	0022      	movs	r2, r4
    1374:	4b18      	ldr	r3, [pc, #96]	; (13d8 <_i2c_master_set_config+0x37c>)
    1376:	0008      	movs	r0, r1
    1378:	0011      	movs	r1, r2
    137a:	4798      	blx	r3
    137c:	0003      	movs	r3, r0
    137e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (tmp_baudlow_hs) {
    1380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1382:	2b00      	cmp	r3, #0
    1384:	d02e      	beq.n	13e4 <_i2c_master_set_config+0x388>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    1386:	4b16      	ldr	r3, [pc, #88]	; (13e0 <_i2c_master_set_config+0x384>)
    1388:	6a79      	ldr	r1, [r7, #36]	; 0x24
    138a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    138c:	4798      	blx	r3
    138e:	0003      	movs	r3, r0
    1390:	1e9a      	subs	r2, r3, #2
    1392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1394:	1ad3      	subs	r3, r2, r3
    1396:	653b      	str	r3, [r7, #80]	; 0x50
    1398:	e031      	b.n	13fe <_i2c_master_set_config+0x3a2>
    139a:	46c0      	nop			; (mov r8, r8)
    139c:	00003769 	.word	0x00003769
    13a0:	00000fcd 	.word	0x00000fcd
    13a4:	000035a9 	.word	0x000035a9
    13a8:	0000b8b1 	.word	0x0000b8b1
    13ac:	00000ff5 	.word	0x00000ff5
    13b0:	0000b6e9 	.word	0x0000b6e9
    13b4:	0000e3d5 	.word	0x0000e3d5
    13b8:	0000d7cd 	.word	0x0000d7cd
    13bc:	e826d695 	.word	0xe826d695
    13c0:	3e112e0b 	.word	0x3e112e0b
    13c4:	0000cb49 	.word	0x0000cb49
    13c8:	40240000 	.word	0x40240000
    13cc:	0000dcc1 	.word	0x0000dcc1
    13d0:	3ff00000 	.word	0x3ff00000
    13d4:	0000d1a1 	.word	0x0000d1a1
    13d8:	0000e369 	.word	0x0000e369
    13dc:	40080000 	.word	0x40080000
    13e0:	0000bc45 	.word	0x0000bc45
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    13e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    13e6:	005a      	lsls	r2, r3, #1
    13e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    13ea:	18d3      	adds	r3, r2, r3
    13ec:	1e5a      	subs	r2, r3, #1
    13ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    13f0:	0059      	lsls	r1, r3, #1
    13f2:	4b1d      	ldr	r3, [pc, #116]	; (1468 <_i2c_master_set_config+0x40c>)
    13f4:	0010      	movs	r0, r2
    13f6:	4798      	blx	r3
    13f8:	0003      	movs	r3, r0
    13fa:	3b01      	subs	r3, #1
    13fc:	653b      	str	r3, [r7, #80]	; 0x50
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    13fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1400:	2bff      	cmp	r3, #255	; 0xff
    1402:	dc08      	bgt.n	1416 <_i2c_master_set_config+0x3ba>
    1404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1406:	2b00      	cmp	r3, #0
    1408:	db05      	blt.n	1416 <_i2c_master_set_config+0x3ba>
    140a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    140c:	2bff      	cmp	r3, #255	; 0xff
    140e:	dc02      	bgt.n	1416 <_i2c_master_set_config+0x3ba>
    1410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    1412:	2b00      	cmp	r3, #0
    1414:	da06      	bge.n	1424 <_i2c_master_set_config+0x3c8>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1416:	233b      	movs	r3, #59	; 0x3b
    1418:	2210      	movs	r2, #16
    141a:	4694      	mov	ip, r2
    141c:	44bc      	add	ip, r7
    141e:	4463      	add	r3, ip
    1420:	2240      	movs	r2, #64	; 0x40
    1422:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    1424:	233b      	movs	r3, #59	; 0x3b
    1426:	2210      	movs	r2, #16
    1428:	4694      	mov	ip, r2
    142a:	44bc      	add	ip, r7
    142c:	4463      	add	r3, ip
    142e:	781b      	ldrb	r3, [r3, #0]
    1430:	2b40      	cmp	r3, #64	; 0x40
    1432:	d00e      	beq.n	1452 <_i2c_master_set_config+0x3f6>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1436:	22ff      	movs	r2, #255	; 0xff
    1438:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    143a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    143c:	041b      	lsls	r3, r3, #16
    143e:	0019      	movs	r1, r3
    1440:	23ff      	movs	r3, #255	; 0xff
    1442:	041b      	lsls	r3, r3, #16
    1444:	400b      	ands	r3, r1
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1446:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1448:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    144a:	0612      	lsls	r2, r2, #24
    144c:	431a      	orrs	r2, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    144e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1450:	60da      	str	r2, [r3, #12]
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
	}

	return tmp_status_code;
    1452:	233b      	movs	r3, #59	; 0x3b
    1454:	2210      	movs	r2, #16
    1456:	4694      	mov	ip, r2
    1458:	44bc      	add	ip, r7
    145a:	4463      	add	r3, ip
    145c:	781b      	ldrb	r3, [r3, #0]
}
    145e:	0018      	movs	r0, r3
    1460:	46bd      	mov	sp, r7
    1462:	b017      	add	sp, #92	; 0x5c
    1464:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1466:	46c0      	nop			; (mov r8, r8)
    1468:	0000bc45 	.word	0x0000bc45

0000146c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    146c:	b580      	push	{r7, lr}
    146e:	b08a      	sub	sp, #40	; 0x28
    1470:	af00      	add	r7, sp, #0
    1472:	60f8      	str	r0, [r7, #12]
    1474:	60b9      	str	r1, [r7, #8]
    1476:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1478:	68fb      	ldr	r3, [r7, #12]
    147a:	68ba      	ldr	r2, [r7, #8]
    147c:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    147e:	68fb      	ldr	r3, [r7, #12]
    1480:	681b      	ldr	r3, [r3, #0]
    1482:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1484:	68fb      	ldr	r3, [r7, #12]
    1486:	681b      	ldr	r3, [r3, #0]
    1488:	0018      	movs	r0, r3
    148a:	4b25      	ldr	r3, [pc, #148]	; (1520 <i2c_master_init+0xb4>)
    148c:	4798      	blx	r3
    148e:	0003      	movs	r3, r0
    1490:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1492:	6a3b      	ldr	r3, [r7, #32]
    1494:	3302      	adds	r3, #2
    1496:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1498:	6a3b      	ldr	r3, [r7, #32]
    149a:	3314      	adds	r3, #20
    149c:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    149e:	2201      	movs	r2, #1
    14a0:	69fb      	ldr	r3, [r7, #28]
    14a2:	409a      	lsls	r2, r3
    14a4:	0013      	movs	r3, r2
    14a6:	0019      	movs	r1, r3
    14a8:	2002      	movs	r0, #2
    14aa:	4b1e      	ldr	r3, [pc, #120]	; (1524 <i2c_master_init+0xb8>)
    14ac:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    14ae:	2314      	movs	r3, #20
    14b0:	18fb      	adds	r3, r7, r3
    14b2:	0018      	movs	r0, r3
    14b4:	4b1c      	ldr	r3, [pc, #112]	; (1528 <i2c_master_init+0xbc>)
    14b6:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    14b8:	687b      	ldr	r3, [r7, #4]
    14ba:	7b1a      	ldrb	r2, [r3, #12]
    14bc:	2314      	movs	r3, #20
    14be:	18fb      	adds	r3, r7, r3
    14c0:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    14c2:	69bb      	ldr	r3, [r7, #24]
    14c4:	b2db      	uxtb	r3, r3
    14c6:	2214      	movs	r2, #20
    14c8:	18ba      	adds	r2, r7, r2
    14ca:	0011      	movs	r1, r2
    14cc:	0018      	movs	r0, r3
    14ce:	4b17      	ldr	r3, [pc, #92]	; (152c <i2c_master_init+0xc0>)
    14d0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    14d2:	69bb      	ldr	r3, [r7, #24]
    14d4:	b2db      	uxtb	r3, r3
    14d6:	0018      	movs	r0, r3
    14d8:	4b15      	ldr	r3, [pc, #84]	; (1530 <i2c_master_init+0xc4>)
    14da:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    14dc:	687b      	ldr	r3, [r7, #4]
    14de:	7b1b      	ldrb	r3, [r3, #12]
    14e0:	2100      	movs	r1, #0
    14e2:	0018      	movs	r0, r3
    14e4:	4b13      	ldr	r3, [pc, #76]	; (1534 <i2c_master_init+0xc8>)
    14e6:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    14e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    14ea:	681b      	ldr	r3, [r3, #0]
    14ec:	2202      	movs	r2, #2
    14ee:	4013      	ands	r3, r2
    14f0:	d001      	beq.n	14f6 <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    14f2:	231c      	movs	r3, #28
    14f4:	e010      	b.n	1518 <i2c_master_init+0xac>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    14f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    14f8:	681b      	ldr	r3, [r3, #0]
    14fa:	2201      	movs	r2, #1
    14fc:	4013      	ands	r3, r2
    14fe:	d001      	beq.n	1504 <i2c_master_init+0x98>
		return STATUS_BUSY;
    1500:	2305      	movs	r3, #5
    1502:	e009      	b.n	1518 <i2c_master_init+0xac>
	module->status = STATUS_OK;
	module->buffer = NULL;
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1506:	2214      	movs	r2, #20
    1508:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    150a:	687a      	ldr	r2, [r7, #4]
    150c:	68fb      	ldr	r3, [r7, #12]
    150e:	0011      	movs	r1, r2
    1510:	0018      	movs	r0, r3
    1512:	4b09      	ldr	r3, [pc, #36]	; (1538 <i2c_master_init+0xcc>)
    1514:	4798      	blx	r3
    1516:	0003      	movs	r3, r0
}
    1518:	0018      	movs	r0, r3
    151a:	46bd      	mov	sp, r7
    151c:	b00a      	add	sp, #40	; 0x28
    151e:	bd80      	pop	{r7, pc}
    1520:	00003769 	.word	0x00003769
    1524:	00000f71 	.word	0x00000f71
    1528:	00000f59 	.word	0x00000f59
    152c:	0000b5c5 	.word	0x0000b5c5
    1530:	0000b609 	.word	0x0000b609
    1534:	0000351d 	.word	0x0000351d
    1538:	0000105d 	.word	0x0000105d

0000153c <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    153c:	b580      	push	{r7, lr}
    153e:	b084      	sub	sp, #16
    1540:	af00      	add	r7, sp, #0
    1542:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1544:	687b      	ldr	r3, [r7, #4]
    1546:	681b      	ldr	r3, [r3, #0]
    1548:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    154a:	68fb      	ldr	r3, [r7, #12]
    154c:	7e1b      	ldrb	r3, [r3, #24]
    154e:	b2db      	uxtb	r3, r3
    1550:	001a      	movs	r2, r3
    1552:	2302      	movs	r3, #2
    1554:	4013      	ands	r3, r2
    1556:	d00b      	beq.n	1570 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1558:	68fb      	ldr	r3, [r7, #12]
    155a:	2202      	movs	r2, #2
    155c:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    155e:	68fb      	ldr	r3, [r7, #12]
    1560:	8b5b      	ldrh	r3, [r3, #26]
    1562:	b29b      	uxth	r3, r3
    1564:	001a      	movs	r2, r3
    1566:	2302      	movs	r3, #2
    1568:	4013      	ands	r3, r2
    156a:	d011      	beq.n	1590 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    156c:	2341      	movs	r3, #65	; 0x41
    156e:	e010      	b.n	1592 <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1570:	68fb      	ldr	r3, [r7, #12]
    1572:	8b5b      	ldrh	r3, [r3, #26]
    1574:	b29b      	uxth	r3, r3
    1576:	001a      	movs	r2, r3
    1578:	2304      	movs	r3, #4
    157a:	4013      	ands	r3, r2
    157c:	d008      	beq.n	1590 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    157e:	68fb      	ldr	r3, [r7, #12]
    1580:	685b      	ldr	r3, [r3, #4]
    1582:	22c0      	movs	r2, #192	; 0xc0
    1584:	0292      	lsls	r2, r2, #10
    1586:	431a      	orrs	r2, r3
    1588:	68fb      	ldr	r3, [r7, #12]
    158a:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    158c:	2318      	movs	r3, #24
    158e:	e000      	b.n	1592 <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    1590:	2300      	movs	r3, #0
}
    1592:	0018      	movs	r0, r3
    1594:	46bd      	mov	sp, r7
    1596:	b004      	add	sp, #16
    1598:	bd80      	pop	{r7, pc}
    159a:	46c0      	nop			; (mov r8, r8)

0000159c <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    159c:	b580      	push	{r7, lr}
    159e:	b084      	sub	sp, #16
    15a0:	af00      	add	r7, sp, #0
    15a2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    15a4:	687b      	ldr	r3, [r7, #4]
    15a6:	681b      	ldr	r3, [r3, #0]
    15a8:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    15aa:	230e      	movs	r3, #14
    15ac:	18fb      	adds	r3, r7, r3
    15ae:	2200      	movs	r2, #0
    15b0:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15b2:	e00f      	b.n	15d4 <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    15b4:	230e      	movs	r3, #14
    15b6:	18fb      	adds	r3, r7, r3
    15b8:	220e      	movs	r2, #14
    15ba:	18ba      	adds	r2, r7, r2
    15bc:	8812      	ldrh	r2, [r2, #0]
    15be:	3201      	adds	r2, #1
    15c0:	801a      	strh	r2, [r3, #0]
    15c2:	687b      	ldr	r3, [r7, #4]
    15c4:	891b      	ldrh	r3, [r3, #8]
    15c6:	220e      	movs	r2, #14
    15c8:	18ba      	adds	r2, r7, r2
    15ca:	8812      	ldrh	r2, [r2, #0]
    15cc:	429a      	cmp	r2, r3
    15ce:	d301      	bcc.n	15d4 <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    15d0:	2312      	movs	r3, #18
    15d2:	e00e      	b.n	15f2 <_i2c_master_wait_for_bus+0x56>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15d4:	68bb      	ldr	r3, [r7, #8]
    15d6:	7e1b      	ldrb	r3, [r3, #24]
    15d8:	b2db      	uxtb	r3, r3
    15da:	001a      	movs	r2, r3
    15dc:	2301      	movs	r3, #1
    15de:	4013      	ands	r3, r2
    15e0:	d106      	bne.n	15f0 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    15e2:	68bb      	ldr	r3, [r7, #8]
    15e4:	7e1b      	ldrb	r3, [r3, #24]
    15e6:	b2db      	uxtb	r3, r3
    15e8:	001a      	movs	r2, r3
    15ea:	2302      	movs	r3, #2
    15ec:	4013      	ands	r3, r2

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15ee:	d0e1      	beq.n	15b4 <_i2c_master_wait_for_bus+0x18>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    15f0:	2300      	movs	r3, #0
}
    15f2:	0018      	movs	r0, r3
    15f4:	46bd      	mov	sp, r7
    15f6:	b004      	add	sp, #16
    15f8:	bd80      	pop	{r7, pc}
    15fa:	46c0      	nop			; (mov r8, r8)

000015fc <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    15fc:	b590      	push	{r4, r7, lr}
    15fe:	b085      	sub	sp, #20
    1600:	af00      	add	r7, sp, #0
    1602:	6078      	str	r0, [r7, #4]
    1604:	000a      	movs	r2, r1
    1606:	1cfb      	adds	r3, r7, #3
    1608:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    160a:	687b      	ldr	r3, [r7, #4]
    160c:	681b      	ldr	r3, [r3, #0]
    160e:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1610:	68fb      	ldr	r3, [r7, #12]
    1612:	685b      	ldr	r3, [r3, #4]
    1614:	2280      	movs	r2, #128	; 0x80
    1616:	02d2      	lsls	r2, r2, #11
    1618:	431a      	orrs	r2, r3
    161a:	68fb      	ldr	r3, [r7, #12]
    161c:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    161e:	1cfb      	adds	r3, r7, #3
    1620:	781a      	ldrb	r2, [r3, #0]
    1622:	68fb      	ldr	r3, [r7, #12]
    1624:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1626:	230b      	movs	r3, #11
    1628:	18fc      	adds	r4, r7, r3
    162a:	687b      	ldr	r3, [r7, #4]
    162c:	0018      	movs	r0, r3
    162e:	4b07      	ldr	r3, [pc, #28]	; (164c <_i2c_master_send_hs_master_code+0x50>)
    1630:	4798      	blx	r3
    1632:	0003      	movs	r3, r0
    1634:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1636:	68fb      	ldr	r3, [r7, #12]
    1638:	2201      	movs	r2, #1
    163a:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    163c:	230b      	movs	r3, #11
    163e:	18fb      	adds	r3, r7, r3
    1640:	781b      	ldrb	r3, [r3, #0]
}
    1642:	0018      	movs	r0, r3
    1644:	46bd      	mov	sp, r7
    1646:	b005      	add	sp, #20
    1648:	bd90      	pop	{r4, r7, pc}
    164a:	46c0      	nop			; (mov r8, r8)
    164c:	0000159d 	.word	0x0000159d

00001650 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1650:	b590      	push	{r4, r7, lr}
    1652:	b087      	sub	sp, #28
    1654:	af00      	add	r7, sp, #0
    1656:	6078      	str	r0, [r7, #4]
    1658:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    165a:	687b      	ldr	r3, [r7, #4]
    165c:	681b      	ldr	r3, [r3, #0]
    165e:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1660:	2314      	movs	r3, #20
    1662:	18fb      	adds	r3, r7, r3
    1664:	683a      	ldr	r2, [r7, #0]
    1666:	8852      	ldrh	r2, [r2, #2]
    1668:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    166a:	2312      	movs	r3, #18
    166c:	18fb      	adds	r3, r7, r3
    166e:	2200      	movs	r2, #0
    1670:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1672:	68fb      	ldr	r3, [r7, #12]
    1674:	681b      	ldr	r3, [r3, #0]
    1676:	011b      	lsls	r3, r3, #4
    1678:	0fdb      	lsrs	r3, r3, #31
    167a:	b2db      	uxtb	r3, r3
    167c:	001a      	movs	r2, r3
    167e:	230b      	movs	r3, #11
    1680:	18fb      	adds	r3, r7, r3
    1682:	1e51      	subs	r1, r2, #1
    1684:	418a      	sbcs	r2, r1
    1686:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1688:	683b      	ldr	r3, [r7, #0]
    168a:	7a5b      	ldrb	r3, [r3, #9]
    168c:	2b00      	cmp	r3, #0
    168e:	d006      	beq.n	169e <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1690:	683b      	ldr	r3, [r7, #0]
    1692:	7a9a      	ldrb	r2, [r3, #10]
    1694:	687b      	ldr	r3, [r7, #4]
    1696:	0011      	movs	r1, r2
    1698:	0018      	movs	r0, r3
    169a:	4b85      	ldr	r3, [pc, #532]	; (18b0 <_i2c_master_read_packet+0x260>)
    169c:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    169e:	68fb      	ldr	r3, [r7, #12]
    16a0:	685b      	ldr	r3, [r3, #4]
    16a2:	4a84      	ldr	r2, [pc, #528]	; (18b4 <_i2c_master_read_packet+0x264>)
    16a4:	401a      	ands	r2, r3
    16a6:	68fb      	ldr	r3, [r7, #12]
    16a8:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    16aa:	683b      	ldr	r3, [r7, #0]
    16ac:	7a1b      	ldrb	r3, [r3, #8]
    16ae:	2b00      	cmp	r3, #0
    16b0:	d042      	beq.n	1738 <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    16b2:	683b      	ldr	r3, [r7, #0]
    16b4:	881b      	ldrh	r3, [r3, #0]
    16b6:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16b8:	683b      	ldr	r3, [r7, #0]
    16ba:	7a5b      	ldrb	r3, [r3, #9]
    16bc:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    16be:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16c0:	001a      	movs	r2, r3
    16c2:	2380      	movs	r3, #128	; 0x80
    16c4:	021b      	lsls	r3, r3, #8
    16c6:	431a      	orrs	r2, r3
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    16c8:	68fb      	ldr	r3, [r7, #12]
    16ca:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    16cc:	2317      	movs	r3, #23
    16ce:	18fc      	adds	r4, r7, r3
    16d0:	687b      	ldr	r3, [r7, #4]
    16d2:	0018      	movs	r0, r3
    16d4:	4b78      	ldr	r3, [pc, #480]	; (18b8 <_i2c_master_read_packet+0x268>)
    16d6:	4798      	blx	r3
    16d8:	0003      	movs	r3, r0
    16da:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    16dc:	68fb      	ldr	r3, [r7, #12]
    16de:	685b      	ldr	r3, [r3, #4]
    16e0:	4a74      	ldr	r2, [pc, #464]	; (18b4 <_i2c_master_read_packet+0x264>)
    16e2:	401a      	ands	r2, r3
    16e4:	68fb      	ldr	r3, [r7, #12]
    16e6:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    16e8:	2317      	movs	r3, #23
    16ea:	18fb      	adds	r3, r7, r3
    16ec:	781b      	ldrb	r3, [r3, #0]
    16ee:	2b00      	cmp	r3, #0
    16f0:	d107      	bne.n	1702 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    16f2:	2317      	movs	r3, #23
    16f4:	18fc      	adds	r4, r7, r3
    16f6:	687b      	ldr	r3, [r7, #4]
    16f8:	0018      	movs	r0, r3
    16fa:	4b70      	ldr	r3, [pc, #448]	; (18bc <_i2c_master_read_packet+0x26c>)
    16fc:	4798      	blx	r3
    16fe:	0003      	movs	r3, r0
    1700:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    1702:	2317      	movs	r3, #23
    1704:	18fb      	adds	r3, r7, r3
    1706:	781b      	ldrb	r3, [r3, #0]
    1708:	2b00      	cmp	r3, #0
    170a:	d111      	bne.n	1730 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    170c:	683b      	ldr	r3, [r7, #0]
    170e:	881b      	ldrh	r3, [r3, #0]
    1710:	0a1b      	lsrs	r3, r3, #8
    1712:	b29b      	uxth	r3, r3
    1714:	2278      	movs	r2, #120	; 0x78
    1716:	4313      	orrs	r3, r2
    1718:	b29b      	uxth	r3, r3
    171a:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    171c:	683b      	ldr	r3, [r7, #0]
    171e:	7a5b      	ldrb	r3, [r3, #9]
    1720:	039b      	lsls	r3, r3, #14
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1722:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1724:	2201      	movs	r2, #1
    1726:	4313      	orrs	r3, r2
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1728:	001a      	movs	r2, r3
    172a:	68fb      	ldr	r3, [r7, #12]
    172c:	625a      	str	r2, [r3, #36]	; 0x24
    172e:	e00f      	b.n	1750 <_i2c_master_read_packet+0x100>
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    1730:	2317      	movs	r3, #23
    1732:	18fb      	adds	r3, r7, r3
    1734:	781b      	ldrb	r3, [r3, #0]
    1736:	e0b6      	b.n	18a6 <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1738:	683b      	ldr	r3, [r7, #0]
    173a:	881b      	ldrh	r3, [r3, #0]
    173c:	005b      	lsls	r3, r3, #1
    173e:	2201      	movs	r2, #1
    1740:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1742:	683b      	ldr	r3, [r7, #0]
    1744:	7a5b      	ldrb	r3, [r3, #9]
    1746:	039b      	lsls	r3, r3, #14
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1748:	4313      	orrs	r3, r2
    174a:	001a      	movs	r2, r3
    174c:	68fb      	ldr	r3, [r7, #12]
    174e:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1750:	2317      	movs	r3, #23
    1752:	18fc      	adds	r4, r7, r3
    1754:	687b      	ldr	r3, [r7, #4]
    1756:	0018      	movs	r0, r3
    1758:	4b57      	ldr	r3, [pc, #348]	; (18b8 <_i2c_master_read_packet+0x268>)
    175a:	4798      	blx	r3
    175c:	0003      	movs	r3, r0
    175e:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1760:	230b      	movs	r3, #11
    1762:	18fb      	adds	r3, r7, r3
    1764:	781b      	ldrb	r3, [r3, #0]
    1766:	2b00      	cmp	r3, #0
    1768:	d00b      	beq.n	1782 <_i2c_master_read_packet+0x132>
    176a:	683b      	ldr	r3, [r7, #0]
    176c:	885b      	ldrh	r3, [r3, #2]
    176e:	2b01      	cmp	r3, #1
    1770:	d107      	bne.n	1782 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1772:	68fb      	ldr	r3, [r7, #12]
    1774:	685b      	ldr	r3, [r3, #4]
    1776:	2280      	movs	r2, #128	; 0x80
    1778:	02d2      	lsls	r2, r2, #11
    177a:	431a      	orrs	r2, r3
    177c:	68fb      	ldr	r3, [r7, #12]
    177e:	605a      	str	r2, [r3, #4]
    1780:	e005      	b.n	178e <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    1782:	68fb      	ldr	r3, [r7, #12]
    1784:	685b      	ldr	r3, [r3, #4]
    1786:	4a4b      	ldr	r2, [pc, #300]	; (18b4 <_i2c_master_read_packet+0x264>)
    1788:	401a      	ands	r2, r3
    178a:	68fb      	ldr	r3, [r7, #12]
    178c:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    178e:	2317      	movs	r3, #23
    1790:	18fb      	adds	r3, r7, r3
    1792:	781b      	ldrb	r3, [r3, #0]
    1794:	2b00      	cmp	r3, #0
    1796:	d107      	bne.n	17a8 <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    1798:	2317      	movs	r3, #23
    179a:	18fc      	adds	r4, r7, r3
    179c:	687b      	ldr	r3, [r7, #4]
    179e:	0018      	movs	r0, r3
    17a0:	4b46      	ldr	r3, [pc, #280]	; (18bc <_i2c_master_read_packet+0x26c>)
    17a2:	4798      	blx	r3
    17a4:	0003      	movs	r3, r0
    17a6:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    17a8:	2317      	movs	r3, #23
    17aa:	18fb      	adds	r3, r7, r3
    17ac:	781b      	ldrb	r3, [r3, #0]
    17ae:	2b00      	cmp	r3, #0
    17b0:	d000      	beq.n	17b4 <_i2c_master_read_packet+0x164>
    17b2:	e075      	b.n	18a0 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    17b4:	e04b      	b.n	184e <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    17b6:	68fb      	ldr	r3, [r7, #12]
    17b8:	8b5b      	ldrh	r3, [r3, #26]
    17ba:	b29b      	uxth	r3, r3
    17bc:	001a      	movs	r2, r3
    17be:	2320      	movs	r3, #32
    17c0:	4013      	ands	r3, r2
    17c2:	d101      	bne.n	17c8 <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    17c4:	2341      	movs	r3, #65	; 0x41
    17c6:	e06e      	b.n	18a6 <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    17c8:	687b      	ldr	r3, [r7, #4]
    17ca:	7adb      	ldrb	r3, [r3, #11]
    17cc:	2b00      	cmp	r3, #0
    17ce:	d01e      	beq.n	180e <_i2c_master_read_packet+0x1be>
    17d0:	230b      	movs	r3, #11
    17d2:	18fb      	adds	r3, r7, r3
    17d4:	781b      	ldrb	r3, [r3, #0]
    17d6:	2201      	movs	r2, #1
    17d8:	4053      	eors	r3, r2
    17da:	b2db      	uxtb	r3, r3
    17dc:	2b00      	cmp	r3, #0
    17de:	d004      	beq.n	17ea <_i2c_master_read_packet+0x19a>
    17e0:	2314      	movs	r3, #20
    17e2:	18fb      	adds	r3, r7, r3
    17e4:	881b      	ldrh	r3, [r3, #0]
    17e6:	2b00      	cmp	r3, #0
    17e8:	d009      	beq.n	17fe <_i2c_master_read_packet+0x1ae>
    17ea:	230b      	movs	r3, #11
    17ec:	18fb      	adds	r3, r7, r3
    17ee:	781b      	ldrb	r3, [r3, #0]
    17f0:	2b00      	cmp	r3, #0
    17f2:	d00c      	beq.n	180e <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    17f4:	2314      	movs	r3, #20
    17f6:	18fb      	adds	r3, r7, r3
    17f8:	881b      	ldrh	r3, [r3, #0]
    17fa:	2b01      	cmp	r3, #1
    17fc:	d107      	bne.n	180e <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    17fe:	68fb      	ldr	r3, [r7, #12]
    1800:	685b      	ldr	r3, [r3, #4]
    1802:	2280      	movs	r2, #128	; 0x80
    1804:	02d2      	lsls	r2, r2, #11
    1806:	431a      	orrs	r2, r3
    1808:	68fb      	ldr	r3, [r7, #12]
    180a:	605a      	str	r2, [r3, #4]
    180c:	e01a      	b.n	1844 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    180e:	687b      	ldr	r3, [r7, #4]
    1810:	0018      	movs	r0, r3
    1812:	4b2b      	ldr	r3, [pc, #172]	; (18c0 <_i2c_master_read_packet+0x270>)
    1814:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    1816:	683b      	ldr	r3, [r7, #0]
    1818:	685a      	ldr	r2, [r3, #4]
    181a:	2312      	movs	r3, #18
    181c:	18fb      	adds	r3, r7, r3
    181e:	881b      	ldrh	r3, [r3, #0]
    1820:	2112      	movs	r1, #18
    1822:	1879      	adds	r1, r7, r1
    1824:	1c58      	adds	r0, r3, #1
    1826:	8008      	strh	r0, [r1, #0]
    1828:	18d3      	adds	r3, r2, r3
    182a:	68fa      	ldr	r2, [r7, #12]
    182c:	2128      	movs	r1, #40	; 0x28
    182e:	5c52      	ldrb	r2, [r2, r1]
    1830:	b2d2      	uxtb	r2, r2
    1832:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    1834:	2317      	movs	r3, #23
    1836:	18fc      	adds	r4, r7, r3
    1838:	687b      	ldr	r3, [r7, #4]
    183a:	0018      	movs	r0, r3
    183c:	4b1e      	ldr	r3, [pc, #120]	; (18b8 <_i2c_master_read_packet+0x268>)
    183e:	4798      	blx	r3
    1840:	0003      	movs	r3, r0
    1842:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1844:	2317      	movs	r3, #23
    1846:	18fb      	adds	r3, r7, r3
    1848:	781b      	ldrb	r3, [r3, #0]
    184a:	2b00      	cmp	r3, #0
    184c:	d109      	bne.n	1862 <_i2c_master_read_packet+0x212>
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
    184e:	2314      	movs	r3, #20
    1850:	18fb      	adds	r3, r7, r3
    1852:	881b      	ldrh	r3, [r3, #0]
    1854:	2214      	movs	r2, #20
    1856:	18ba      	adds	r2, r7, r2
    1858:	1e59      	subs	r1, r3, #1
    185a:	8011      	strh	r1, [r2, #0]
    185c:	2b00      	cmp	r3, #0
    185e:	d1aa      	bne.n	17b6 <_i2c_master_read_packet+0x166>
    1860:	e000      	b.n	1864 <_i2c_master_read_packet+0x214>
				tmp_status = _i2c_master_wait_for_bus(module);
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
				break;
    1862:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    1864:	687b      	ldr	r3, [r7, #4]
    1866:	7a9b      	ldrb	r3, [r3, #10]
    1868:	2b00      	cmp	r3, #0
    186a:	d00a      	beq.n	1882 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	0018      	movs	r0, r3
    1870:	4b13      	ldr	r3, [pc, #76]	; (18c0 <_i2c_master_read_packet+0x270>)
    1872:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1874:	68fb      	ldr	r3, [r7, #12]
    1876:	685b      	ldr	r3, [r3, #4]
    1878:	22c0      	movs	r2, #192	; 0xc0
    187a:	0292      	lsls	r2, r2, #10
    187c:	431a      	orrs	r2, r3
    187e:	68fb      	ldr	r3, [r7, #12]
    1880:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    1882:	687b      	ldr	r3, [r7, #4]
    1884:	0018      	movs	r0, r3
    1886:	4b0e      	ldr	r3, [pc, #56]	; (18c0 <_i2c_master_read_packet+0x270>)
    1888:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    188a:	683b      	ldr	r3, [r7, #0]
    188c:	685a      	ldr	r2, [r3, #4]
    188e:	2312      	movs	r3, #18
    1890:	18fb      	adds	r3, r7, r3
    1892:	881b      	ldrh	r3, [r3, #0]
    1894:	18d3      	adds	r3, r2, r3
    1896:	68fa      	ldr	r2, [r7, #12]
    1898:	2128      	movs	r1, #40	; 0x28
    189a:	5c52      	ldrb	r2, [r2, r1]
    189c:	b2d2      	uxtb	r2, r2
    189e:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    18a0:	2317      	movs	r3, #23
    18a2:	18fb      	adds	r3, r7, r3
    18a4:	781b      	ldrb	r3, [r3, #0]
}
    18a6:	0018      	movs	r0, r3
    18a8:	46bd      	mov	sp, r7
    18aa:	b007      	add	sp, #28
    18ac:	bd90      	pop	{r4, r7, pc}
    18ae:	46c0      	nop			; (mov r8, r8)
    18b0:	000015fd 	.word	0x000015fd
    18b4:	fffbffff 	.word	0xfffbffff
    18b8:	0000159d 	.word	0x0000159d
    18bc:	0000153d 	.word	0x0000153d
    18c0:	00001039 	.word	0x00001039

000018c4 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    18c4:	b580      	push	{r7, lr}
    18c6:	b082      	sub	sp, #8
    18c8:	af00      	add	r7, sp, #0
    18ca:	6078      	str	r0, [r7, #4]
    18cc:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    18ce:	687b      	ldr	r3, [r7, #4]
    18d0:	2201      	movs	r2, #1
    18d2:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    18d4:	687b      	ldr	r3, [r7, #4]
    18d6:	2201      	movs	r2, #1
    18d8:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    18da:	683a      	ldr	r2, [r7, #0]
    18dc:	687b      	ldr	r3, [r7, #4]
    18de:	0011      	movs	r1, r2
    18e0:	0018      	movs	r0, r3
    18e2:	4b03      	ldr	r3, [pc, #12]	; (18f0 <i2c_master_read_packet_wait+0x2c>)
    18e4:	4798      	blx	r3
    18e6:	0003      	movs	r3, r0
}
    18e8:	0018      	movs	r0, r3
    18ea:	46bd      	mov	sp, r7
    18ec:	b002      	add	sp, #8
    18ee:	bd80      	pop	{r7, pc}
    18f0:	00001651 	.word	0x00001651

000018f4 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    18f4:	b590      	push	{r4, r7, lr}
    18f6:	b087      	sub	sp, #28
    18f8:	af00      	add	r7, sp, #0
    18fa:	6078      	str	r0, [r7, #4]
    18fc:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    18fe:	687b      	ldr	r3, [r7, #4]
    1900:	681b      	ldr	r3, [r3, #0]
    1902:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1904:	2314      	movs	r3, #20
    1906:	18fb      	adds	r3, r7, r3
    1908:	683a      	ldr	r2, [r7, #0]
    190a:	8852      	ldrh	r2, [r2, #2]
    190c:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    190e:	687b      	ldr	r3, [r7, #4]
    1910:	0018      	movs	r0, r3
    1912:	4b51      	ldr	r3, [pc, #324]	; (1a58 <_i2c_master_write_packet+0x164>)
    1914:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1916:	683b      	ldr	r3, [r7, #0]
    1918:	7a5b      	ldrb	r3, [r3, #9]
    191a:	2b00      	cmp	r3, #0
    191c:	d006      	beq.n	192c <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    191e:	683b      	ldr	r3, [r7, #0]
    1920:	7a9a      	ldrb	r2, [r3, #10]
    1922:	687b      	ldr	r3, [r7, #4]
    1924:	0011      	movs	r1, r2
    1926:	0018      	movs	r0, r3
    1928:	4b4c      	ldr	r3, [pc, #304]	; (1a5c <_i2c_master_write_packet+0x168>)
    192a:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    192c:	68fb      	ldr	r3, [r7, #12]
    192e:	685b      	ldr	r3, [r3, #4]
    1930:	4a4b      	ldr	r2, [pc, #300]	; (1a60 <_i2c_master_write_packet+0x16c>)
    1932:	401a      	ands	r2, r3
    1934:	68fb      	ldr	r3, [r7, #12]
    1936:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    1938:	683b      	ldr	r3, [r7, #0]
    193a:	7a1b      	ldrb	r3, [r3, #8]
    193c:	2b00      	cmp	r3, #0
    193e:	d00d      	beq.n	195c <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1940:	683b      	ldr	r3, [r7, #0]
    1942:	881b      	ldrh	r3, [r3, #0]
    1944:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1946:	683b      	ldr	r3, [r7, #0]
    1948:	7a5b      	ldrb	r3, [r3, #9]
    194a:	039b      	lsls	r3, r3, #14
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    194c:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    194e:	001a      	movs	r2, r3
    1950:	2380      	movs	r3, #128	; 0x80
    1952:	021b      	lsls	r3, r3, #8
    1954:	431a      	orrs	r2, r3
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1956:	68fb      	ldr	r3, [r7, #12]
    1958:	625a      	str	r2, [r3, #36]	; 0x24
    195a:	e009      	b.n	1970 <_i2c_master_write_packet+0x7c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    195c:	683b      	ldr	r3, [r7, #0]
    195e:	881b      	ldrh	r3, [r3, #0]
    1960:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1962:	683b      	ldr	r3, [r7, #0]
    1964:	7a5b      	ldrb	r3, [r3, #9]
    1966:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1968:	4313      	orrs	r3, r2
    196a:	001a      	movs	r2, r3
    196c:	68fb      	ldr	r3, [r7, #12]
    196e:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1970:	2317      	movs	r3, #23
    1972:	18fc      	adds	r4, r7, r3
    1974:	687b      	ldr	r3, [r7, #4]
    1976:	0018      	movs	r0, r3
    1978:	4b3a      	ldr	r3, [pc, #232]	; (1a64 <_i2c_master_write_packet+0x170>)
    197a:	4798      	blx	r3
    197c:	0003      	movs	r3, r0
    197e:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1980:	2317      	movs	r3, #23
    1982:	18fb      	adds	r3, r7, r3
    1984:	781b      	ldrb	r3, [r3, #0]
    1986:	2b00      	cmp	r3, #0
    1988:	d107      	bne.n	199a <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    198a:	2317      	movs	r3, #23
    198c:	18fc      	adds	r4, r7, r3
    198e:	687b      	ldr	r3, [r7, #4]
    1990:	0018      	movs	r0, r3
    1992:	4b35      	ldr	r3, [pc, #212]	; (1a68 <_i2c_master_write_packet+0x174>)
    1994:	4798      	blx	r3
    1996:	0003      	movs	r3, r0
    1998:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    199a:	2317      	movs	r3, #23
    199c:	18fb      	adds	r3, r7, r3
    199e:	781b      	ldrb	r3, [r3, #0]
    19a0:	2b00      	cmp	r3, #0
    19a2:	d152      	bne.n	1a4a <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    19a4:	2312      	movs	r3, #18
    19a6:	18fb      	adds	r3, r7, r3
    19a8:	2200      	movs	r2, #0
    19aa:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    19ac:	e033      	b.n	1a16 <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    19ae:	68fb      	ldr	r3, [r7, #12]
    19b0:	8b5b      	ldrh	r3, [r3, #26]
    19b2:	b29b      	uxth	r3, r3
    19b4:	001a      	movs	r2, r3
    19b6:	2320      	movs	r3, #32
    19b8:	4013      	ands	r3, r2
    19ba:	d101      	bne.n	19c0 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    19bc:	2341      	movs	r3, #65	; 0x41
    19be:	e047      	b.n	1a50 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    19c0:	687b      	ldr	r3, [r7, #4]
    19c2:	0018      	movs	r0, r3
    19c4:	4b24      	ldr	r3, [pc, #144]	; (1a58 <_i2c_master_write_packet+0x164>)
    19c6:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    19c8:	683b      	ldr	r3, [r7, #0]
    19ca:	685a      	ldr	r2, [r3, #4]
    19cc:	2312      	movs	r3, #18
    19ce:	18fb      	adds	r3, r7, r3
    19d0:	881b      	ldrh	r3, [r3, #0]
    19d2:	2112      	movs	r1, #18
    19d4:	1879      	adds	r1, r7, r1
    19d6:	1c58      	adds	r0, r3, #1
    19d8:	8008      	strh	r0, [r1, #0]
    19da:	18d3      	adds	r3, r2, r3
    19dc:	7819      	ldrb	r1, [r3, #0]
    19de:	68fb      	ldr	r3, [r7, #12]
    19e0:	2228      	movs	r2, #40	; 0x28
    19e2:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    19e4:	2317      	movs	r3, #23
    19e6:	18fc      	adds	r4, r7, r3
    19e8:	687b      	ldr	r3, [r7, #4]
    19ea:	0018      	movs	r0, r3
    19ec:	4b1d      	ldr	r3, [pc, #116]	; (1a64 <_i2c_master_write_packet+0x170>)
    19ee:	4798      	blx	r3
    19f0:	0003      	movs	r3, r0
    19f2:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    19f4:	2317      	movs	r3, #23
    19f6:	18fb      	adds	r3, r7, r3
    19f8:	781b      	ldrb	r3, [r3, #0]
    19fa:	2b00      	cmp	r3, #0
    19fc:	d115      	bne.n	1a2a <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    19fe:	68fb      	ldr	r3, [r7, #12]
    1a00:	8b5b      	ldrh	r3, [r3, #26]
    1a02:	b29b      	uxth	r3, r3
    1a04:	001a      	movs	r2, r3
    1a06:	2304      	movs	r3, #4
    1a08:	4013      	ands	r3, r2
    1a0a:	d004      	beq.n	1a16 <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    1a0c:	2317      	movs	r3, #23
    1a0e:	18fb      	adds	r3, r7, r3
    1a10:	221e      	movs	r2, #30
    1a12:	701a      	strb	r2, [r3, #0]
				break;
    1a14:	e00a      	b.n	1a2c <_i2c_master_write_packet+0x138>
	if (tmp_status == STATUS_OK) {
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
    1a16:	2314      	movs	r3, #20
    1a18:	18fb      	adds	r3, r7, r3
    1a1a:	881b      	ldrh	r3, [r3, #0]
    1a1c:	2214      	movs	r2, #20
    1a1e:	18ba      	adds	r2, r7, r2
    1a20:	1e59      	subs	r1, r3, #1
    1a22:	8011      	strh	r1, [r2, #0]
    1a24:	2b00      	cmp	r3, #0
    1a26:	d1c2      	bne.n	19ae <_i2c_master_write_packet+0xba>
    1a28:	e000      	b.n	1a2c <_i2c_master_write_packet+0x138>
			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
				break;
    1a2a:	46c0      	nop			; (mov r8, r8)
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
    1a2c:	687b      	ldr	r3, [r7, #4]
    1a2e:	7a9b      	ldrb	r3, [r3, #10]
    1a30:	2b00      	cmp	r3, #0
    1a32:	d00a      	beq.n	1a4a <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    1a34:	687b      	ldr	r3, [r7, #4]
    1a36:	0018      	movs	r0, r3
    1a38:	4b07      	ldr	r3, [pc, #28]	; (1a58 <_i2c_master_write_packet+0x164>)
    1a3a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1a3c:	68fb      	ldr	r3, [r7, #12]
    1a3e:	685b      	ldr	r3, [r3, #4]
    1a40:	22c0      	movs	r2, #192	; 0xc0
    1a42:	0292      	lsls	r2, r2, #10
    1a44:	431a      	orrs	r2, r3
    1a46:	68fb      	ldr	r3, [r7, #12]
    1a48:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    1a4a:	2317      	movs	r3, #23
    1a4c:	18fb      	adds	r3, r7, r3
    1a4e:	781b      	ldrb	r3, [r3, #0]
}
    1a50:	0018      	movs	r0, r3
    1a52:	46bd      	mov	sp, r7
    1a54:	b007      	add	sp, #28
    1a56:	bd90      	pop	{r4, r7, pc}
    1a58:	00001039 	.word	0x00001039
    1a5c:	000015fd 	.word	0x000015fd
    1a60:	fffbffff 	.word	0xfffbffff
    1a64:	0000159d 	.word	0x0000159d
    1a68:	0000153d 	.word	0x0000153d

00001a6c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1a6c:	b580      	push	{r7, lr}
    1a6e:	b082      	sub	sp, #8
    1a70:	af00      	add	r7, sp, #0
    1a72:	6078      	str	r0, [r7, #4]
    1a74:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    1a76:	687b      	ldr	r3, [r7, #4]
    1a78:	2201      	movs	r2, #1
    1a7a:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    1a7c:	687b      	ldr	r3, [r7, #4]
    1a7e:	2201      	movs	r2, #1
    1a80:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    1a82:	683a      	ldr	r2, [r7, #0]
    1a84:	687b      	ldr	r3, [r7, #4]
    1a86:	0011      	movs	r1, r2
    1a88:	0018      	movs	r0, r3
    1a8a:	4b03      	ldr	r3, [pc, #12]	; (1a98 <i2c_master_write_packet_wait+0x2c>)
    1a8c:	4798      	blx	r3
    1a8e:	0003      	movs	r3, r0
}
    1a90:	0018      	movs	r0, r3
    1a92:	46bd      	mov	sp, r7
    1a94:	b002      	add	sp, #8
    1a96:	bd80      	pop	{r7, pc}
    1a98:	000018f5 	.word	0x000018f5

00001a9c <_usb_host_interrupt_handler>:
 *   (Device dis/connection, SOF, reset, resume, wakeup, error)
 * - Pipe events
 *   (End of data transfer, setup, stall, error)
 */
static void _usb_host_interrupt_handler(void)
{
    1a9c:	b580      	push	{r7, lr}
    1a9e:	b082      	sub	sp, #8
    1aa0:	af00      	add	r7, sp, #0
	uint32_t pipe_int;
	uint32_t flags;

	/* Manage pipe interrupts */
	pipe_int = ctz(_usb_instances->hw->HOST.PINTSMRY.reg);
    1aa2:	4ba4      	ldr	r3, [pc, #656]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1aa4:	681b      	ldr	r3, [r3, #0]
    1aa6:	681b      	ldr	r3, [r3, #0]
    1aa8:	8c1b      	ldrh	r3, [r3, #32]
    1aaa:	b29b      	uxth	r3, r3
    1aac:	2b00      	cmp	r3, #0
    1aae:	d00a      	beq.n	1ac6 <_usb_host_interrupt_handler+0x2a>
    1ab0:	4ba0      	ldr	r3, [pc, #640]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1ab2:	681b      	ldr	r3, [r3, #0]
    1ab4:	681b      	ldr	r3, [r3, #0]
    1ab6:	8c1b      	ldrh	r3, [r3, #32]
    1ab8:	b29b      	uxth	r3, r3
    1aba:	001a      	movs	r2, r3
    1abc:	4b9e      	ldr	r3, [pc, #632]	; (1d38 <_usb_host_interrupt_handler+0x29c>)
    1abe:	0010      	movs	r0, r2
    1ac0:	4798      	blx	r3
    1ac2:	0003      	movs	r3, r0
    1ac4:	e000      	b.n	1ac8 <_usb_host_interrupt_handler+0x2c>
    1ac6:	2320      	movs	r3, #32
    1ac8:	607b      	str	r3, [r7, #4]
	if (pipe_int < 32) {
    1aca:	687b      	ldr	r3, [r7, #4]
    1acc:	2b1f      	cmp	r3, #31
    1ace:	d900      	bls.n	1ad2 <_usb_host_interrupt_handler+0x36>
    1ad0:	e204      	b.n	1edc <_usb_host_interrupt_handler+0x440>
		/* pipe interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg;
    1ad2:	4b98      	ldr	r3, [pc, #608]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1ad4:	681b      	ldr	r3, [r3, #0]
    1ad6:	681a      	ldr	r2, [r3, #0]
    1ad8:	687b      	ldr	r3, [r7, #4]
    1ada:	3308      	adds	r3, #8
    1adc:	015b      	lsls	r3, r3, #5
    1ade:	18d3      	adds	r3, r2, r3
    1ae0:	3307      	adds	r3, #7
    1ae2:	781b      	ldrb	r3, [r3, #0]
    1ae4:	b2db      	uxtb	r3, r3
    1ae6:	603b      	str	r3, [r7, #0]

		/* host pipe transfer complete interrupt */
		if (flags & USB_HOST_PINTFLAG_TRCPT_Msk) {
    1ae8:	683b      	ldr	r3, [r7, #0]
    1aea:	2203      	movs	r2, #3
    1aec:	4013      	ands	r3, r2
    1aee:	d100      	bne.n	1af2 <_usb_host_interrupt_handler+0x56>
    1af0:	e088      	b.n	1c04 <_usb_host_interrupt_handler+0x168>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    1af2:	2201      	movs	r2, #1
    1af4:	687b      	ldr	r3, [r7, #4]
    1af6:	409a      	lsls	r2, r3
    1af8:	0013      	movs	r3, r2
    1afa:	43db      	mvns	r3, r3
    1afc:	001a      	movs	r2, r3
    1afe:	4b8f      	ldr	r3, [pc, #572]	; (1d3c <_usb_host_interrupt_handler+0x2a0>)
    1b00:	681b      	ldr	r3, [r3, #0]
    1b02:	401a      	ands	r2, r3
    1b04:	4b8d      	ldr	r3, [pc, #564]	; (1d3c <_usb_host_interrupt_handler+0x2a0>)
    1b06:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1b08:	4b8a      	ldr	r3, [pc, #552]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1b0a:	681b      	ldr	r3, [r3, #0]
    1b0c:	681a      	ldr	r2, [r3, #0]
    1b0e:	687b      	ldr	r3, [r7, #4]
    1b10:	3308      	adds	r3, #8
    1b12:	015b      	lsls	r3, r3, #5
    1b14:	18d3      	adds	r3, r2, r3
    1b16:	3307      	adds	r3, #7
    1b18:	2203      	movs	r2, #3
    1b1a:	701a      	strb	r2, [r3, #0]
					USB_HOST_PINTFLAG_TRCPT_Msk;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    1b1c:	4b85      	ldr	r3, [pc, #532]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1b1e:	681a      	ldr	r2, [r3, #0]
    1b20:	21ae      	movs	r1, #174	; 0xae
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	18d3      	adds	r3, r2, r3
    1b26:	185b      	adds	r3, r3, r1
    1b28:	781b      	ldrb	r3, [r3, #0]
    1b2a:	001a      	movs	r2, r3
    1b2c:	2301      	movs	r3, #1
    1b2e:	4013      	ands	r3, r2
    1b30:	d068      	beq.n	1c04 <_usb_host_interrupt_handler+0x168>
					(1 << USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE)) {
				pipe_callback_para.pipe_num = pipe_int;
    1b32:	687b      	ldr	r3, [r7, #4]
    1b34:	b2da      	uxtb	r2, r3
    1b36:	4b82      	ldr	r3, [pc, #520]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1b38:	701a      	strb	r2, [r3, #0]
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN ==
    1b3a:	4b7e      	ldr	r3, [pc, #504]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1b3c:	681b      	ldr	r3, [r3, #0]
    1b3e:	681b      	ldr	r3, [r3, #0]
    1b40:	687a      	ldr	r2, [r7, #4]
    1b42:	3208      	adds	r2, #8
    1b44:	0152      	lsls	r2, r2, #5
    1b46:	5cd3      	ldrb	r3, [r2, r3]
    1b48:	079b      	lsls	r3, r3, #30
    1b4a:	0f9b      	lsrs	r3, r3, #30
    1b4c:	b2db      	uxtb	r3, r3
    1b4e:	2b01      	cmp	r3, #1
    1b50:	d11e      	bne.n	1b90 <_usb_host_interrupt_handler+0xf4>
							USB_HOST_PIPE_TOKEN_IN) {
					/* in  */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    1b52:	4a7c      	ldr	r2, [pc, #496]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1b54:	687b      	ldr	r3, [r7, #4]
    1b56:	015b      	lsls	r3, r3, #5
    1b58:	18d3      	adds	r3, r2, r3
    1b5a:	685b      	ldr	r3, [r3, #4]
    1b5c:	049b      	lsls	r3, r3, #18
    1b5e:	0c9b      	lsrs	r3, r3, #18
    1b60:	b29b      	uxth	r3, r3
    1b62:	001a      	movs	r2, r3
    1b64:	4b76      	ldr	r3, [pc, #472]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1b66:	805a      	strh	r2, [r3, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    1b68:	4a76      	ldr	r2, [pc, #472]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1b6a:	687b      	ldr	r3, [r7, #4]
    1b6c:	015b      	lsls	r3, r3, #5
    1b6e:	18d3      	adds	r3, r2, r3
    1b70:	685b      	ldr	r3, [r3, #4]
    1b72:	011b      	lsls	r3, r3, #4
    1b74:	0c9b      	lsrs	r3, r3, #18
    1b76:	b29b      	uxth	r3, r3
    1b78:	001a      	movs	r2, r3
    1b7a:	4b71      	ldr	r3, [pc, #452]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1b7c:	809a      	strh	r2, [r3, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    1b7e:	4a71      	ldr	r2, [pc, #452]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1b80:	687b      	ldr	r3, [r7, #4]
    1b82:	015b      	lsls	r3, r3, #5
    1b84:	18d3      	adds	r3, r2, r3
    1b86:	685a      	ldr	r2, [r3, #4]
    1b88:	0b92      	lsrs	r2, r2, #14
    1b8a:	0392      	lsls	r2, r2, #14
    1b8c:	605a      	str	r2, [r3, #4]
    1b8e:	e02c      	b.n	1bea <_usb_host_interrupt_handler+0x14e>
				} else {
					/* out */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    1b90:	4a6c      	ldr	r2, [pc, #432]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1b92:	687b      	ldr	r3, [r7, #4]
    1b94:	015b      	lsls	r3, r3, #5
    1b96:	18d3      	adds	r3, r2, r3
    1b98:	685b      	ldr	r3, [r3, #4]
    1b9a:	011b      	lsls	r3, r3, #4
    1b9c:	0c9b      	lsrs	r3, r3, #18
    1b9e:	b29b      	uxth	r3, r3
    1ba0:	001a      	movs	r2, r3
    1ba2:	4b67      	ldr	r3, [pc, #412]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1ba4:	805a      	strh	r2, [r3, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    1ba6:	4a67      	ldr	r2, [pc, #412]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1ba8:	687b      	ldr	r3, [r7, #4]
    1baa:	015b      	lsls	r3, r3, #5
    1bac:	18d3      	adds	r3, r2, r3
    1bae:	685b      	ldr	r3, [r3, #4]
    1bb0:	049b      	lsls	r3, r3, #18
    1bb2:	0c9b      	lsrs	r3, r3, #18
    1bb4:	b29b      	uxth	r3, r3
    1bb6:	001a      	movs	r2, r3
    1bb8:	4b61      	ldr	r3, [pc, #388]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1bba:	809a      	strh	r2, [r3, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    1bbc:	4a61      	ldr	r2, [pc, #388]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1bbe:	687b      	ldr	r3, [r7, #4]
    1bc0:	015b      	lsls	r3, r3, #5
    1bc2:	18d3      	adds	r3, r2, r3
    1bc4:	685a      	ldr	r2, [r3, #4]
    1bc6:	4960      	ldr	r1, [pc, #384]	; (1d48 <_usb_host_interrupt_handler+0x2ac>)
    1bc8:	400a      	ands	r2, r1
    1bca:	605a      	str	r2, [r3, #4]
					if (0 == pipe_callback_para.transfered_size) {
    1bcc:	4b5c      	ldr	r3, [pc, #368]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1bce:	885b      	ldrh	r3, [r3, #2]
    1bd0:	2b00      	cmp	r3, #0
    1bd2:	d10a      	bne.n	1bea <_usb_host_interrupt_handler+0x14e>
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    1bd4:	4a5b      	ldr	r2, [pc, #364]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1bd6:	687b      	ldr	r3, [r7, #4]
    1bd8:	015b      	lsls	r3, r3, #5
    1bda:	18d3      	adds	r3, r2, r3
    1bdc:	685b      	ldr	r3, [r3, #4]
    1bde:	049b      	lsls	r3, r3, #18
    1be0:	0c9b      	lsrs	r3, r3, #18
    1be2:	b29b      	uxth	r3, r3
    1be4:	001a      	movs	r2, r3
    1be6:	4b56      	ldr	r3, [pc, #344]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1be8:	805a      	strh	r2, [r3, #2]
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    1bea:	4b52      	ldr	r3, [pc, #328]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1bec:	681a      	ldr	r2, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
    1bee:	687b      	ldr	r3, [r7, #4]
    1bf0:	3302      	adds	r3, #2
    1bf2:	011b      	lsls	r3, r3, #4
    1bf4:	18d3      	adds	r3, r2, r3
    1bf6:	3304      	adds	r3, #4
    1bf8:	681a      	ldr	r2, [r3, #0]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
					if (0 == pipe_callback_para.transfered_size) {
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    1bfa:	4b4e      	ldr	r3, [pc, #312]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1bfc:	681b      	ldr	r3, [r3, #0]
    1bfe:	4950      	ldr	r1, [pc, #320]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1c00:	0018      	movs	r0, r3
    1c02:	4790      	blx	r2
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transfer fail interrupt */
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
    1c04:	683b      	ldr	r3, [r7, #0]
    1c06:	2204      	movs	r2, #4
    1c08:	4013      	ands	r3, r2
    1c0a:	d100      	bne.n	1c0e <_usb_host_interrupt_handler+0x172>
    1c0c:	e0af      	b.n	1d6e <_usb_host_interrupt_handler+0x2d2>
			/* For ISO IN, check CRC error */
			if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_ISO &&
    1c0e:	4b49      	ldr	r3, [pc, #292]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1c10:	681b      	ldr	r3, [r3, #0]
    1c12:	681b      	ldr	r3, [r3, #0]
    1c14:	687a      	ldr	r2, [r7, #4]
    1c16:	3208      	adds	r2, #8
    1c18:	0152      	lsls	r2, r2, #5
    1c1a:	5cd3      	ldrb	r3, [r2, r3]
    1c1c:	069b      	lsls	r3, r3, #26
    1c1e:	0f5b      	lsrs	r3, r3, #29
    1c20:	b2db      	uxtb	r3, r3
    1c22:	2b02      	cmp	r3, #2
    1c24:	d151      	bne.n	1cca <_usb_host_interrupt_handler+0x22e>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN &&
    1c26:	4b43      	ldr	r3, [pc, #268]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1c28:	681b      	ldr	r3, [r3, #0]
    1c2a:	681b      	ldr	r3, [r3, #0]
    1c2c:	687a      	ldr	r2, [r7, #4]
    1c2e:	3208      	adds	r2, #8
    1c30:	0152      	lsls	r2, r2, #5
    1c32:	5cd3      	ldrb	r3, [r2, r3]
    1c34:	079b      	lsls	r3, r3, #30
    1c36:	0f9b      	lsrs	r3, r3, #30
    1c38:	b2db      	uxtb	r3, r3
		}

		/* host pipe transfer fail interrupt */
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
			/* For ISO IN, check CRC error */
			if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_ISO &&
    1c3a:	2b01      	cmp	r3, #1
    1c3c:	d145      	bne.n	1cca <_usb_host_interrupt_handler+0x22e>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN &&
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.bit.CRCERR) {
    1c3e:	4a41      	ldr	r2, [pc, #260]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1c40:	687b      	ldr	r3, [r7, #4]
    1c42:	015b      	lsls	r3, r3, #5
    1c44:	18d3      	adds	r3, r2, r3
    1c46:	3308      	adds	r3, #8
    1c48:	789b      	ldrb	r3, [r3, #2]
    1c4a:	07db      	lsls	r3, r3, #31
    1c4c:	0fdb      	lsrs	r3, r3, #31
    1c4e:	b2db      	uxtb	r3, r3

		/* host pipe transfer fail interrupt */
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
			/* For ISO IN, check CRC error */
			if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_ISO &&
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN &&
    1c50:	2b00      	cmp	r3, #0
    1c52:	d03a      	beq.n	1cca <_usb_host_interrupt_handler+0x22e>
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.bit.CRCERR) {
				/* Clear busy status */
				host_pipe_job_busy_status &= ~(1 << pipe_int);
    1c54:	2201      	movs	r2, #1
    1c56:	687b      	ldr	r3, [r7, #4]
    1c58:	409a      	lsls	r2, r3
    1c5a:	0013      	movs	r3, r2
    1c5c:	43db      	mvns	r3, r3
    1c5e:	001a      	movs	r2, r3
    1c60:	4b36      	ldr	r3, [pc, #216]	; (1d3c <_usb_host_interrupt_handler+0x2a0>)
    1c62:	681b      	ldr	r3, [r3, #0]
    1c64:	401a      	ands	r2, r3
    1c66:	4b35      	ldr	r3, [pc, #212]	; (1d3c <_usb_host_interrupt_handler+0x2a0>)
    1c68:	601a      	str	r2, [r3, #0]
				/* clear the flag */
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
    1c6a:	4a36      	ldr	r2, [pc, #216]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1c6c:	687b      	ldr	r3, [r7, #4]
    1c6e:	015b      	lsls	r3, r3, #5
    1c70:	18d3      	adds	r3, r2, r3
    1c72:	330a      	adds	r3, #10
    1c74:	2200      	movs	r2, #0
    1c76:	701a      	strb	r2, [r3, #0]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1c78:	4b2e      	ldr	r3, [pc, #184]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1c7a:	681b      	ldr	r3, [r3, #0]
    1c7c:	681a      	ldr	r2, [r3, #0]
    1c7e:	687b      	ldr	r3, [r7, #4]
    1c80:	3308      	adds	r3, #8
    1c82:	015b      	lsls	r3, r3, #5
    1c84:	18d3      	adds	r3, r2, r3
    1c86:	3307      	adds	r3, #7
    1c88:	2204      	movs	r2, #4
    1c8a:	701a      	strb	r2, [r3, #0]
						USB_HOST_PINTFLAG_TRFAIL;
				if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    1c8c:	4b29      	ldr	r3, [pc, #164]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1c8e:	681a      	ldr	r2, [r3, #0]
    1c90:	21ae      	movs	r1, #174	; 0xae
    1c92:	687b      	ldr	r3, [r7, #4]
    1c94:	18d3      	adds	r3, r2, r3
    1c96:	185b      	adds	r3, r3, r1
    1c98:	781b      	ldrb	r3, [r3, #0]
    1c9a:	001a      	movs	r2, r3
    1c9c:	2302      	movs	r3, #2
    1c9e:	4013      	ands	r3, r2
    1ca0:	d065      	beq.n	1d6e <_usb_host_interrupt_handler+0x2d2>
						(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
					pipe_callback_para.pipe_num = pipe_int;
    1ca2:	687b      	ldr	r3, [r7, #4]
    1ca4:	b2da      	uxtb	r2, r3
    1ca6:	4b26      	ldr	r3, [pc, #152]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1ca8:	701a      	strb	r2, [r3, #0]
					#define USB_STATUS_PIPE_CRC16ER   (1 << 4)
					pipe_callback_para.pipe_error_status = USB_STATUS_PIPE_CRC16ER;
    1caa:	4b25      	ldr	r3, [pc, #148]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1cac:	2210      	movs	r2, #16
    1cae:	705a      	strb	r2, [r3, #1]
					(_usb_instances->host_pipe_callback[pipe_int]
    1cb0:	4b20      	ldr	r3, [pc, #128]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1cb2:	681a      	ldr	r2, [r3, #0]
							[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    1cb4:	687b      	ldr	r3, [r7, #4]
    1cb6:	011b      	lsls	r3, r3, #4
    1cb8:	18d3      	adds	r3, r2, r3
    1cba:	3328      	adds	r3, #40	; 0x28
    1cbc:	681a      	ldr	r2, [r3, #0]
				if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
						(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
					pipe_callback_para.pipe_num = pipe_int;
					#define USB_STATUS_PIPE_CRC16ER   (1 << 4)
					pipe_callback_para.pipe_error_status = USB_STATUS_PIPE_CRC16ER;
					(_usb_instances->host_pipe_callback[pipe_int]
    1cbe:	4b1d      	ldr	r3, [pc, #116]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1cc0:	681b      	ldr	r3, [r3, #0]
    1cc2:	491f      	ldr	r1, [pc, #124]	; (1d40 <_usb_host_interrupt_handler+0x2a4>)
    1cc4:	0018      	movs	r0, r3
    1cc6:	4790      	blx	r2
				host_pipe_job_busy_status &= ~(1 << pipe_int);
				/* clear the flag */
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
						USB_HOST_PINTFLAG_TRFAIL;
				if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    1cc8:	e051      	b.n	1d6e <_usb_host_interrupt_handler+0x2d2>
							[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
				}
			}
#if UHD_BULK_INTERVAL_MIN
			/* For Bulk IN, check flow error */
			else if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_BULK &&
    1cca:	4b1a      	ldr	r3, [pc, #104]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1ccc:	681b      	ldr	r3, [r3, #0]
    1cce:	681b      	ldr	r3, [r3, #0]
    1cd0:	687a      	ldr	r2, [r7, #4]
    1cd2:	3208      	adds	r2, #8
    1cd4:	0152      	lsls	r2, r2, #5
    1cd6:	5cd3      	ldrb	r3, [r2, r3]
    1cd8:	069b      	lsls	r3, r3, #26
    1cda:	0f5b      	lsrs	r3, r3, #29
    1cdc:	b2db      	uxtb	r3, r3
    1cde:	2b03      	cmp	r3, #3
    1ce0:	d134      	bne.n	1d4c <_usb_host_interrupt_handler+0x2b0>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN) {
    1ce2:	4b14      	ldr	r3, [pc, #80]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1ce4:	681b      	ldr	r3, [r3, #0]
    1ce6:	681b      	ldr	r3, [r3, #0]
    1ce8:	687a      	ldr	r2, [r7, #4]
    1cea:	3208      	adds	r2, #8
    1cec:	0152      	lsls	r2, r2, #5
    1cee:	5cd3      	ldrb	r3, [r2, r3]
    1cf0:	079b      	lsls	r3, r3, #30
    1cf2:	0f9b      	lsrs	r3, r3, #30
    1cf4:	b2db      	uxtb	r3, r3
							[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
				}
			}
#if UHD_BULK_INTERVAL_MIN
			/* For Bulk IN, check flow error */
			else if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_BULK &&
    1cf6:	2b01      	cmp	r3, #1
    1cf8:	d128      	bne.n	1d4c <_usb_host_interrupt_handler+0x2b0>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN) {
				/* clear the flag */
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
    1cfa:	4a12      	ldr	r2, [pc, #72]	; (1d44 <_usb_host_interrupt_handler+0x2a8>)
    1cfc:	687b      	ldr	r3, [r7, #4]
    1cfe:	015b      	lsls	r3, r3, #5
    1d00:	18d3      	adds	r3, r2, r3
    1d02:	330a      	adds	r3, #10
    1d04:	2200      	movs	r2, #0
    1d06:	701a      	strb	r2, [r3, #0]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1d08:	4b0a      	ldr	r3, [pc, #40]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1d0a:	681b      	ldr	r3, [r3, #0]
    1d0c:	681a      	ldr	r2, [r3, #0]
    1d0e:	687b      	ldr	r3, [r7, #4]
    1d10:	3308      	adds	r3, #8
    1d12:	015b      	lsls	r3, r3, #5
    1d14:	18d3      	adds	r3, r2, r3
    1d16:	3307      	adds	r3, #7
    1d18:	2204      	movs	r2, #4
    1d1a:	701a      	strb	r2, [r3, #0]
						USB_HOST_PINTFLAG_TRFAIL;
				/* Freeze until next SOF */
				_usb_instances->hw->HOST.HostPipe[pipe_int].PSTATUSSET.reg = USB_HOST_PSTATUS_PFREEZE;
    1d1c:	4b05      	ldr	r3, [pc, #20]	; (1d34 <_usb_host_interrupt_handler+0x298>)
    1d1e:	681b      	ldr	r3, [r3, #0]
    1d20:	681a      	ldr	r2, [r3, #0]
    1d22:	687b      	ldr	r3, [r7, #4]
    1d24:	3308      	adds	r3, #8
    1d26:	015b      	lsls	r3, r3, #5
    1d28:	18d3      	adds	r3, r2, r3
    1d2a:	3305      	adds	r3, #5
    1d2c:	2210      	movs	r2, #16
    1d2e:	701a      	strb	r2, [r3, #0]
    1d30:	e01d      	b.n	1d6e <_usb_host_interrupt_handler+0x2d2>
    1d32:	46c0      	nop			; (mov r8, r8)
    1d34:	200000a8 	.word	0x200000a8
    1d38:	0000be0d 	.word	0x0000be0d
    1d3c:	200000c0 	.word	0x200000c0
    1d40:	200000ac 	.word	0x200000ac
    1d44:	20000da4 	.word	0x20000da4
    1d48:	f0003fff 	.word	0xf0003fff
			}
#endif
			/* Clear flag anyway */
			else {
				/* clear the flag */
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
    1d4c:	4a83      	ldr	r2, [pc, #524]	; (1f5c <_usb_host_interrupt_handler+0x4c0>)
    1d4e:	687b      	ldr	r3, [r7, #4]
    1d50:	015b      	lsls	r3, r3, #5
    1d52:	18d3      	adds	r3, r2, r3
    1d54:	330a      	adds	r3, #10
    1d56:	2200      	movs	r2, #0
    1d58:	701a      	strb	r2, [r3, #0]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1d5a:	4b81      	ldr	r3, [pc, #516]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1d5c:	681b      	ldr	r3, [r3, #0]
    1d5e:	681a      	ldr	r2, [r3, #0]
    1d60:	687b      	ldr	r3, [r7, #4]
    1d62:	3308      	adds	r3, #8
    1d64:	015b      	lsls	r3, r3, #5
    1d66:	18d3      	adds	r3, r2, r3
    1d68:	3307      	adds	r3, #7
    1d6a:	2204      	movs	r2, #4
    1d6c:	701a      	strb	r2, [r3, #0]
						USB_HOST_PINTFLAG_TRFAIL;
			}
		}

		/* host pipe error interrupt */
		if (flags & USB_HOST_PINTFLAG_PERR) {
    1d6e:	683b      	ldr	r3, [r7, #0]
    1d70:	2208      	movs	r2, #8
    1d72:	4013      	ands	r3, r2
    1d74:	d03c      	beq.n	1df0 <_usb_host_interrupt_handler+0x354>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    1d76:	2201      	movs	r2, #1
    1d78:	687b      	ldr	r3, [r7, #4]
    1d7a:	409a      	lsls	r2, r3
    1d7c:	0013      	movs	r3, r2
    1d7e:	43db      	mvns	r3, r3
    1d80:	001a      	movs	r2, r3
    1d82:	4b78      	ldr	r3, [pc, #480]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1d84:	681b      	ldr	r3, [r3, #0]
    1d86:	401a      	ands	r2, r3
    1d88:	4b76      	ldr	r3, [pc, #472]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1d8a:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1d8c:	4b74      	ldr	r3, [pc, #464]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1d8e:	681b      	ldr	r3, [r3, #0]
    1d90:	681a      	ldr	r2, [r3, #0]
    1d92:	687b      	ldr	r3, [r7, #4]
    1d94:	3308      	adds	r3, #8
    1d96:	015b      	lsls	r3, r3, #5
    1d98:	18d3      	adds	r3, r2, r3
    1d9a:	3307      	adds	r3, #7
    1d9c:	2208      	movs	r2, #8
    1d9e:	701a      	strb	r2, [r3, #0]
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    1da0:	4b6f      	ldr	r3, [pc, #444]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1da2:	681a      	ldr	r2, [r3, #0]
    1da4:	21ae      	movs	r1, #174	; 0xae
    1da6:	687b      	ldr	r3, [r7, #4]
    1da8:	18d3      	adds	r3, r2, r3
    1daa:	185b      	adds	r3, r3, r1
    1dac:	781b      	ldrb	r3, [r3, #0]
    1dae:	001a      	movs	r2, r3
    1db0:	2302      	movs	r3, #2
    1db2:	4013      	ands	r3, r2
    1db4:	d01c      	beq.n	1df0 <_usb_host_interrupt_handler+0x354>
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
    1db6:	687b      	ldr	r3, [r7, #4]
    1db8:	b2da      	uxtb	r2, r3
    1dba:	4b6b      	ldr	r3, [pc, #428]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1dbc:	701a      	strb	r2, [r3, #0]
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
    1dbe:	4a67      	ldr	r2, [pc, #412]	; (1f5c <_usb_host_interrupt_handler+0x4c0>)
    1dc0:	687b      	ldr	r3, [r7, #4]
    1dc2:	015b      	lsls	r3, r3, #5
    1dc4:	18d3      	adds	r3, r2, r3
    1dc6:	330e      	adds	r3, #14
    1dc8:	881b      	ldrh	r3, [r3, #0]
    1dca:	b29b      	uxth	r3, r3
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
    1dcc:	b2db      	uxtb	r3, r3
    1dce:	221f      	movs	r2, #31
    1dd0:	4013      	ands	r3, r2
    1dd2:	b2da      	uxtb	r2, r3
    1dd4:	4b64      	ldr	r3, [pc, #400]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1dd6:	705a      	strb	r2, [r3, #1]
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
    1dd8:	4b61      	ldr	r3, [pc, #388]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1dda:	681a      	ldr	r2, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    1ddc:	687b      	ldr	r3, [r7, #4]
    1dde:	011b      	lsls	r3, r3, #4
    1de0:	18d3      	adds	r3, r2, r3
    1de2:	3328      	adds	r3, #40	; 0x28
    1de4:	681a      	ldr	r2, [r3, #0]
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
    1de6:	4b5e      	ldr	r3, [pc, #376]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1de8:	681b      	ldr	r3, [r3, #0]
    1dea:	495f      	ldr	r1, [pc, #380]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1dec:	0018      	movs	r0, r3
    1dee:	4790      	blx	r2
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transmitted setup interrupt */
		if (flags & USB_HOST_PINTFLAG_TXSTP) {
    1df0:	683b      	ldr	r3, [r7, #0]
    1df2:	2210      	movs	r2, #16
    1df4:	4013      	ands	r3, r2
    1df6:	d03a      	beq.n	1e6e <_usb_host_interrupt_handler+0x3d2>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    1df8:	2201      	movs	r2, #1
    1dfa:	687b      	ldr	r3, [r7, #4]
    1dfc:	409a      	lsls	r2, r3
    1dfe:	0013      	movs	r3, r2
    1e00:	43db      	mvns	r3, r3
    1e02:	001a      	movs	r2, r3
    1e04:	4b57      	ldr	r3, [pc, #348]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1e06:	681b      	ldr	r3, [r3, #0]
    1e08:	401a      	ands	r2, r3
    1e0a:	4b56      	ldr	r3, [pc, #344]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1e0c:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1e0e:	4b54      	ldr	r3, [pc, #336]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1e10:	681b      	ldr	r3, [r3, #0]
    1e12:	681a      	ldr	r2, [r3, #0]
    1e14:	687b      	ldr	r3, [r7, #4]
    1e16:	3308      	adds	r3, #8
    1e18:	015b      	lsls	r3, r3, #5
    1e1a:	18d3      	adds	r3, r2, r3
    1e1c:	3307      	adds	r3, #7
    1e1e:	2210      	movs	r2, #16
    1e20:	701a      	strb	r2, [r3, #0]
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    1e22:	4b4f      	ldr	r3, [pc, #316]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1e24:	681a      	ldr	r2, [r3, #0]
    1e26:	21ae      	movs	r1, #174	; 0xae
    1e28:	687b      	ldr	r3, [r7, #4]
    1e2a:	18d3      	adds	r3, r2, r3
    1e2c:	185b      	adds	r3, r3, r1
    1e2e:	781b      	ldrb	r3, [r3, #0]
    1e30:	001a      	movs	r2, r3
    1e32:	2304      	movs	r3, #4
    1e34:	4013      	ands	r3, r2
    1e36:	d01a      	beq.n	1e6e <_usb_host_interrupt_handler+0x3d2>
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
    1e38:	687b      	ldr	r3, [r7, #4]
    1e3a:	b2da      	uxtb	r2, r3
    1e3c:	4b4a      	ldr	r3, [pc, #296]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1e3e:	701a      	strb	r2, [r3, #0]
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    1e40:	4a46      	ldr	r2, [pc, #280]	; (1f5c <_usb_host_interrupt_handler+0x4c0>)
    1e42:	687b      	ldr	r3, [r7, #4]
    1e44:	015b      	lsls	r3, r3, #5
    1e46:	18d3      	adds	r3, r2, r3
    1e48:	685b      	ldr	r3, [r3, #4]
    1e4a:	011b      	lsls	r3, r3, #4
    1e4c:	0c9b      	lsrs	r3, r3, #18
    1e4e:	b29b      	uxth	r3, r3
    1e50:	001a      	movs	r2, r3
    1e52:	4b45      	ldr	r3, [pc, #276]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1e54:	805a      	strh	r2, [r3, #2]
				(_usb_instances->host_pipe_callback[pipe_int]
    1e56:	4b42      	ldr	r3, [pc, #264]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1e58:	681a      	ldr	r2, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
    1e5a:	687b      	ldr	r3, [r7, #4]
    1e5c:	011b      	lsls	r3, r3, #4
    1e5e:	18d3      	adds	r3, r2, r3
    1e60:	332c      	adds	r3, #44	; 0x2c
    1e62:	681a      	ldr	r2, [r3, #0]
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
				(_usb_instances->host_pipe_callback[pipe_int]
    1e64:	4b3e      	ldr	r3, [pc, #248]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1e66:	681b      	ldr	r3, [r3, #0]
    1e68:	2100      	movs	r1, #0
    1e6a:	0018      	movs	r0, r3
    1e6c:	4790      	blx	r2
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
			}
		}

		/* host pipe stall interrupt */
		if (flags & USB_HOST_PINTFLAG_STALL) {
    1e6e:	683b      	ldr	r3, [r7, #0]
    1e70:	2220      	movs	r2, #32
    1e72:	4013      	ands	r3, r2
    1e74:	d100      	bne.n	1e78 <_usb_host_interrupt_handler+0x3dc>
    1e76:	e146      	b.n	2106 <_usb_host_interrupt_handler+0x66a>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    1e78:	2201      	movs	r2, #1
    1e7a:	687b      	ldr	r3, [r7, #4]
    1e7c:	409a      	lsls	r2, r3
    1e7e:	0013      	movs	r3, r2
    1e80:	43db      	mvns	r3, r3
    1e82:	001a      	movs	r2, r3
    1e84:	4b37      	ldr	r3, [pc, #220]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1e86:	681b      	ldr	r3, [r3, #0]
    1e88:	401a      	ands	r2, r3
    1e8a:	4b36      	ldr	r3, [pc, #216]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1e8c:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    1e8e:	4b34      	ldr	r3, [pc, #208]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1e90:	681b      	ldr	r3, [r3, #0]
    1e92:	681a      	ldr	r2, [r3, #0]
    1e94:	687b      	ldr	r3, [r7, #4]
    1e96:	3308      	adds	r3, #8
    1e98:	015b      	lsls	r3, r3, #5
    1e9a:	18d3      	adds	r3, r2, r3
    1e9c:	3307      	adds	r3, #7
    1e9e:	2220      	movs	r2, #32
    1ea0:	701a      	strb	r2, [r3, #0]
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    1ea2:	4b2f      	ldr	r3, [pc, #188]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1ea4:	681a      	ldr	r2, [r3, #0]
    1ea6:	21ae      	movs	r1, #174	; 0xae
    1ea8:	687b      	ldr	r3, [r7, #4]
    1eaa:	18d3      	adds	r3, r2, r3
    1eac:	185b      	adds	r3, r3, r1
    1eae:	781b      	ldrb	r3, [r3, #0]
    1eb0:	001a      	movs	r2, r3
    1eb2:	2308      	movs	r3, #8
    1eb4:	4013      	ands	r3, r2
    1eb6:	d100      	bne.n	1eba <_usb_host_interrupt_handler+0x41e>
    1eb8:	e125      	b.n	2106 <_usb_host_interrupt_handler+0x66a>
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
    1eba:	687b      	ldr	r3, [r7, #4]
    1ebc:	b2da      	uxtb	r2, r3
    1ebe:	4b2a      	ldr	r3, [pc, #168]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1ec0:	701a      	strb	r2, [r3, #0]
				(_usb_instances->host_pipe_callback[pipe_int]
    1ec2:	4b27      	ldr	r3, [pc, #156]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1ec4:	681a      	ldr	r2, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_STALL])(_usb_instances, &pipe_callback_para);
    1ec6:	687b      	ldr	r3, [r7, #4]
    1ec8:	011b      	lsls	r3, r3, #4
    1eca:	18d3      	adds	r3, r2, r3
    1ecc:	3330      	adds	r3, #48	; 0x30
    1ece:	681a      	ldr	r2, [r3, #0]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
				(_usb_instances->host_pipe_callback[pipe_int]
    1ed0:	4b23      	ldr	r3, [pc, #140]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1ed2:	681b      	ldr	r3, [r3, #0]
    1ed4:	4924      	ldr	r1, [pc, #144]	; (1f68 <_usb_host_interrupt_handler+0x4cc>)
    1ed6:	0018      	movs	r0, r3
    1ed8:	4790      	blx	r2
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DISCONNECT])(_usb_instances);
			}
		}

	}
}
    1eda:	e114      	b.n	2106 <_usb_host_interrupt_handler+0x66a>

	} else {
		/* host interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.INTFLAG.reg;
    1edc:	4b20      	ldr	r3, [pc, #128]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1ede:	681b      	ldr	r3, [r3, #0]
    1ee0:	681b      	ldr	r3, [r3, #0]
    1ee2:	8b9b      	ldrh	r3, [r3, #28]
    1ee4:	b29b      	uxth	r3, r3
    1ee6:	603b      	str	r3, [r7, #0]

		/* host SOF interrupt */
		if (flags & USB_HOST_INTFLAG_HSOF) {
    1ee8:	683b      	ldr	r3, [r7, #0]
    1eea:	2204      	movs	r2, #4
    1eec:	4013      	ands	r3, r2
    1eee:	d053      	beq.n	1f98 <_usb_host_interrupt_handler+0x4fc>
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
    1ef0:	4b1b      	ldr	r3, [pc, #108]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1ef2:	681b      	ldr	r3, [r3, #0]
    1ef4:	681b      	ldr	r3, [r3, #0]
    1ef6:	2204      	movs	r2, #4
    1ef8:	839a      	strh	r2, [r3, #28]
#if UHD_BULK_INTERVAL_MIN
			/* Start Bulk IN */
			for (pipe_int = 1; pipe_int < USB_PIPE_NUM; pipe_int ++) {
    1efa:	2301      	movs	r3, #1
    1efc:	607b      	str	r3, [r7, #4]
    1efe:	e039      	b.n	1f74 <_usb_host_interrupt_handler+0x4d8>
				if (!(host_pipe_job_busy_status & (1 << pipe_int))) {
    1f00:	2201      	movs	r2, #1
    1f02:	687b      	ldr	r3, [r7, #4]
    1f04:	409a      	lsls	r2, r3
    1f06:	0013      	movs	r3, r2
    1f08:	001a      	movs	r2, r3
    1f0a:	4b16      	ldr	r3, [pc, #88]	; (1f64 <_usb_host_interrupt_handler+0x4c8>)
    1f0c:	681b      	ldr	r3, [r3, #0]
    1f0e:	4013      	ands	r3, r2
    1f10:	d022      	beq.n	1f58 <_usb_host_interrupt_handler+0x4bc>
					continue;
				}
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE != USB_HOST_PIPE_TYPE_BULK ||
    1f12:	4b13      	ldr	r3, [pc, #76]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1f14:	681b      	ldr	r3, [r3, #0]
    1f16:	681b      	ldr	r3, [r3, #0]
    1f18:	687a      	ldr	r2, [r7, #4]
    1f1a:	3208      	adds	r2, #8
    1f1c:	0152      	lsls	r2, r2, #5
    1f1e:	5cd3      	ldrb	r3, [r2, r3]
    1f20:	069b      	lsls	r3, r3, #26
    1f22:	0f5b      	lsrs	r3, r3, #29
    1f24:	b2db      	uxtb	r3, r3
    1f26:	2b03      	cmp	r3, #3
    1f28:	d120      	bne.n	1f6c <_usb_host_interrupt_handler+0x4d0>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN != USB_HOST_PIPE_TOKEN_IN) {
    1f2a:	4b0d      	ldr	r3, [pc, #52]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1f2c:	681b      	ldr	r3, [r3, #0]
    1f2e:	681b      	ldr	r3, [r3, #0]
    1f30:	687a      	ldr	r2, [r7, #4]
    1f32:	3208      	adds	r2, #8
    1f34:	0152      	lsls	r2, r2, #5
    1f36:	5cd3      	ldrb	r3, [r2, r3]
    1f38:	079b      	lsls	r3, r3, #30
    1f3a:	0f9b      	lsrs	r3, r3, #30
    1f3c:	b2db      	uxtb	r3, r3
			/* Start Bulk IN */
			for (pipe_int = 1; pipe_int < USB_PIPE_NUM; pipe_int ++) {
				if (!(host_pipe_job_busy_status & (1 << pipe_int))) {
					continue;
				}
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE != USB_HOST_PIPE_TYPE_BULK ||
    1f3e:	2b01      	cmp	r3, #1
    1f40:	d114      	bne.n	1f6c <_usb_host_interrupt_handler+0x4d0>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN != USB_HOST_PIPE_TOKEN_IN) {
					continue;
				}
				/* Continue */
				_usb_instances->hw->HOST.HostPipe[pipe_int].PSTATUSCLR.reg = USB_HOST_PSTATUS_PFREEZE;
    1f42:	4b07      	ldr	r3, [pc, #28]	; (1f60 <_usb_host_interrupt_handler+0x4c4>)
    1f44:	681b      	ldr	r3, [r3, #0]
    1f46:	681a      	ldr	r2, [r3, #0]
    1f48:	687b      	ldr	r3, [r7, #4]
    1f4a:	3308      	adds	r3, #8
    1f4c:	015b      	lsls	r3, r3, #5
    1f4e:	18d3      	adds	r3, r2, r3
    1f50:	3304      	adds	r3, #4
    1f52:	2210      	movs	r2, #16
    1f54:	701a      	strb	r2, [r3, #0]
    1f56:	e00a      	b.n	1f6e <_usb_host_interrupt_handler+0x4d2>
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
#if UHD_BULK_INTERVAL_MIN
			/* Start Bulk IN */
			for (pipe_int = 1; pipe_int < USB_PIPE_NUM; pipe_int ++) {
				if (!(host_pipe_job_busy_status & (1 << pipe_int))) {
					continue;
    1f58:	46c0      	nop			; (mov r8, r8)
    1f5a:	e008      	b.n	1f6e <_usb_host_interrupt_handler+0x4d2>
    1f5c:	20000da4 	.word	0x20000da4
    1f60:	200000a8 	.word	0x200000a8
    1f64:	200000c0 	.word	0x200000c0
    1f68:	200000ac 	.word	0x200000ac
				}
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE != USB_HOST_PIPE_TYPE_BULK ||
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN != USB_HOST_PIPE_TOKEN_IN) {
					continue;
    1f6c:	46c0      	nop			; (mov r8, r8)
		if (flags & USB_HOST_INTFLAG_HSOF) {
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
#if UHD_BULK_INTERVAL_MIN
			/* Start Bulk IN */
			for (pipe_int = 1; pipe_int < USB_PIPE_NUM; pipe_int ++) {
    1f6e:	687b      	ldr	r3, [r7, #4]
    1f70:	3301      	adds	r3, #1
    1f72:	607b      	str	r3, [r7, #4]
    1f74:	687b      	ldr	r3, [r7, #4]
    1f76:	2b07      	cmp	r3, #7
    1f78:	d9c2      	bls.n	1f00 <_usb_host_interrupt_handler+0x464>
				}
				/* Continue */
				_usb_instances->hw->HOST.HostPipe[pipe_int].PSTATUSCLR.reg = USB_HOST_PSTATUS_PFREEZE;
			}
#endif
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_SOF)) {
    1f7a:	4b65      	ldr	r3, [pc, #404]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1f7c:	681b      	ldr	r3, [r3, #0]
    1f7e:	22a5      	movs	r2, #165	; 0xa5
    1f80:	5c9b      	ldrb	r3, [r3, r2]
    1f82:	001a      	movs	r2, r3
    1f84:	2301      	movs	r3, #1
    1f86:	4013      	ands	r3, r2
    1f88:	d006      	beq.n	1f98 <_usb_host_interrupt_handler+0x4fc>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_SOF])(_usb_instances);
    1f8a:	4b61      	ldr	r3, [pc, #388]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1f8c:	681b      	ldr	r3, [r3, #0]
    1f8e:	685a      	ldr	r2, [r3, #4]
    1f90:	4b5f      	ldr	r3, [pc, #380]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1f92:	681b      	ldr	r3, [r3, #0]
    1f94:	0018      	movs	r0, r3
    1f96:	4790      	blx	r2
			}
		}

		/* host reset interrupt */
		if (flags & USB_HOST_INTFLAG_RST) {
    1f98:	683b      	ldr	r3, [r7, #0]
    1f9a:	2208      	movs	r2, #8
    1f9c:	4013      	ands	r3, r2
    1f9e:	d016      	beq.n	1fce <_usb_host_interrupt_handler+0x532>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    1fa0:	4b5c      	ldr	r3, [pc, #368]	; (2114 <_usb_host_interrupt_handler+0x678>)
    1fa2:	2200      	movs	r2, #0
    1fa4:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RST;
    1fa6:	4b5a      	ldr	r3, [pc, #360]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1fa8:	681b      	ldr	r3, [r3, #0]
    1faa:	681b      	ldr	r3, [r3, #0]
    1fac:	2208      	movs	r2, #8
    1fae:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RESET)) {
    1fb0:	4b57      	ldr	r3, [pc, #348]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1fb2:	681b      	ldr	r3, [r3, #0]
    1fb4:	22a5      	movs	r2, #165	; 0xa5
    1fb6:	5c9b      	ldrb	r3, [r3, r2]
    1fb8:	001a      	movs	r2, r3
    1fba:	2302      	movs	r3, #2
    1fbc:	4013      	ands	r3, r2
    1fbe:	d006      	beq.n	1fce <_usb_host_interrupt_handler+0x532>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RESET])(_usb_instances);
    1fc0:	4b53      	ldr	r3, [pc, #332]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1fc2:	681b      	ldr	r3, [r3, #0]
    1fc4:	689a      	ldr	r2, [r3, #8]
    1fc6:	4b52      	ldr	r3, [pc, #328]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1fc8:	681b      	ldr	r3, [r3, #0]
    1fca:	0018      	movs	r0, r3
    1fcc:	4790      	blx	r2
			}
		}

		/* host upstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_UPRSM) {
    1fce:	683b      	ldr	r3, [r7, #0]
    1fd0:	2240      	movs	r2, #64	; 0x40
    1fd2:	4013      	ands	r3, r2
    1fd4:	d013      	beq.n	1ffe <_usb_host_interrupt_handler+0x562>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_UPRSM;
    1fd6:	4b4e      	ldr	r3, [pc, #312]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1fd8:	681b      	ldr	r3, [r3, #0]
    1fda:	681b      	ldr	r3, [r3, #0]
    1fdc:	2240      	movs	r2, #64	; 0x40
    1fde:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_UPRSM)) {
    1fe0:	4b4b      	ldr	r3, [pc, #300]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1fe2:	681b      	ldr	r3, [r3, #0]
    1fe4:	22a5      	movs	r2, #165	; 0xa5
    1fe6:	5c9b      	ldrb	r3, [r3, r2]
    1fe8:	001a      	movs	r2, r3
    1fea:	2310      	movs	r3, #16
    1fec:	4013      	ands	r3, r2
    1fee:	d006      	beq.n	1ffe <_usb_host_interrupt_handler+0x562>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_UPRSM])(_usb_instances);
    1ff0:	4b47      	ldr	r3, [pc, #284]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1ff2:	681b      	ldr	r3, [r3, #0]
    1ff4:	695a      	ldr	r2, [r3, #20]
    1ff6:	4b46      	ldr	r3, [pc, #280]	; (2110 <_usb_host_interrupt_handler+0x674>)
    1ff8:	681b      	ldr	r3, [r3, #0]
    1ffa:	0018      	movs	r0, r3
    1ffc:	4790      	blx	r2
			}
		}

		/* host downstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_DNRSM) {
    1ffe:	683b      	ldr	r3, [r7, #0]
    2000:	2220      	movs	r2, #32
    2002:	4013      	ands	r3, r2
    2004:	d013      	beq.n	202e <_usb_host_interrupt_handler+0x592>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DNRSM;
    2006:	4b42      	ldr	r3, [pc, #264]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2008:	681b      	ldr	r3, [r3, #0]
    200a:	681b      	ldr	r3, [r3, #0]
    200c:	2220      	movs	r2, #32
    200e:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DNRSM)) {
    2010:	4b3f      	ldr	r3, [pc, #252]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2012:	681b      	ldr	r3, [r3, #0]
    2014:	22a5      	movs	r2, #165	; 0xa5
    2016:	5c9b      	ldrb	r3, [r3, r2]
    2018:	001a      	movs	r2, r3
    201a:	2308      	movs	r3, #8
    201c:	4013      	ands	r3, r2
    201e:	d006      	beq.n	202e <_usb_host_interrupt_handler+0x592>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DNRSM])(_usb_instances);
    2020:	4b3b      	ldr	r3, [pc, #236]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2022:	681b      	ldr	r3, [r3, #0]
    2024:	691a      	ldr	r2, [r3, #16]
    2026:	4b3a      	ldr	r3, [pc, #232]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2028:	681b      	ldr	r3, [r3, #0]
    202a:	0018      	movs	r0, r3
    202c:	4790      	blx	r2
			}
		}

		/* host wakeup interrupts */
		if (flags & USB_HOST_INTFLAG_WAKEUP) {
    202e:	683b      	ldr	r3, [r7, #0]
    2030:	2210      	movs	r2, #16
    2032:	4013      	ands	r3, r2
    2034:	d013      	beq.n	205e <_usb_host_interrupt_handler+0x5c2>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_WAKEUP;
    2036:	4b36      	ldr	r3, [pc, #216]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2038:	681b      	ldr	r3, [r3, #0]
    203a:	681b      	ldr	r3, [r3, #0]
    203c:	2210      	movs	r2, #16
    203e:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_WAKEUP)) {
    2040:	4b33      	ldr	r3, [pc, #204]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2042:	681b      	ldr	r3, [r3, #0]
    2044:	22a5      	movs	r2, #165	; 0xa5
    2046:	5c9b      	ldrb	r3, [r3, r2]
    2048:	001a      	movs	r2, r3
    204a:	2304      	movs	r3, #4
    204c:	4013      	ands	r3, r2
    204e:	d006      	beq.n	205e <_usb_host_interrupt_handler+0x5c2>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_WAKEUP])(_usb_instances);
    2050:	4b2f      	ldr	r3, [pc, #188]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2052:	681b      	ldr	r3, [r3, #0]
    2054:	68da      	ldr	r2, [r3, #12]
    2056:	4b2e      	ldr	r3, [pc, #184]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2058:	681b      	ldr	r3, [r3, #0]
    205a:	0018      	movs	r0, r3
    205c:	4790      	blx	r2
			}
		}

		/* host ram access interrupt  */
		if (flags & USB_HOST_INTFLAG_RAMACER) {
    205e:	683b      	ldr	r3, [r7, #0]
    2060:	2280      	movs	r2, #128	; 0x80
    2062:	4013      	ands	r3, r2
    2064:	d016      	beq.n	2094 <_usb_host_interrupt_handler+0x5f8>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    2066:	4b2b      	ldr	r3, [pc, #172]	; (2114 <_usb_host_interrupt_handler+0x678>)
    2068:	2200      	movs	r2, #0
    206a:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RAMACER;
    206c:	4b28      	ldr	r3, [pc, #160]	; (2110 <_usb_host_interrupt_handler+0x674>)
    206e:	681b      	ldr	r3, [r3, #0]
    2070:	681b      	ldr	r3, [r3, #0]
    2072:	2280      	movs	r2, #128	; 0x80
    2074:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RAMACER)) {
    2076:	4b26      	ldr	r3, [pc, #152]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2078:	681b      	ldr	r3, [r3, #0]
    207a:	22a5      	movs	r2, #165	; 0xa5
    207c:	5c9b      	ldrb	r3, [r3, r2]
    207e:	001a      	movs	r2, r3
    2080:	2320      	movs	r3, #32
    2082:	4013      	ands	r3, r2
    2084:	d006      	beq.n	2094 <_usb_host_interrupt_handler+0x5f8>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RAMACER])(_usb_instances);
    2086:	4b22      	ldr	r3, [pc, #136]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2088:	681b      	ldr	r3, [r3, #0]
    208a:	699a      	ldr	r2, [r3, #24]
    208c:	4b20      	ldr	r3, [pc, #128]	; (2110 <_usb_host_interrupt_handler+0x674>)
    208e:	681b      	ldr	r3, [r3, #0]
    2090:	0018      	movs	r0, r3
    2092:	4790      	blx	r2
			}
		}

		/* host connect interrupt */
		if (flags & USB_HOST_INTFLAG_DCONN) {
    2094:	683a      	ldr	r2, [r7, #0]
    2096:	2380      	movs	r3, #128	; 0x80
    2098:	005b      	lsls	r3, r3, #1
    209a:	4013      	ands	r3, r2
    209c:	d017      	beq.n	20ce <_usb_host_interrupt_handler+0x632>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    209e:	4b1d      	ldr	r3, [pc, #116]	; (2114 <_usb_host_interrupt_handler+0x678>)
    20a0:	2200      	movs	r2, #0
    20a2:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DCONN;
    20a4:	4b1a      	ldr	r3, [pc, #104]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20a6:	681b      	ldr	r3, [r3, #0]
    20a8:	681b      	ldr	r3, [r3, #0]
    20aa:	2280      	movs	r2, #128	; 0x80
    20ac:	0052      	lsls	r2, r2, #1
    20ae:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_CONNECT)) {
    20b0:	4b17      	ldr	r3, [pc, #92]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20b2:	681b      	ldr	r3, [r3, #0]
    20b4:	22a5      	movs	r2, #165	; 0xa5
    20b6:	5c9b      	ldrb	r3, [r3, r2]
    20b8:	001a      	movs	r2, r3
    20ba:	2340      	movs	r3, #64	; 0x40
    20bc:	4013      	ands	r3, r2
    20be:	d006      	beq.n	20ce <_usb_host_interrupt_handler+0x632>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_CONNECT])(_usb_instances);
    20c0:	4b13      	ldr	r3, [pc, #76]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20c2:	681b      	ldr	r3, [r3, #0]
    20c4:	69da      	ldr	r2, [r3, #28]
    20c6:	4b12      	ldr	r3, [pc, #72]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20c8:	681b      	ldr	r3, [r3, #0]
    20ca:	0018      	movs	r0, r3
    20cc:	4790      	blx	r2
			}
		}

		/* host disconnect interrupt 	*/
		if (flags & USB_HOST_INTFLAG_DDISC) {
    20ce:	683a      	ldr	r2, [r7, #0]
    20d0:	2380      	movs	r3, #128	; 0x80
    20d2:	009b      	lsls	r3, r3, #2
    20d4:	4013      	ands	r3, r2
    20d6:	d016      	beq.n	2106 <_usb_host_interrupt_handler+0x66a>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    20d8:	4b0e      	ldr	r3, [pc, #56]	; (2114 <_usb_host_interrupt_handler+0x678>)
    20da:	2200      	movs	r2, #0
    20dc:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DDISC;
    20de:	4b0c      	ldr	r3, [pc, #48]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20e0:	681b      	ldr	r3, [r3, #0]
    20e2:	681b      	ldr	r3, [r3, #0]
    20e4:	2280      	movs	r2, #128	; 0x80
    20e6:	0092      	lsls	r2, r2, #2
    20e8:	839a      	strh	r2, [r3, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DISCONNECT)) {
    20ea:	4b09      	ldr	r3, [pc, #36]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20ec:	681b      	ldr	r3, [r3, #0]
    20ee:	22a5      	movs	r2, #165	; 0xa5
    20f0:	5c9b      	ldrb	r3, [r3, r2]
    20f2:	b25b      	sxtb	r3, r3
    20f4:	2b00      	cmp	r3, #0
    20f6:	da06      	bge.n	2106 <_usb_host_interrupt_handler+0x66a>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DISCONNECT])(_usb_instances);
    20f8:	4b05      	ldr	r3, [pc, #20]	; (2110 <_usb_host_interrupt_handler+0x674>)
    20fa:	681b      	ldr	r3, [r3, #0]
    20fc:	6a1a      	ldr	r2, [r3, #32]
    20fe:	4b04      	ldr	r3, [pc, #16]	; (2110 <_usb_host_interrupt_handler+0x674>)
    2100:	681b      	ldr	r3, [r3, #0]
    2102:	0018      	movs	r0, r3
    2104:	4790      	blx	r2
			}
		}

	}
}
    2106:	46c0      	nop			; (mov r8, r8)
    2108:	46bd      	mov	sp, r7
    210a:	b002      	add	sp, #8
    210c:	bd80      	pop	{r7, pc}
    210e:	46c0      	nop			; (mov r8, r8)
    2110:	200000a8 	.word	0x200000a8
    2114:	200000c0 	.word	0x200000c0

00002118 <_usb_device_interrupt_handler>:

	return STATUS_OK;
}

static void _usb_device_interrupt_handler(void)
{
    2118:	b580      	push	{r7, lr}
    211a:	b084      	sub	sp, #16
    211c:	af00      	add	r7, sp, #0
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;
    211e:	4bbd      	ldr	r3, [pc, #756]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2120:	681b      	ldr	r3, [r3, #0]
    2122:	681a      	ldr	r2, [r3, #0]
    2124:	2308      	movs	r3, #8
    2126:	18fb      	adds	r3, r7, r3
    2128:	8c12      	ldrh	r2, [r2, #32]
    212a:	801a      	strh	r2, [r3, #0]

	/* device interrupt */
	if (0 == ep_inst) {
    212c:	2308      	movs	r3, #8
    212e:	18fb      	adds	r3, r7, r3
    2130:	881b      	ldrh	r3, [r3, #0]
    2132:	2b00      	cmp	r3, #0
    2134:	d155      	bne.n	21e2 <_usb_device_interrupt_handler+0xca>
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
    2136:	4bb7      	ldr	r3, [pc, #732]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2138:	681b      	ldr	r3, [r3, #0]
    213a:	681a      	ldr	r2, [r3, #0]
    213c:	1dbb      	adds	r3, r7, #6
    213e:	8b92      	ldrh	r2, [r2, #28]
    2140:	801a      	strh	r2, [r3, #0]
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
    2142:	4bb4      	ldr	r3, [pc, #720]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2144:	681a      	ldr	r2, [r3, #0]
    2146:	23ab      	movs	r3, #171	; 0xab
    2148:	005b      	lsls	r3, r3, #1
    214a:	5ad3      	ldrh	r3, [r2, r3]
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    214c:	1dba      	adds	r2, r7, #6
    214e:	8812      	ldrh	r2, [r2, #0]
    2150:	4013      	ands	r3, r2
    2152:	b29a      	uxth	r2, r3
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;
    2154:	4baf      	ldr	r3, [pc, #700]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2156:	6819      	ldr	r1, [r3, #0]
    2158:	23aa      	movs	r3, #170	; 0xaa
    215a:	005b      	lsls	r3, r3, #1
    215c:	5ac9      	ldrh	r1, [r1, r3]
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    215e:	1d3b      	adds	r3, r7, #4
    2160:	400a      	ands	r2, r1
    2162:	801a      	strh	r2, [r3, #0]
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    2164:	2300      	movs	r3, #0
    2166:	60fb      	str	r3, [r7, #12]
    2168:	e037      	b.n	21da <_usb_device_interrupt_handler+0xc2>
			if (flags & _usb_device_irq_bits[i]) {
    216a:	4bab      	ldr	r3, [pc, #684]	; (2418 <_usb_device_interrupt_handler+0x300>)
    216c:	68fa      	ldr	r2, [r7, #12]
    216e:	0052      	lsls	r2, r2, #1
    2170:	5ad3      	ldrh	r3, [r2, r3]
    2172:	1dba      	adds	r2, r7, #6
    2174:	8812      	ldrh	r2, [r2, #0]
    2176:	4013      	ands	r3, r2
    2178:	b29b      	uxth	r3, r3
    217a:	2b00      	cmp	r3, #0
    217c:	d007      	beq.n	218e <_usb_device_interrupt_handler+0x76>
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    217e:	4ba5      	ldr	r3, [pc, #660]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2180:	681b      	ldr	r3, [r3, #0]
    2182:	681b      	ldr	r3, [r3, #0]
						_usb_device_irq_bits[i];
    2184:	4aa4      	ldr	r2, [pc, #656]	; (2418 <_usb_device_interrupt_handler+0x300>)
    2186:	68f9      	ldr	r1, [r7, #12]
    2188:	0049      	lsls	r1, r1, #1
    218a:	5a8a      	ldrh	r2, [r1, r2]
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
			if (flags & _usb_device_irq_bits[i]) {
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    218c:	839a      	strh	r2, [r3, #28]
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
    218e:	4ba2      	ldr	r3, [pc, #648]	; (2418 <_usb_device_interrupt_handler+0x300>)
    2190:	68fa      	ldr	r2, [r7, #12]
    2192:	0052      	lsls	r2, r2, #1
    2194:	5ad3      	ldrh	r3, [r2, r3]
    2196:	1d3a      	adds	r2, r7, #4
    2198:	8812      	ldrh	r2, [r2, #0]
    219a:	4013      	ands	r3, r2
    219c:	b29b      	uxth	r3, r3
    219e:	2b00      	cmp	r3, #0
    21a0:	d018      	beq.n	21d4 <_usb_device_interrupt_handler+0xbc>
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
    21a2:	68fb      	ldr	r3, [r7, #12]
    21a4:	2b06      	cmp	r3, #6
    21a6:	d10a      	bne.n	21be <_usb_device_interrupt_handler+0xa6>
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
    21a8:	4b9c      	ldr	r3, [pc, #624]	; (241c <_usb_device_interrupt_handler+0x304>)
    21aa:	891b      	ldrh	r3, [r3, #8]
    21ac:	045b      	lsls	r3, r3, #17
    21ae:	0d5b      	lsrs	r3, r3, #21
    21b0:	b29b      	uxth	r3, r3
				_usb_instances->hw->DEVICE.INTFLAG.reg =
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
    21b2:	001a      	movs	r2, r3
    21b4:	2380      	movs	r3, #128	; 0x80
    21b6:	005b      	lsls	r3, r3, #1
    21b8:	401a      	ands	r2, r3
    21ba:	4b99      	ldr	r3, [pc, #612]	; (2420 <_usb_device_interrupt_handler+0x308>)
    21bc:	601a      	str	r2, [r3, #0]
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    21be:	4b95      	ldr	r3, [pc, #596]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    21c0:	681b      	ldr	r3, [r3, #0]
    21c2:	68fa      	ldr	r2, [r7, #12]
    21c4:	322e      	adds	r2, #46	; 0x2e
    21c6:	0092      	lsls	r2, r2, #2
    21c8:	58d2      	ldr	r2, [r2, r3]
    21ca:	4b92      	ldr	r3, [pc, #584]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    21cc:	681b      	ldr	r3, [r3, #0]
    21ce:	4994      	ldr	r1, [pc, #592]	; (2420 <_usb_device_interrupt_handler+0x308>)
    21d0:	0018      	movs	r0, r3
    21d2:	4790      	blx	r2
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    21d4:	68fb      	ldr	r3, [r7, #12]
    21d6:	3301      	adds	r3, #1
    21d8:	60fb      	str	r3, [r7, #12]
    21da:	68fb      	ldr	r3, [r7, #12]
    21dc:	2b06      	cmp	r3, #6
    21de:	ddc4      	ble.n	216a <_usb_device_interrupt_handler+0x52>
    21e0:	e250      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
		}

	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
    21e2:	230b      	movs	r3, #11
    21e4:	18fb      	adds	r3, r7, r3
    21e6:	2200      	movs	r2, #0
    21e8:	701a      	strb	r2, [r3, #0]
    21ea:	e23b      	b.n	2664 <_usb_device_interrupt_handler+0x54c>

			if (ep_inst & (1 << i)) {
    21ec:	2308      	movs	r3, #8
    21ee:	18fb      	adds	r3, r7, r3
    21f0:	881a      	ldrh	r2, [r3, #0]
    21f2:	230b      	movs	r3, #11
    21f4:	18fb      	adds	r3, r7, r3
    21f6:	781b      	ldrb	r3, [r3, #0]
    21f8:	411a      	asrs	r2, r3
    21fa:	0013      	movs	r3, r2
    21fc:	2201      	movs	r2, #1
    21fe:	4013      	ands	r3, r2
    2200:	d100      	bne.n	2204 <_usb_device_interrupt_handler+0xec>
    2202:	e228      	b.n	2656 <_usb_device_interrupt_handler+0x53e>
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
    2204:	4b83      	ldr	r3, [pc, #524]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2206:	681b      	ldr	r3, [r3, #0]
    2208:	681a      	ldr	r2, [r3, #0]
    220a:	230b      	movs	r3, #11
    220c:	18fb      	adds	r3, r7, r3
    220e:	781b      	ldrb	r3, [r3, #0]
    2210:	3308      	adds	r3, #8
    2212:	015b      	lsls	r3, r3, #5
    2214:	18d3      	adds	r3, r2, r3
    2216:	3307      	adds	r3, #7
    2218:	781b      	ldrb	r3, [r3, #0]
    221a:	b2da      	uxtb	r2, r3
    221c:	1dbb      	adds	r3, r7, #6
    221e:	801a      	strh	r2, [r3, #0]
				flags_run = flags &
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
    2220:	4b7c      	ldr	r3, [pc, #496]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2222:	6819      	ldr	r1, [r3, #0]
    2224:	230b      	movs	r3, #11
    2226:	18fb      	adds	r3, r7, r3
    2228:	781a      	ldrb	r2, [r3, #0]
    222a:	23b0      	movs	r3, #176	; 0xb0
    222c:	005b      	lsls	r3, r3, #1
    222e:	188a      	adds	r2, r1, r2
    2230:	18d3      	adds	r3, r2, r3
    2232:	781b      	ldrb	r3, [r3, #0]

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
				flags_run = flags &
    2234:	b29b      	uxth	r3, r3
    2236:	1dba      	adds	r2, r7, #6
    2238:	8812      	ldrh	r2, [r2, #0]
    223a:	4013      	ands	r3, r2
    223c:	b29b      	uxth	r3, r3
    223e:	b21a      	sxth	r2, r3
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->device_endpoint_registered_callback_mask[i];
    2240:	4b74      	ldr	r3, [pc, #464]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2242:	6818      	ldr	r0, [r3, #0]
    2244:	230b      	movs	r3, #11
    2246:	18fb      	adds	r3, r7, r3
    2248:	7819      	ldrb	r1, [r3, #0]
    224a:	23ac      	movs	r3, #172	; 0xac
    224c:	005b      	lsls	r3, r3, #1
    224e:	1841      	adds	r1, r0, r1
    2250:	18cb      	adds	r3, r1, r3
    2252:	781b      	ldrb	r3, [r3, #0]

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
				flags_run = flags &
    2254:	b21b      	sxth	r3, r3
    2256:	4013      	ands	r3, r2
    2258:	b21a      	sxth	r2, r3
    225a:	1d3b      	adds	r3, r7, #4
    225c:	801a      	strh	r2, [r3, #0]
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->device_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    225e:	1dbb      	adds	r3, r7, #6
    2260:	881b      	ldrh	r3, [r3, #0]
    2262:	2260      	movs	r2, #96	; 0x60
    2264:	4013      	ands	r3, r2
    2266:	d05c      	beq.n	2322 <_usb_device_interrupt_handler+0x20a>
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    2268:	4b6a      	ldr	r3, [pc, #424]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    226a:	681b      	ldr	r3, [r3, #0]
    226c:	681a      	ldr	r2, [r3, #0]
    226e:	230b      	movs	r3, #11
    2270:	18fb      	adds	r3, r7, r3
    2272:	781b      	ldrb	r3, [r3, #0]
    2274:	3308      	adds	r3, #8
    2276:	015b      	lsls	r3, r3, #5
    2278:	18d3      	adds	r3, r2, r3
    227a:	3307      	adds	r3, #7
    227c:	781b      	ldrb	r3, [r3, #0]
    227e:	b2db      	uxtb	r3, r3
    2280:	001a      	movs	r2, r3
    2282:	2340      	movs	r3, #64	; 0x40
    2284:	4013      	ands	r3, r2
    2286:	d015      	beq.n	22b4 <_usb_device_interrupt_handler+0x19c>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    2288:	4b62      	ldr	r3, [pc, #392]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    228a:	681b      	ldr	r3, [r3, #0]
    228c:	681a      	ldr	r2, [r3, #0]
    228e:	230b      	movs	r3, #11
    2290:	18fb      	adds	r3, r7, r3
    2292:	781b      	ldrb	r3, [r3, #0]
    2294:	3308      	adds	r3, #8
    2296:	015b      	lsls	r3, r3, #5
    2298:	18d3      	adds	r3, r2, r3
    229a:	3307      	adds	r3, #7
    229c:	2240      	movs	r2, #64	; 0x40
    229e:	701a      	strb	r2, [r3, #0]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    22a0:	230b      	movs	r3, #11
    22a2:	18fb      	adds	r3, r7, r3
    22a4:	781b      	ldrb	r3, [r3, #0]
    22a6:	2280      	movs	r2, #128	; 0x80
    22a8:	4252      	negs	r2, r2
    22aa:	4313      	orrs	r3, r2
    22ac:	b2da      	uxtb	r2, r3
    22ae:	4b5d      	ldr	r3, [pc, #372]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    22b0:	719a      	strb	r2, [r3, #6]
    22b2:	e020      	b.n	22f6 <_usb_device_interrupt_handler+0x1de>
					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    22b4:	4b57      	ldr	r3, [pc, #348]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    22b6:	681b      	ldr	r3, [r3, #0]
    22b8:	681a      	ldr	r2, [r3, #0]
    22ba:	230b      	movs	r3, #11
    22bc:	18fb      	adds	r3, r7, r3
    22be:	781b      	ldrb	r3, [r3, #0]
    22c0:	3308      	adds	r3, #8
    22c2:	015b      	lsls	r3, r3, #5
    22c4:	18d3      	adds	r3, r2, r3
    22c6:	3307      	adds	r3, #7
    22c8:	781b      	ldrb	r3, [r3, #0]
    22ca:	b2db      	uxtb	r3, r3
    22cc:	001a      	movs	r2, r3
    22ce:	2320      	movs	r3, #32
    22d0:	4013      	ands	r3, r2
    22d2:	d010      	beq.n	22f6 <_usb_device_interrupt_handler+0x1de>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    22d4:	4b4f      	ldr	r3, [pc, #316]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    22d6:	681b      	ldr	r3, [r3, #0]
    22d8:	681a      	ldr	r2, [r3, #0]
    22da:	230b      	movs	r3, #11
    22dc:	18fb      	adds	r3, r7, r3
    22de:	781b      	ldrb	r3, [r3, #0]
    22e0:	3308      	adds	r3, #8
    22e2:	015b      	lsls	r3, r3, #5
    22e4:	18d3      	adds	r3, r2, r3
    22e6:	3307      	adds	r3, #7
    22e8:	2220      	movs	r2, #32
    22ea:	701a      	strb	r2, [r3, #0]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    22ec:	4b4d      	ldr	r3, [pc, #308]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    22ee:	220b      	movs	r2, #11
    22f0:	18ba      	adds	r2, r7, r2
    22f2:	7812      	ldrb	r2, [r2, #0]
    22f4:	719a      	strb	r2, [r3, #6]
					}

					if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    22f6:	1d3b      	adds	r3, r7, #4
    22f8:	881b      	ldrh	r3, [r3, #0]
    22fa:	2260      	movs	r2, #96	; 0x60
    22fc:	4013      	ands	r3, r2
    22fe:	d100      	bne.n	2302 <_usb_device_interrupt_handler+0x1ea>
    2300:	e1b7      	b.n	2672 <_usb_device_interrupt_handler+0x55a>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_STALL])(_usb_instances,&ep_callback_para);
    2302:	4b44      	ldr	r3, [pc, #272]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2304:	681a      	ldr	r2, [r3, #0]
    2306:	230b      	movs	r3, #11
    2308:	18fb      	adds	r3, r7, r3
    230a:	781b      	ldrb	r3, [r3, #0]
    230c:	21e0      	movs	r1, #224	; 0xe0
    230e:	011b      	lsls	r3, r3, #4
    2310:	18d3      	adds	r3, r2, r3
    2312:	185b      	adds	r3, r3, r1
    2314:	681a      	ldr	r2, [r3, #0]
    2316:	4b3f      	ldr	r3, [pc, #252]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2318:	681b      	ldr	r3, [r3, #0]
    231a:	4942      	ldr	r1, [pc, #264]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    231c:	0018      	movs	r0, r3
    231e:	4790      	blx	r2
					}
					return;
    2320:	e1a7      	b.n	2672 <_usb_device_interrupt_handler+0x55a>
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    2322:	1dbb      	adds	r3, r7, #6
    2324:	881b      	ldrh	r3, [r3, #0]
    2326:	2210      	movs	r2, #16
    2328:	4013      	ands	r3, r2
    232a:	d038      	beq.n	239e <_usb_device_interrupt_handler+0x286>
					_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
    232c:	4b39      	ldr	r3, [pc, #228]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    232e:	681b      	ldr	r3, [r3, #0]
    2330:	681a      	ldr	r2, [r3, #0]
    2332:	230b      	movs	r3, #11
    2334:	18fb      	adds	r3, r7, r3
    2336:	781b      	ldrb	r3, [r3, #0]
    2338:	3308      	adds	r3, #8
    233a:	015b      	lsls	r3, r3, #5
    233c:	18d3      	adds	r3, r2, r3
    233e:	3307      	adds	r3, #7
    2340:	2210      	movs	r2, #16
    2342:	701a      	strb	r2, [r3, #0]
					if(_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_irq_bits[USB_DEVICE_ENDPOINT_CALLBACK_RXSTP]) {
    2344:	4b33      	ldr	r3, [pc, #204]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2346:	6819      	ldr	r1, [r3, #0]
    2348:	230b      	movs	r3, #11
    234a:	18fb      	adds	r3, r7, r3
    234c:	781a      	ldrb	r2, [r3, #0]
    234e:	23b0      	movs	r3, #176	; 0xb0
    2350:	005b      	lsls	r3, r3, #1
    2352:	188a      	adds	r2, r1, r2
    2354:	18d3      	adds	r3, r2, r3
    2356:	781b      	ldrb	r3, [r3, #0]
    2358:	2210      	movs	r2, #16
    235a:	4013      	ands	r3, r2
    235c:	b2db      	uxtb	r3, r3
    235e:	2b00      	cmp	r3, #0
    2360:	d100      	bne.n	2364 <_usb_device_interrupt_handler+0x24c>
    2362:	e188      	b.n	2676 <_usb_device_interrupt_handler+0x55e>
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    2364:	230b      	movs	r3, #11
    2366:	18fb      	adds	r3, r7, r3
    2368:	781b      	ldrb	r3, [r3, #0]
    236a:	4a2c      	ldr	r2, [pc, #176]	; (241c <_usb_device_interrupt_handler+0x304>)
    236c:	015b      	lsls	r3, r3, #5
    236e:	18d3      	adds	r3, r2, r3
    2370:	685b      	ldr	r3, [r3, #4]
    2372:	049b      	lsls	r3, r3, #18
    2374:	0c9b      	lsrs	r3, r3, #18
    2376:	b29b      	uxth	r3, r3
    2378:	001a      	movs	r2, r3
    237a:	4b2a      	ldr	r3, [pc, #168]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    237c:	801a      	strh	r2, [r3, #0]
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_RXSTP])(_usb_instances,&ep_callback_para);
    237e:	4b25      	ldr	r3, [pc, #148]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2380:	681a      	ldr	r2, [r3, #0]
    2382:	230b      	movs	r3, #11
    2384:	18fb      	adds	r3, r7, r3
    2386:	781b      	ldrb	r3, [r3, #0]
    2388:	21dc      	movs	r1, #220	; 0xdc
    238a:	011b      	lsls	r3, r3, #4
    238c:	18d3      	adds	r3, r2, r3
    238e:	185b      	adds	r3, r3, r1
    2390:	681a      	ldr	r2, [r3, #0]
    2392:	4b20      	ldr	r3, [pc, #128]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    2394:	681b      	ldr	r3, [r3, #0]
    2396:	4923      	ldr	r1, [pc, #140]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    2398:	0018      	movs	r0, r3
    239a:	4790      	blx	r2
					}
					return;
    239c:	e16b      	b.n	2676 <_usb_device_interrupt_handler+0x55e>
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    239e:	1dbb      	adds	r3, r7, #6
    23a0:	881b      	ldrh	r3, [r3, #0]
    23a2:	2203      	movs	r2, #3
    23a4:	4013      	ands	r3, r2
    23a6:	d100      	bne.n	23aa <_usb_device_interrupt_handler+0x292>
    23a8:	e08f      	b.n	24ca <_usb_device_interrupt_handler+0x3b2>
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    23aa:	4b1a      	ldr	r3, [pc, #104]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    23ac:	681b      	ldr	r3, [r3, #0]
    23ae:	681a      	ldr	r2, [r3, #0]
    23b0:	230b      	movs	r3, #11
    23b2:	18fb      	adds	r3, r7, r3
    23b4:	781b      	ldrb	r3, [r3, #0]
    23b6:	3308      	adds	r3, #8
    23b8:	015b      	lsls	r3, r3, #5
    23ba:	18d3      	adds	r3, r2, r3
    23bc:	3307      	adds	r3, #7
    23be:	781b      	ldrb	r3, [r3, #0]
    23c0:	b2db      	uxtb	r3, r3
    23c2:	001a      	movs	r2, r3
    23c4:	2302      	movs	r3, #2
    23c6:	4013      	ands	r3, r2
    23c8:	d02e      	beq.n	2428 <_usb_device_interrupt_handler+0x310>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    23ca:	4b12      	ldr	r3, [pc, #72]	; (2414 <_usb_device_interrupt_handler+0x2fc>)
    23cc:	681b      	ldr	r3, [r3, #0]
    23ce:	681a      	ldr	r2, [r3, #0]
    23d0:	230b      	movs	r3, #11
    23d2:	18fb      	adds	r3, r7, r3
    23d4:	781b      	ldrb	r3, [r3, #0]
    23d6:	3308      	adds	r3, #8
    23d8:	015b      	lsls	r3, r3, #5
    23da:	18d3      	adds	r3, r2, r3
    23dc:	3307      	adds	r3, #7
    23de:	2202      	movs	r2, #2
    23e0:	701a      	strb	r2, [r3, #0]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    23e2:	230b      	movs	r3, #11
    23e4:	18fb      	adds	r3, r7, r3
    23e6:	781b      	ldrb	r3, [r3, #0]
    23e8:	2280      	movs	r2, #128	; 0x80
    23ea:	4252      	negs	r2, r2
    23ec:	4313      	orrs	r3, r2
    23ee:	b2da      	uxtb	r2, r3
    23f0:	4b0c      	ldr	r3, [pc, #48]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    23f2:	719a      	strb	r2, [r3, #6]
						ep_callback_para.sent_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT);
    23f4:	230b      	movs	r3, #11
    23f6:	18fb      	adds	r3, r7, r3
    23f8:	781b      	ldrb	r3, [r3, #0]
    23fa:	4a08      	ldr	r2, [pc, #32]	; (241c <_usb_device_interrupt_handler+0x304>)
    23fc:	015b      	lsls	r3, r3, #5
    23fe:	18d3      	adds	r3, r2, r3
    2400:	3310      	adds	r3, #16
    2402:	685b      	ldr	r3, [r3, #4]
    2404:	049b      	lsls	r3, r3, #18
    2406:	0c9b      	lsrs	r3, r3, #18
    2408:	b29b      	uxth	r3, r3
    240a:	001a      	movs	r2, r3
    240c:	4b05      	ldr	r3, [pc, #20]	; (2424 <_usb_device_interrupt_handler+0x30c>)
    240e:	805a      	strh	r2, [r3, #2]
    2410:	e045      	b.n	249e <_usb_device_interrupt_handler+0x386>
    2412:	46c0      	nop			; (mov r8, r8)
    2414:	200000a8 	.word	0x200000a8
    2418:	0000f500 	.word	0x0000f500
    241c:	20000da4 	.word	0x20000da4
    2420:	200000b4 	.word	0x200000b4
    2424:	200000b8 	.word	0x200000b8

					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    2428:	4b98      	ldr	r3, [pc, #608]	; (268c <_usb_device_interrupt_handler+0x574>)
    242a:	681b      	ldr	r3, [r3, #0]
    242c:	681a      	ldr	r2, [r3, #0]
    242e:	230b      	movs	r3, #11
    2430:	18fb      	adds	r3, r7, r3
    2432:	781b      	ldrb	r3, [r3, #0]
    2434:	3308      	adds	r3, #8
    2436:	015b      	lsls	r3, r3, #5
    2438:	18d3      	adds	r3, r2, r3
    243a:	3307      	adds	r3, #7
    243c:	781b      	ldrb	r3, [r3, #0]
    243e:	b2db      	uxtb	r3, r3
    2440:	001a      	movs	r2, r3
    2442:	2301      	movs	r3, #1
    2444:	4013      	ands	r3, r2
    2446:	d02a      	beq.n	249e <_usb_device_interrupt_handler+0x386>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    2448:	4b90      	ldr	r3, [pc, #576]	; (268c <_usb_device_interrupt_handler+0x574>)
    244a:	681b      	ldr	r3, [r3, #0]
    244c:	681a      	ldr	r2, [r3, #0]
    244e:	230b      	movs	r3, #11
    2450:	18fb      	adds	r3, r7, r3
    2452:	781b      	ldrb	r3, [r3, #0]
    2454:	3308      	adds	r3, #8
    2456:	015b      	lsls	r3, r3, #5
    2458:	18d3      	adds	r3, r2, r3
    245a:	3307      	adds	r3, #7
    245c:	2201      	movs	r2, #1
    245e:	701a      	strb	r2, [r3, #0]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    2460:	4b8b      	ldr	r3, [pc, #556]	; (2690 <_usb_device_interrupt_handler+0x578>)
    2462:	220b      	movs	r2, #11
    2464:	18ba      	adds	r2, r7, r2
    2466:	7812      	ldrb	r2, [r2, #0]
    2468:	719a      	strb	r2, [r3, #6]
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    246a:	230b      	movs	r3, #11
    246c:	18fb      	adds	r3, r7, r3
    246e:	781b      	ldrb	r3, [r3, #0]
    2470:	4a88      	ldr	r2, [pc, #544]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    2472:	015b      	lsls	r3, r3, #5
    2474:	18d3      	adds	r3, r2, r3
    2476:	685b      	ldr	r3, [r3, #4]
    2478:	049b      	lsls	r3, r3, #18
    247a:	0c9b      	lsrs	r3, r3, #18
    247c:	b29b      	uxth	r3, r3
    247e:	001a      	movs	r2, r3
    2480:	4b83      	ldr	r3, [pc, #524]	; (2690 <_usb_device_interrupt_handler+0x578>)
    2482:	801a      	strh	r2, [r3, #0]
						ep_callback_para.out_buffer_size = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE);
    2484:	230b      	movs	r3, #11
    2486:	18fb      	adds	r3, r7, r3
    2488:	781b      	ldrb	r3, [r3, #0]
    248a:	4a82      	ldr	r2, [pc, #520]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    248c:	015b      	lsls	r3, r3, #5
    248e:	18d3      	adds	r3, r2, r3
    2490:	685b      	ldr	r3, [r3, #4]
    2492:	011b      	lsls	r3, r3, #4
    2494:	0c9b      	lsrs	r3, r3, #18
    2496:	b29b      	uxth	r3, r3
    2498:	001a      	movs	r2, r3
    249a:	4b7d      	ldr	r3, [pc, #500]	; (2690 <_usb_device_interrupt_handler+0x578>)
    249c:	809a      	strh	r2, [r3, #4]
					}
					if(flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    249e:	1d3b      	adds	r3, r7, #4
    24a0:	881b      	ldrh	r3, [r3, #0]
    24a2:	2203      	movs	r2, #3
    24a4:	4013      	ands	r3, r2
    24a6:	d100      	bne.n	24aa <_usb_device_interrupt_handler+0x392>
    24a8:	e0e7      	b.n	267a <_usb_device_interrupt_handler+0x562>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRCPT])(_usb_instances,&ep_callback_para);
    24aa:	4b78      	ldr	r3, [pc, #480]	; (268c <_usb_device_interrupt_handler+0x574>)
    24ac:	681a      	ldr	r2, [r3, #0]
    24ae:	230b      	movs	r3, #11
    24b0:	18fb      	adds	r3, r7, r3
    24b2:	781b      	ldrb	r3, [r3, #0]
    24b4:	330d      	adds	r3, #13
    24b6:	011b      	lsls	r3, r3, #4
    24b8:	18d3      	adds	r3, r2, r3
    24ba:	3304      	adds	r3, #4
    24bc:	681a      	ldr	r2, [r3, #0]
    24be:	4b73      	ldr	r3, [pc, #460]	; (268c <_usb_device_interrupt_handler+0x574>)
    24c0:	681b      	ldr	r3, [r3, #0]
    24c2:	4973      	ldr	r1, [pc, #460]	; (2690 <_usb_device_interrupt_handler+0x578>)
    24c4:	0018      	movs	r0, r3
    24c6:	4790      	blx	r2
					}
					return;
    24c8:	e0d7      	b.n	267a <_usb_device_interrupt_handler+0x562>
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    24ca:	1dbb      	adds	r3, r7, #6
    24cc:	881b      	ldrh	r3, [r3, #0]
    24ce:	220c      	movs	r2, #12
    24d0:	4013      	ands	r3, r2
    24d2:	d100      	bne.n	24d6 <_usb_device_interrupt_handler+0x3be>
    24d4:	e0bf      	b.n	2656 <_usb_device_interrupt_handler+0x53e>
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    24d6:	4b6d      	ldr	r3, [pc, #436]	; (268c <_usb_device_interrupt_handler+0x574>)
    24d8:	681b      	ldr	r3, [r3, #0]
    24da:	681a      	ldr	r2, [r3, #0]
    24dc:	230b      	movs	r3, #11
    24de:	18fb      	adds	r3, r7, r3
    24e0:	781b      	ldrb	r3, [r3, #0]
    24e2:	3308      	adds	r3, #8
    24e4:	015b      	lsls	r3, r3, #5
    24e6:	18d3      	adds	r3, r2, r3
    24e8:	3307      	adds	r3, #7
    24ea:	781b      	ldrb	r3, [r3, #0]
    24ec:	b2db      	uxtb	r3, r3
    24ee:	001a      	movs	r2, r3
    24f0:	2308      	movs	r3, #8
    24f2:	4013      	ands	r3, r2
    24f4:	d047      	beq.n	2586 <_usb_device_interrupt_handler+0x46e>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL1;
    24f6:	4b65      	ldr	r3, [pc, #404]	; (268c <_usb_device_interrupt_handler+0x574>)
    24f8:	681b      	ldr	r3, [r3, #0]
    24fa:	681a      	ldr	r2, [r3, #0]
    24fc:	230b      	movs	r3, #11
    24fe:	18fb      	adds	r3, r7, r3
    2500:	781b      	ldrb	r3, [r3, #0]
    2502:	3308      	adds	r3, #8
    2504:	015b      	lsls	r3, r3, #5
    2506:	18d3      	adds	r3, r2, r3
    2508:	3307      	adds	r3, #7
    250a:	2208      	movs	r2, #8
    250c:	701a      	strb	r2, [r3, #0]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    250e:	230b      	movs	r3, #11
    2510:	18fb      	adds	r3, r7, r3
    2512:	781b      	ldrb	r3, [r3, #0]
    2514:	4a5f      	ldr	r2, [pc, #380]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    2516:	015b      	lsls	r3, r3, #5
    2518:	18d3      	adds	r3, r2, r3
    251a:	331a      	adds	r3, #26
    251c:	781b      	ldrb	r3, [r3, #0]
    251e:	b2db      	uxtb	r3, r3
    2520:	001a      	movs	r2, r3
    2522:	2302      	movs	r3, #2
    2524:	4013      	ands	r3, r2
    2526:	d014      	beq.n	2552 <_usb_device_interrupt_handler+0x43a>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    2528:	230b      	movs	r3, #11
    252a:	18fb      	adds	r3, r7, r3
    252c:	781b      	ldrb	r3, [r3, #0]
    252e:	220b      	movs	r2, #11
    2530:	18ba      	adds	r2, r7, r2
    2532:	7812      	ldrb	r2, [r2, #0]
    2534:	4957      	ldr	r1, [pc, #348]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    2536:	0152      	lsls	r2, r2, #5
    2538:	188a      	adds	r2, r1, r2
    253a:	321a      	adds	r2, #26
    253c:	7812      	ldrb	r2, [r2, #0]
    253e:	b2d2      	uxtb	r2, r2
    2540:	2102      	movs	r1, #2
    2542:	438a      	bics	r2, r1
    2544:	b2d1      	uxtb	r1, r2
    2546:	4a53      	ldr	r2, [pc, #332]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    2548:	015b      	lsls	r3, r3, #5
    254a:	18d3      	adds	r3, r2, r3
    254c:	331a      	adds	r3, #26
    254e:	1c0a      	adds	r2, r1, #0
    2550:	701a      	strb	r2, [r3, #0]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    2552:	230b      	movs	r3, #11
    2554:	18fb      	adds	r3, r7, r3
    2556:	781b      	ldrb	r3, [r3, #0]
    2558:	2280      	movs	r2, #128	; 0x80
    255a:	4252      	negs	r2, r2
    255c:	4313      	orrs	r3, r2
    255e:	b2da      	uxtb	r2, r3
    2560:	4b4b      	ldr	r3, [pc, #300]	; (2690 <_usb_device_interrupt_handler+0x578>)
    2562:	719a      	strb	r2, [r3, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    2564:	4b49      	ldr	r3, [pc, #292]	; (268c <_usb_device_interrupt_handler+0x574>)
    2566:	681b      	ldr	r3, [r3, #0]
    2568:	681a      	ldr	r2, [r3, #0]
    256a:	230b      	movs	r3, #11
    256c:	18fb      	adds	r3, r7, r3
    256e:	781b      	ldrb	r3, [r3, #0]
    2570:	3308      	adds	r3, #8
    2572:	015b      	lsls	r3, r3, #5
    2574:	18d3      	adds	r3, r2, r3
    2576:	3307      	adds	r3, #7
    2578:	781b      	ldrb	r3, [r3, #0]
    257a:	b2db      	uxtb	r3, r3
    257c:	001a      	movs	r2, r3
    257e:	2302      	movs	r3, #2
    2580:	4013      	ands	r3, r2
    2582:	d053      	beq.n	262c <_usb_device_interrupt_handler+0x514>
							return;
    2584:	e07e      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
						}
					} else if(_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    2586:	4b41      	ldr	r3, [pc, #260]	; (268c <_usb_device_interrupt_handler+0x574>)
    2588:	681b      	ldr	r3, [r3, #0]
    258a:	681a      	ldr	r2, [r3, #0]
    258c:	230b      	movs	r3, #11
    258e:	18fb      	adds	r3, r7, r3
    2590:	781b      	ldrb	r3, [r3, #0]
    2592:	3308      	adds	r3, #8
    2594:	015b      	lsls	r3, r3, #5
    2596:	18d3      	adds	r3, r2, r3
    2598:	3307      	adds	r3, #7
    259a:	781b      	ldrb	r3, [r3, #0]
    259c:	b2db      	uxtb	r3, r3
    259e:	001a      	movs	r2, r3
    25a0:	2304      	movs	r3, #4
    25a2:	4013      	ands	r3, r2
    25a4:	d042      	beq.n	262c <_usb_device_interrupt_handler+0x514>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL0;
    25a6:	4b39      	ldr	r3, [pc, #228]	; (268c <_usb_device_interrupt_handler+0x574>)
    25a8:	681b      	ldr	r3, [r3, #0]
    25aa:	681a      	ldr	r2, [r3, #0]
    25ac:	230b      	movs	r3, #11
    25ae:	18fb      	adds	r3, r7, r3
    25b0:	781b      	ldrb	r3, [r3, #0]
    25b2:	3308      	adds	r3, #8
    25b4:	015b      	lsls	r3, r3, #5
    25b6:	18d3      	adds	r3, r2, r3
    25b8:	3307      	adds	r3, #7
    25ba:	2204      	movs	r2, #4
    25bc:	701a      	strb	r2, [r3, #0]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    25be:	230b      	movs	r3, #11
    25c0:	18fb      	adds	r3, r7, r3
    25c2:	781b      	ldrb	r3, [r3, #0]
    25c4:	4a33      	ldr	r2, [pc, #204]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    25c6:	015b      	lsls	r3, r3, #5
    25c8:	18d3      	adds	r3, r2, r3
    25ca:	330a      	adds	r3, #10
    25cc:	781b      	ldrb	r3, [r3, #0]
    25ce:	b2db      	uxtb	r3, r3
    25d0:	001a      	movs	r2, r3
    25d2:	2302      	movs	r3, #2
    25d4:	4013      	ands	r3, r2
    25d6:	d014      	beq.n	2602 <_usb_device_interrupt_handler+0x4ea>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    25d8:	230b      	movs	r3, #11
    25da:	18fb      	adds	r3, r7, r3
    25dc:	781b      	ldrb	r3, [r3, #0]
    25de:	220b      	movs	r2, #11
    25e0:	18ba      	adds	r2, r7, r2
    25e2:	7812      	ldrb	r2, [r2, #0]
    25e4:	492b      	ldr	r1, [pc, #172]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    25e6:	0152      	lsls	r2, r2, #5
    25e8:	188a      	adds	r2, r1, r2
    25ea:	320a      	adds	r2, #10
    25ec:	7812      	ldrb	r2, [r2, #0]
    25ee:	b2d2      	uxtb	r2, r2
    25f0:	2102      	movs	r1, #2
    25f2:	438a      	bics	r2, r1
    25f4:	b2d1      	uxtb	r1, r2
    25f6:	4a27      	ldr	r2, [pc, #156]	; (2694 <_usb_device_interrupt_handler+0x57c>)
    25f8:	015b      	lsls	r3, r3, #5
    25fa:	18d3      	adds	r3, r2, r3
    25fc:	330a      	adds	r3, #10
    25fe:	1c0a      	adds	r2, r1, #0
    2600:	701a      	strb	r2, [r3, #0]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    2602:	4b23      	ldr	r3, [pc, #140]	; (2690 <_usb_device_interrupt_handler+0x578>)
    2604:	220b      	movs	r2, #11
    2606:	18ba      	adds	r2, r7, r2
    2608:	7812      	ldrb	r2, [r2, #0]
    260a:	719a      	strb	r2, [r3, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    260c:	4b1f      	ldr	r3, [pc, #124]	; (268c <_usb_device_interrupt_handler+0x574>)
    260e:	681b      	ldr	r3, [r3, #0]
    2610:	681a      	ldr	r2, [r3, #0]
    2612:	230b      	movs	r3, #11
    2614:	18fb      	adds	r3, r7, r3
    2616:	781b      	ldrb	r3, [r3, #0]
    2618:	3308      	adds	r3, #8
    261a:	015b      	lsls	r3, r3, #5
    261c:	18d3      	adds	r3, r2, r3
    261e:	3307      	adds	r3, #7
    2620:	781b      	ldrb	r3, [r3, #0]
    2622:	b2db      	uxtb	r3, r3
    2624:	001a      	movs	r2, r3
    2626:	2301      	movs	r3, #1
    2628:	4013      	ands	r3, r2
    262a:	d128      	bne.n	267e <_usb_device_interrupt_handler+0x566>
							return;
						}
					}

					if(flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    262c:	1d3b      	adds	r3, r7, #4
    262e:	881b      	ldrh	r3, [r3, #0]
    2630:	220c      	movs	r2, #12
    2632:	4013      	ands	r3, r2
    2634:	d025      	beq.n	2682 <_usb_device_interrupt_handler+0x56a>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL])(_usb_instances,&ep_callback_para);
    2636:	4b15      	ldr	r3, [pc, #84]	; (268c <_usb_device_interrupt_handler+0x574>)
    2638:	681a      	ldr	r2, [r3, #0]
    263a:	230b      	movs	r3, #11
    263c:	18fb      	adds	r3, r7, r3
    263e:	781b      	ldrb	r3, [r3, #0]
    2640:	21d8      	movs	r1, #216	; 0xd8
    2642:	011b      	lsls	r3, r3, #4
    2644:	18d3      	adds	r3, r2, r3
    2646:	185b      	adds	r3, r3, r1
    2648:	681a      	ldr	r2, [r3, #0]
    264a:	4b10      	ldr	r3, [pc, #64]	; (268c <_usb_device_interrupt_handler+0x574>)
    264c:	681b      	ldr	r3, [r3, #0]
    264e:	4910      	ldr	r1, [pc, #64]	; (2690 <_usb_device_interrupt_handler+0x578>)
    2650:	0018      	movs	r0, r3
    2652:	4790      	blx	r2
					}
					return;
    2654:	e015      	b.n	2682 <_usb_device_interrupt_handler+0x56a>
		}

	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
    2656:	230b      	movs	r3, #11
    2658:	18fb      	adds	r3, r7, r3
    265a:	781a      	ldrb	r2, [r3, #0]
    265c:	230b      	movs	r3, #11
    265e:	18fb      	adds	r3, r7, r3
    2660:	3201      	adds	r2, #1
    2662:	701a      	strb	r2, [r3, #0]
    2664:	230b      	movs	r3, #11
    2666:	18fb      	adds	r3, r7, r3
    2668:	781b      	ldrb	r3, [r3, #0]
    266a:	2b07      	cmp	r3, #7
    266c:	d800      	bhi.n	2670 <_usb_device_interrupt_handler+0x558>
    266e:	e5bd      	b.n	21ec <_usb_device_interrupt_handler+0xd4>
    2670:	e008      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
					}

					if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_STALL])(_usb_instances,&ep_callback_para);
					}
					return;
    2672:	46c0      	nop			; (mov r8, r8)
    2674:	e006      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
					_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
					if(_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_irq_bits[USB_DEVICE_ENDPOINT_CALLBACK_RXSTP]) {
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_RXSTP])(_usb_instances,&ep_callback_para);
					}
					return;
    2676:	46c0      	nop			; (mov r8, r8)
    2678:	e004      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
						ep_callback_para.out_buffer_size = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE);
					}
					if(flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRCPT])(_usb_instances,&ep_callback_para);
					}
					return;
    267a:	46c0      	nop			; (mov r8, r8)
    267c:	e002      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
							return;
    267e:	46c0      	nop			; (mov r8, r8)
    2680:	e000      	b.n	2684 <_usb_device_interrupt_handler+0x56c>
					}

					if(flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL])(_usb_instances,&ep_callback_para);
					}
					return;
    2682:	46c0      	nop			; (mov r8, r8)
				}
			}
		}
	}
}
    2684:	46bd      	mov	sp, r7
    2686:	b004      	add	sp, #16
    2688:	bd80      	pop	{r7, pc}
    268a:	46c0      	nop			; (mov r8, r8)
    268c:	200000a8 	.word	0x200000a8
    2690:	200000b8 	.word	0x200000b8
    2694:	20000da4 	.word	0x20000da4

00002698 <USB_Handler>:

/**
 * \brief Interrupt handler for the USB module.
 */
void USB_Handler(void)
{
    2698:	b580      	push	{r7, lr}
    269a:	af00      	add	r7, sp, #0
	if (_usb_instances->hw->DEVICE.CTRLA.bit.MODE) {
    269c:	4b08      	ldr	r3, [pc, #32]	; (26c0 <USB_Handler+0x28>)
    269e:	681b      	ldr	r3, [r3, #0]
    26a0:	681b      	ldr	r3, [r3, #0]
    26a2:	781b      	ldrb	r3, [r3, #0]
    26a4:	061b      	lsls	r3, r3, #24
    26a6:	0fdb      	lsrs	r3, r3, #31
    26a8:	b2db      	uxtb	r3, r3
    26aa:	2b00      	cmp	r3, #0
    26ac:	d002      	beq.n	26b4 <USB_Handler+0x1c>
#if !SAMD11
		/*host mode ISR */
		_usb_host_interrupt_handler();
    26ae:	4b05      	ldr	r3, [pc, #20]	; (26c4 <USB_Handler+0x2c>)
    26b0:	4798      	blx	r3
#endif
	} else {
		/*device mode ISR */
		_usb_device_interrupt_handler();
	}
}
    26b2:	e001      	b.n	26b8 <USB_Handler+0x20>
		/*host mode ISR */
		_usb_host_interrupt_handler();
#endif
	} else {
		/*device mode ISR */
		_usb_device_interrupt_handler();
    26b4:	4b04      	ldr	r3, [pc, #16]	; (26c8 <USB_Handler+0x30>)
    26b6:	4798      	blx	r3
	}
}
    26b8:	46c0      	nop			; (mov r8, r8)
    26ba:	46bd      	mov	sp, r7
    26bc:	bd80      	pop	{r7, pc}
    26be:	46c0      	nop			; (mov r8, r8)
    26c0:	200000a8 	.word	0x200000a8
    26c4:	00001a9d 	.word	0x00001a9d
    26c8:	00002119 	.word	0x00002119

000026cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    26cc:	b580      	push	{r7, lr}
    26ce:	b086      	sub	sp, #24
    26d0:	af00      	add	r7, sp, #0
    26d2:	60f8      	str	r0, [r7, #12]
    26d4:	60b9      	str	r1, [r7, #8]
    26d6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    26d8:	2300      	movs	r3, #0
    26da:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    26dc:	68fb      	ldr	r3, [r7, #12]
    26de:	2b00      	cmp	r3, #0
    26e0:	d012      	beq.n	2708 <_read+0x3c>
		return -1;
    26e2:	2301      	movs	r3, #1
    26e4:	425b      	negs	r3, r3
    26e6:	e013      	b.n	2710 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    26e8:	4b0b      	ldr	r3, [pc, #44]	; (2718 <_read+0x4c>)
    26ea:	681a      	ldr	r2, [r3, #0]
    26ec:	4b0b      	ldr	r3, [pc, #44]	; (271c <_read+0x50>)
    26ee:	681b      	ldr	r3, [r3, #0]
    26f0:	68b9      	ldr	r1, [r7, #8]
    26f2:	0018      	movs	r0, r3
    26f4:	4790      	blx	r2
		ptr++;
    26f6:	68bb      	ldr	r3, [r7, #8]
    26f8:	3301      	adds	r3, #1
    26fa:	60bb      	str	r3, [r7, #8]
		nChars++;
    26fc:	697b      	ldr	r3, [r7, #20]
    26fe:	3301      	adds	r3, #1
    2700:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    2702:	687b      	ldr	r3, [r7, #4]
    2704:	3b01      	subs	r3, #1
    2706:	607b      	str	r3, [r7, #4]
    2708:	687b      	ldr	r3, [r7, #4]
    270a:	2b00      	cmp	r3, #0
    270c:	dcec      	bgt.n	26e8 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
    270e:	697b      	ldr	r3, [r7, #20]
}
    2710:	0018      	movs	r0, r3
    2712:	46bd      	mov	sp, r7
    2714:	b006      	add	sp, #24
    2716:	bd80      	pop	{r7, pc}
    2718:	20000ea4 	.word	0x20000ea4
    271c:	20000eac 	.word	0x20000eac

00002720 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2720:	b580      	push	{r7, lr}
    2722:	b086      	sub	sp, #24
    2724:	af00      	add	r7, sp, #0
    2726:	60f8      	str	r0, [r7, #12]
    2728:	60b9      	str	r1, [r7, #8]
    272a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    272c:	2300      	movs	r3, #0
    272e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    2730:	68fb      	ldr	r3, [r7, #12]
    2732:	2b01      	cmp	r3, #1
    2734:	d01d      	beq.n	2772 <_write+0x52>
    2736:	68fb      	ldr	r3, [r7, #12]
    2738:	2b02      	cmp	r3, #2
    273a:	d01a      	beq.n	2772 <_write+0x52>
    273c:	68fb      	ldr	r3, [r7, #12]
    273e:	2b03      	cmp	r3, #3
    2740:	d017      	beq.n	2772 <_write+0x52>
		return -1;
    2742:	2301      	movs	r3, #1
    2744:	425b      	negs	r3, r3
    2746:	e018      	b.n	277a <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2748:	4b0e      	ldr	r3, [pc, #56]	; (2784 <_write+0x64>)
    274a:	681a      	ldr	r2, [r3, #0]
    274c:	4b0e      	ldr	r3, [pc, #56]	; (2788 <_write+0x68>)
    274e:	6818      	ldr	r0, [r3, #0]
    2750:	68bb      	ldr	r3, [r7, #8]
    2752:	1c59      	adds	r1, r3, #1
    2754:	60b9      	str	r1, [r7, #8]
    2756:	781b      	ldrb	r3, [r3, #0]
    2758:	0019      	movs	r1, r3
    275a:	4790      	blx	r2
    275c:	1e03      	subs	r3, r0, #0
    275e:	da02      	bge.n	2766 <_write+0x46>
			return -1;
    2760:	2301      	movs	r3, #1
    2762:	425b      	negs	r3, r3
    2764:	e009      	b.n	277a <_write+0x5a>
		}
		++nChars;
    2766:	697b      	ldr	r3, [r7, #20]
    2768:	3301      	adds	r3, #1
    276a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    276c:	687b      	ldr	r3, [r7, #4]
    276e:	3b01      	subs	r3, #1
    2770:	607b      	str	r3, [r7, #4]
    2772:	687b      	ldr	r3, [r7, #4]
    2774:	2b00      	cmp	r3, #0
    2776:	d1e7      	bne.n	2748 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
    2778:	697b      	ldr	r3, [r7, #20]
}
    277a:	0018      	movs	r0, r3
    277c:	46bd      	mov	sp, r7
    277e:	b006      	add	sp, #24
    2780:	bd80      	pop	{r7, pc}
    2782:	46c0      	nop			; (mov r8, r8)
    2784:	20000ea8 	.word	0x20000ea8
    2788:	20000eac 	.word	0x20000eac

0000278c <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    278c:	b580      	push	{r7, lr}
    278e:	b084      	sub	sp, #16
    2790:	af00      	add	r7, sp, #0
    2792:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2794:	687b      	ldr	r3, [r7, #4]
    2796:	681b      	ldr	r3, [r3, #0]
    2798:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    279a:	68fb      	ldr	r3, [r7, #12]
    279c:	7e5b      	ldrb	r3, [r3, #25]
    279e:	b2db      	uxtb	r3, r3
    27a0:	b25b      	sxtb	r3, r3
    27a2:	2b00      	cmp	r3, #0
    27a4:	da01      	bge.n	27aa <adc_is_syncing+0x1e>
		return true;
    27a6:	2301      	movs	r3, #1
    27a8:	e000      	b.n	27ac <adc_is_syncing+0x20>
	}

	return false;
    27aa:	2300      	movs	r3, #0
}
    27ac:	0018      	movs	r0, r3
    27ae:	46bd      	mov	sp, r7
    27b0:	b004      	add	sp, #16
    27b2:	bd80      	pop	{r7, pc}

000027b4 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    27b4:	b580      	push	{r7, lr}
    27b6:	b086      	sub	sp, #24
    27b8:	af00      	add	r7, sp, #0
    27ba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    27bc:	687b      	ldr	r3, [r7, #4]
    27be:	681b      	ldr	r3, [r3, #0]
    27c0:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    27c2:	693b      	ldr	r3, [r7, #16]
    27c4:	7e1b      	ldrb	r3, [r3, #24]
    27c6:	b2db      	uxtb	r3, r3
    27c8:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    27ca:	2300      	movs	r3, #0
    27cc:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    27ce:	68fb      	ldr	r3, [r7, #12]
    27d0:	2201      	movs	r2, #1
    27d2:	4013      	ands	r3, r2
    27d4:	d003      	beq.n	27de <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    27d6:	697b      	ldr	r3, [r7, #20]
    27d8:	2201      	movs	r2, #1
    27da:	4313      	orrs	r3, r2
    27dc:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    27de:	68fb      	ldr	r3, [r7, #12]
    27e0:	2204      	movs	r2, #4
    27e2:	4013      	ands	r3, r2
    27e4:	d003      	beq.n	27ee <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    27e6:	697b      	ldr	r3, [r7, #20]
    27e8:	2202      	movs	r2, #2
    27ea:	4313      	orrs	r3, r2
    27ec:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    27ee:	68fb      	ldr	r3, [r7, #12]
    27f0:	2202      	movs	r2, #2
    27f2:	4013      	ands	r3, r2
    27f4:	d003      	beq.n	27fe <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    27f6:	697b      	ldr	r3, [r7, #20]
    27f8:	2204      	movs	r2, #4
    27fa:	4313      	orrs	r3, r2
    27fc:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    27fe:	697b      	ldr	r3, [r7, #20]
}
    2800:	0018      	movs	r0, r3
    2802:	46bd      	mov	sp, r7
    2804:	b006      	add	sp, #24
    2806:	bd80      	pop	{r7, pc}

00002808 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    2808:	b580      	push	{r7, lr}
    280a:	b084      	sub	sp, #16
    280c:	af00      	add	r7, sp, #0
    280e:	6078      	str	r0, [r7, #4]
    2810:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2812:	687b      	ldr	r3, [r7, #4]
    2814:	681b      	ldr	r3, [r3, #0]
    2816:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    2818:	2300      	movs	r3, #0
    281a:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    281c:	683b      	ldr	r3, [r7, #0]
    281e:	2201      	movs	r2, #1
    2820:	4013      	ands	r3, r2
    2822:	d003      	beq.n	282c <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    2824:	68fb      	ldr	r3, [r7, #12]
    2826:	2201      	movs	r2, #1
    2828:	4313      	orrs	r3, r2
    282a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    282c:	683b      	ldr	r3, [r7, #0]
    282e:	2202      	movs	r2, #2
    2830:	4013      	ands	r3, r2
    2832:	d003      	beq.n	283c <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    2834:	68fb      	ldr	r3, [r7, #12]
    2836:	2204      	movs	r2, #4
    2838:	4313      	orrs	r3, r2
    283a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    283c:	683b      	ldr	r3, [r7, #0]
    283e:	2204      	movs	r2, #4
    2840:	4013      	ands	r3, r2
    2842:	d003      	beq.n	284c <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    2844:	68fb      	ldr	r3, [r7, #12]
    2846:	2202      	movs	r2, #2
    2848:	4313      	orrs	r3, r2
    284a:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    284c:	68fb      	ldr	r3, [r7, #12]
    284e:	b2da      	uxtb	r2, r3
    2850:	68bb      	ldr	r3, [r7, #8]
    2852:	761a      	strb	r2, [r3, #24]
}
    2854:	46c0      	nop			; (mov r8, r8)
    2856:	46bd      	mov	sp, r7
    2858:	b004      	add	sp, #16
    285a:	bd80      	pop	{r7, pc}

0000285c <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    285c:	b580      	push	{r7, lr}
    285e:	b084      	sub	sp, #16
    2860:	af00      	add	r7, sp, #0
    2862:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2864:	687b      	ldr	r3, [r7, #4]
    2866:	681b      	ldr	r3, [r3, #0]
    2868:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    286a:	46c0      	nop			; (mov r8, r8)
    286c:	687b      	ldr	r3, [r7, #4]
    286e:	0018      	movs	r0, r3
    2870:	4b0e      	ldr	r3, [pc, #56]	; (28ac <adc_enable+0x50>)
    2872:	4798      	blx	r3
    2874:	1e03      	subs	r3, r0, #0
    2876:	d1f9      	bne.n	286c <adc_enable+0x10>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    2878:	68fb      	ldr	r3, [r7, #12]
    287a:	220f      	movs	r2, #15
    287c:	759a      	strb	r2, [r3, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    287e:	68fb      	ldr	r3, [r7, #12]
    2880:	220f      	movs	r2, #15
    2882:	761a      	strb	r2, [r3, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2884:	68fb      	ldr	r3, [r7, #12]
    2886:	781b      	ldrb	r3, [r3, #0]
    2888:	b2db      	uxtb	r3, r3
    288a:	2202      	movs	r2, #2
    288c:	4313      	orrs	r3, r2
    288e:	b2da      	uxtb	r2, r3
    2890:	68fb      	ldr	r3, [r7, #12]
    2892:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    2894:	46c0      	nop			; (mov r8, r8)
    2896:	687b      	ldr	r3, [r7, #4]
    2898:	0018      	movs	r0, r3
    289a:	4b04      	ldr	r3, [pc, #16]	; (28ac <adc_enable+0x50>)
    289c:	4798      	blx	r3
    289e:	1e03      	subs	r3, r0, #0
    28a0:	d1f9      	bne.n	2896 <adc_enable+0x3a>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    28a2:	2300      	movs	r3, #0
}
    28a4:	0018      	movs	r0, r3
    28a6:	46bd      	mov	sp, r7
    28a8:	b004      	add	sp, #16
    28aa:	bd80      	pop	{r7, pc}
    28ac:	0000278d 	.word	0x0000278d

000028b0 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    28b0:	b580      	push	{r7, lr}
    28b2:	b084      	sub	sp, #16
    28b4:	af00      	add	r7, sp, #0
    28b6:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    28b8:	687b      	ldr	r3, [r7, #4]
    28ba:	681b      	ldr	r3, [r3, #0]
    28bc:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    28be:	46c0      	nop			; (mov r8, r8)
    28c0:	687b      	ldr	r3, [r7, #4]
    28c2:	0018      	movs	r0, r3
    28c4:	4b0b      	ldr	r3, [pc, #44]	; (28f4 <adc_start_conversion+0x44>)
    28c6:	4798      	blx	r3
    28c8:	1e03      	subs	r3, r0, #0
    28ca:	d1f9      	bne.n	28c0 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    28cc:	68fb      	ldr	r3, [r7, #12]
    28ce:	7b1b      	ldrb	r3, [r3, #12]
    28d0:	b2db      	uxtb	r3, r3
    28d2:	2202      	movs	r2, #2
    28d4:	4313      	orrs	r3, r2
    28d6:	b2da      	uxtb	r2, r3
    28d8:	68fb      	ldr	r3, [r7, #12]
    28da:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    28dc:	46c0      	nop			; (mov r8, r8)
    28de:	687b      	ldr	r3, [r7, #4]
    28e0:	0018      	movs	r0, r3
    28e2:	4b04      	ldr	r3, [pc, #16]	; (28f4 <adc_start_conversion+0x44>)
    28e4:	4798      	blx	r3
    28e6:	1e03      	subs	r3, r0, #0
    28e8:	d1f9      	bne.n	28de <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    28ea:	46c0      	nop			; (mov r8, r8)
    28ec:	46bd      	mov	sp, r7
    28ee:	b004      	add	sp, #16
    28f0:	bd80      	pop	{r7, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	0000278d 	.word	0x0000278d

000028f8 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    28f8:	b580      	push	{r7, lr}
    28fa:	b084      	sub	sp, #16
    28fc:	af00      	add	r7, sp, #0
    28fe:	6078      	str	r0, [r7, #4]
    2900:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    2902:	687b      	ldr	r3, [r7, #4]
    2904:	0018      	movs	r0, r3
    2906:	4b18      	ldr	r3, [pc, #96]	; (2968 <adc_read+0x70>)
    2908:	4798      	blx	r3
    290a:	0002      	movs	r2, r0
    290c:	2301      	movs	r3, #1
    290e:	4013      	ands	r3, r2
    2910:	d101      	bne.n	2916 <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    2912:	2305      	movs	r3, #5
    2914:	e023      	b.n	295e <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    2916:	687b      	ldr	r3, [r7, #4]
    2918:	681b      	ldr	r3, [r3, #0]
    291a:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMHA1) || (SAMHA0) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    291c:	46c0      	nop			; (mov r8, r8)
    291e:	687b      	ldr	r3, [r7, #4]
    2920:	0018      	movs	r0, r3
    2922:	4b12      	ldr	r3, [pc, #72]	; (296c <adc_read+0x74>)
    2924:	4798      	blx	r3
    2926:	1e03      	subs	r3, r0, #0
    2928:	d1f9      	bne.n	291e <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    292a:	68fb      	ldr	r3, [r7, #12]
    292c:	8b5b      	ldrh	r3, [r3, #26]
    292e:	b29a      	uxth	r2, r3
    2930:	683b      	ldr	r3, [r7, #0]
    2932:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    2934:	687b      	ldr	r3, [r7, #4]
    2936:	2101      	movs	r1, #1
    2938:	0018      	movs	r0, r3
    293a:	4b0d      	ldr	r3, [pc, #52]	; (2970 <adc_read+0x78>)
    293c:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    293e:	687b      	ldr	r3, [r7, #4]
    2940:	0018      	movs	r0, r3
    2942:	4b09      	ldr	r3, [pc, #36]	; (2968 <adc_read+0x70>)
    2944:	4798      	blx	r3
    2946:	0002      	movs	r2, r0
    2948:	2304      	movs	r3, #4
    294a:	4013      	ands	r3, r2
    294c:	d006      	beq.n	295c <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	2104      	movs	r1, #4
    2952:	0018      	movs	r0, r3
    2954:	4b06      	ldr	r3, [pc, #24]	; (2970 <adc_read+0x78>)
    2956:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    2958:	231e      	movs	r3, #30
    295a:	e000      	b.n	295e <adc_read+0x66>
	}

	return STATUS_OK;
    295c:	2300      	movs	r3, #0
}
    295e:	0018      	movs	r0, r3
    2960:	46bd      	mov	sp, r7
    2962:	b004      	add	sp, #16
    2964:	bd80      	pop	{r7, pc}
    2966:	46c0      	nop			; (mov r8, r8)
    2968:	000027b5 	.word	0x000027b5
    296c:	0000278d 	.word	0x0000278d
    2970:	00002809 	.word	0x00002809

00002974 <configure_adc_averaging>:
struct adc_module adc_instance;


static uint8_t adc_read_buffer[2];
void configure_adc_averaging(void)
{
    2974:	b580      	push	{r7, lr}
    2976:	b08e      	sub	sp, #56	; 0x38
    2978:	af00      	add	r7, sp, #0
	
struct adc_config conf_adc;

adc_get_config_defaults(&conf_adc);
    297a:	1d3b      	adds	r3, r7, #4
    297c:	0018      	movs	r0, r3
    297e:	4b1f      	ldr	r3, [pc, #124]	; (29fc <configure_adc_averaging+0x88>)
    2980:	4798      	blx	r3

conf_adc.clock_source = GCLK_GENERATOR_1;
    2982:	1d3b      	adds	r3, r7, #4
    2984:	2201      	movs	r2, #1
    2986:	701a      	strb	r2, [r3, #0]
conf_adc.reference = ADC_REFERENCE_INTVCC1;
    2988:	1d3b      	adds	r3, r7, #4
    298a:	2202      	movs	r2, #2
    298c:	705a      	strb	r2, [r3, #1]
conf_adc.clock_prescaler = ADC_CTRLB_PRESCALER_DIV512;
    298e:	1d3b      	adds	r3, r7, #4
    2990:	22e0      	movs	r2, #224	; 0xe0
    2992:	00d2      	lsls	r2, r2, #3
    2994:	805a      	strh	r2, [r3, #2]
conf_adc.positive_input = ADC_POSITIVE_INPUT_PIN6;
    2996:	1d3b      	adds	r3, r7, #4
    2998:	2206      	movs	r2, #6
    299a:	731a      	strb	r2, [r3, #12]
conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    299c:	1d3b      	adds	r3, r7, #4
    299e:	22c0      	movs	r2, #192	; 0xc0
    29a0:	0152      	lsls	r2, r2, #5
    29a2:	81da      	strh	r2, [r3, #14]
conf_adc.resolution = ADC_RESOLUTION_8BIT;
    29a4:	1d3b      	adds	r3, r7, #4
    29a6:	2230      	movs	r2, #48	; 0x30
    29a8:	711a      	strb	r2, [r3, #4]
conf_adc.accumulate_samples = ADC_ACCUMULATE_SAMPLES_128;
    29aa:	1d3b      	adds	r3, r7, #4
    29ac:	2207      	movs	r2, #7
    29ae:	741a      	strb	r2, [r3, #16]
conf_adc.divide_result = ADC_DIVIDE_RESULT_DISABLE;
    29b0:	1d3b      	adds	r3, r7, #4
    29b2:	2200      	movs	r2, #0
    29b4:	745a      	strb	r2, [r3, #17]
adc_init(&adc_instance, ADC, &conf_adc);
    29b6:	1d3a      	adds	r2, r7, #4
    29b8:	4911      	ldr	r1, [pc, #68]	; (2a00 <configure_adc_averaging+0x8c>)
    29ba:	4b12      	ldr	r3, [pc, #72]	; (2a04 <configure_adc_averaging+0x90>)
    29bc:	0018      	movs	r0, r3
    29be:	4b12      	ldr	r3, [pc, #72]	; (2a08 <configure_adc_averaging+0x94>)
    29c0:	4798      	blx	r3
adc_enable(&adc_instance);    
    29c2:	4b10      	ldr	r3, [pc, #64]	; (2a04 <configure_adc_averaging+0x90>)
    29c4:	0018      	movs	r0, r3
    29c6:	4b11      	ldr	r3, [pc, #68]	; (2a0c <configure_adc_averaging+0x98>)
    29c8:	4798      	blx	r3


 
while(1){            // enable ADC		
if( adc_read(&adc_instance,adc_read_buffer)== STATUS_OK)
    29ca:	4a11      	ldr	r2, [pc, #68]	; (2a10 <configure_adc_averaging+0x9c>)
    29cc:	4b0d      	ldr	r3, [pc, #52]	; (2a04 <configure_adc_averaging+0x90>)
    29ce:	0011      	movs	r1, r2
    29d0:	0018      	movs	r0, r3
    29d2:	4b10      	ldr	r3, [pc, #64]	; (2a14 <configure_adc_averaging+0xa0>)
    29d4:	4798      	blx	r3
    29d6:	1e03      	subs	r3, r0, #0
    29d8:	d1f7      	bne.n	29ca <configure_adc_averaging+0x56>
{
	uint16_t sample = adc_read_buffer[0]+ (adc_read_buffer[1]<<8);
    29da:	4b0d      	ldr	r3, [pc, #52]	; (2a10 <configure_adc_averaging+0x9c>)
    29dc:	781b      	ldrb	r3, [r3, #0]
    29de:	b299      	uxth	r1, r3
    29e0:	4b0b      	ldr	r3, [pc, #44]	; (2a10 <configure_adc_averaging+0x9c>)
    29e2:	785b      	ldrb	r3, [r3, #1]
    29e4:	b29b      	uxth	r3, r3
    29e6:	021b      	lsls	r3, r3, #8
    29e8:	b29a      	uxth	r2, r3
    29ea:	2336      	movs	r3, #54	; 0x36
    29ec:	18fb      	adds	r3, r7, r3
    29ee:	188a      	adds	r2, r1, r2
    29f0:	801a      	strh	r2, [r3, #0]
	adc_start_conversion(&adc_instance);  
    29f2:	4b04      	ldr	r3, [pc, #16]	; (2a04 <configure_adc_averaging+0x90>)
    29f4:	0018      	movs	r0, r3
    29f6:	4b08      	ldr	r3, [pc, #32]	; (2a18 <configure_adc_averaging+0xa4>)
    29f8:	4798      	blx	r3
	
}


}
    29fa:	e7e6      	b.n	29ca <configure_adc_averaging+0x56>
    29fc:	00000219 	.word	0x00000219
    2a00:	42004000 	.word	0x42004000
    2a04:	20000eb0 	.word	0x20000eb0
    2a08:	00000869 	.word	0x00000869
    2a0c:	0000285d 	.word	0x0000285d
    2a10:	200000c4 	.word	0x200000c4
    2a14:	000028f9 	.word	0x000028f9
    2a18:	000028b1 	.word	0x000028b1

00002a1c <HTU21D_reset>:
 //*/

/**
 * Sends a 'reset' request to the HTU21DF, followed by a 15ms delay.
 */
void HTU21D_reset(void) {
    2a1c:	b580      	push	{r7, lr}
    2a1e:	af00      	add	r7, sp, #0
  i2c_write(HTU21DF_I2CADDR,HTU21DF_RESET,1);
    2a20:	2201      	movs	r2, #1
    2a22:	21fe      	movs	r1, #254	; 0xfe
    2a24:	2040      	movs	r0, #64	; 0x40
    2a26:	4b04      	ldr	r3, [pc, #16]	; (2a38 <HTU21D_reset+0x1c>)
    2a28:	4798      	blx	r3
  delay_ms(15);
    2a2a:	200f      	movs	r0, #15
    2a2c:	4b03      	ldr	r3, [pc, #12]	; (2a3c <HTU21D_reset+0x20>)
    2a2e:	4798      	blx	r3
}
    2a30:	46c0      	nop			; (mov r8, r8)
    2a32:	46bd      	mov	sp, r7
    2a34:	bd80      	pop	{r7, pc}
    2a36:	46c0      	nop			; (mov r8, r8)
    2a38:	00002da1 	.word	0x00002da1
    2a3c:	0000aa21 	.word	0x0000aa21

00002a40 <HTU21D_Init>:


void HTU21D_Init(void) {
    2a40:	b580      	push	{r7, lr}
    2a42:	af00      	add	r7, sp, #0
 
  HTU21D_reset();
    2a44:	4b02      	ldr	r3, [pc, #8]	; (2a50 <HTU21D_Init+0x10>)
    2a46:	4798      	blx	r3
 // i2c_write_reg(HTU21DF_I2CADDR,HTU21DF_READREG,1);
 // delay_ms(10);
 // return  (i2c_read_reg(HTU21DF_I2CADDR,HTU21DF_READREG,1) == 0x2);
  
   // after reset should be 0x2
}
    2a48:	46c0      	nop			; (mov r8, r8)
    2a4a:	46bd      	mov	sp, r7
    2a4c:	bd80      	pop	{r7, pc}
    2a4e:	46c0      	nop			; (mov r8, r8)
    2a50:	00002a1d 	.word	0x00002a1d

00002a54 <HTU21D_readTemperature>:
 * Performs a single temperature conversion in degrees Celsius.
 *
 * @return a single-precision (32-bit) float value indicating the measured
 *         temperature in degrees Celsius.
 */
float HTU21D_readTemperature(void) {
    2a54:	b590      	push	{r4, r7, lr}
    2a56:	b085      	sub	sp, #20
    2a58:	af00      	add	r7, sp, #0
  // OK lets ready!
  i2c_write(HTU21DF_I2CADDR,HTU21DF_READTEMP,1);
    2a5a:	2201      	movs	r2, #1
    2a5c:	21e3      	movs	r1, #227	; 0xe3
    2a5e:	2040      	movs	r0, #64	; 0x40
    2a60:	4b2a      	ldr	r3, [pc, #168]	; (2b0c <HTU21D_readTemperature+0xb8>)
    2a62:	4798      	blx	r3
  delay_ms(50); // add delay between request and actual read!
    2a64:	2032      	movs	r0, #50	; 0x32
    2a66:	4b2a      	ldr	r3, [pc, #168]	; (2b10 <HTU21D_readTemperature+0xbc>)
    2a68:	4798      	blx	r3

  uint8_t count = i2c_read(HTU21DF_I2CADDR,i2c_read_buffer,3);
    2a6a:	230f      	movs	r3, #15
    2a6c:	18fc      	adds	r4, r7, r3
    2a6e:	4b29      	ldr	r3, [pc, #164]	; (2b14 <HTU21D_readTemperature+0xc0>)
    2a70:	2203      	movs	r2, #3
    2a72:	0019      	movs	r1, r3
    2a74:	2040      	movs	r0, #64	; 0x40
    2a76:	4b28      	ldr	r3, [pc, #160]	; (2b18 <HTU21D_readTemperature+0xc4>)
    2a78:	4798      	blx	r3
    2a7a:	0003      	movs	r3, r0
    2a7c:	7023      	strb	r3, [r4, #0]

  /* Make sure we got 3 bytes back. */
  if (count == 0) {
    2a7e:	230f      	movs	r3, #15
    2a80:	18fb      	adds	r3, r7, r3
    2a82:	781b      	ldrb	r3, [r3, #0]
    2a84:	2b00      	cmp	r3, #0
    2a86:	d101      	bne.n	2a8c <HTU21D_readTemperature+0x38>
    return 0.0f;
    2a88:	2300      	movs	r3, #0
    2a8a:	e03b      	b.n	2b04 <HTU21D_readTemperature+0xb0>
  }

  ///* Read 16 bits of data, dropping the last two status bits. */
  uint16_t t = i2c_read_buffer[0];
    2a8c:	4b21      	ldr	r3, [pc, #132]	; (2b14 <HTU21D_readTemperature+0xc0>)
    2a8e:	781a      	ldrb	r2, [r3, #0]
    2a90:	230c      	movs	r3, #12
    2a92:	18fb      	adds	r3, r7, r3
    2a94:	801a      	strh	r2, [r3, #0]
  t <<= 8;
    2a96:	230c      	movs	r3, #12
    2a98:	18fb      	adds	r3, r7, r3
    2a9a:	220c      	movs	r2, #12
    2a9c:	18ba      	adds	r2, r7, r2
    2a9e:	8812      	ldrh	r2, [r2, #0]
    2aa0:	0212      	lsls	r2, r2, #8
    2aa2:	801a      	strh	r2, [r3, #0]
  t |= i2c_read_buffer[1] & 0b11111100;
    2aa4:	4b1b      	ldr	r3, [pc, #108]	; (2b14 <HTU21D_readTemperature+0xc0>)
    2aa6:	785b      	ldrb	r3, [r3, #1]
    2aa8:	b21b      	sxth	r3, r3
    2aaa:	22fc      	movs	r2, #252	; 0xfc
    2aac:	4013      	ands	r3, r2
    2aae:	b21a      	sxth	r2, r3
    2ab0:	230c      	movs	r3, #12
    2ab2:	18fb      	adds	r3, r7, r3
    2ab4:	2100      	movs	r1, #0
    2ab6:	5e5b      	ldrsh	r3, [r3, r1]
    2ab8:	4313      	orrs	r3, r2
    2aba:	b21a      	sxth	r2, r3
    2abc:	230c      	movs	r3, #12
    2abe:	18fb      	adds	r3, r7, r3
    2ac0:	801a      	strh	r2, [r3, #0]
//
  uint8_t crc = i2c_read_buffer[2];
    2ac2:	230b      	movs	r3, #11
    2ac4:	18fb      	adds	r3, r7, r3
    2ac6:	4a13      	ldr	r2, [pc, #76]	; (2b14 <HTU21D_readTemperature+0xc0>)
    2ac8:	7892      	ldrb	r2, [r2, #2]
    2aca:	701a      	strb	r2, [r3, #0]
  //(void)crc;
  //int t=0;
  float temp = t;
    2acc:	230c      	movs	r3, #12
    2ace:	18fb      	adds	r3, r7, r3
    2ad0:	881a      	ldrh	r2, [r3, #0]
    2ad2:	4b12      	ldr	r3, [pc, #72]	; (2b1c <HTU21D_readTemperature+0xc8>)
    2ad4:	0010      	movs	r0, r2
    2ad6:	4798      	blx	r3
    2ad8:	1c03      	adds	r3, r0, #0
    2ada:	607b      	str	r3, [r7, #4]
  temp *= 175.72f;
    2adc:	4b10      	ldr	r3, [pc, #64]	; (2b20 <HTU21D_readTemperature+0xcc>)
    2ade:	4911      	ldr	r1, [pc, #68]	; (2b24 <HTU21D_readTemperature+0xd0>)
    2ae0:	6878      	ldr	r0, [r7, #4]
    2ae2:	4798      	blx	r3
    2ae4:	1c03      	adds	r3, r0, #0
    2ae6:	607b      	str	r3, [r7, #4]
  temp /= 65536.0f;
    2ae8:	4b0f      	ldr	r3, [pc, #60]	; (2b28 <HTU21D_readTemperature+0xd4>)
    2aea:	218f      	movs	r1, #143	; 0x8f
    2aec:	05c9      	lsls	r1, r1, #23
    2aee:	6878      	ldr	r0, [r7, #4]
    2af0:	4798      	blx	r3
    2af2:	1c03      	adds	r3, r0, #0
    2af4:	607b      	str	r3, [r7, #4]
  temp -= 46.85f;
    2af6:	4b0d      	ldr	r3, [pc, #52]	; (2b2c <HTU21D_readTemperature+0xd8>)
    2af8:	490d      	ldr	r1, [pc, #52]	; (2b30 <HTU21D_readTemperature+0xdc>)
    2afa:	6878      	ldr	r0, [r7, #4]
    2afc:	4798      	blx	r3
    2afe:	1c03      	adds	r3, r0, #0
    2b00:	607b      	str	r3, [r7, #4]

  /* Track the value internally in case we need to access it later. */
  //_last_temp = temp;

  return temp;
    2b02:	687b      	ldr	r3, [r7, #4]
}
    2b04:	1c18      	adds	r0, r3, #0
    2b06:	46bd      	mov	sp, r7
    2b08:	b005      	add	sp, #20
    2b0a:	bd90      	pop	{r4, r7, pc}
    2b0c:	00002da1 	.word	0x00002da1
    2b10:	0000aa21 	.word	0x0000aa21
    2b14:	200000c8 	.word	0x200000c8
    2b18:	00002e31 	.word	0x00002e31
    2b1c:	0000cacd 	.word	0x0000cacd
    2b20:	0000c555 	.word	0x0000c555
    2b24:	432fb852 	.word	0x432fb852
    2b28:	0000c1c1 	.word	0x0000c1c1
    2b2c:	0000c77d 	.word	0x0000c77d
    2b30:	423b6666 	.word	0x423b6666

00002b34 <HTU21D_readHumidity>:
 //* Performs a single relative humidity conversion.
 //*
 //* @return A single-precision (32-bit) float value indicating the relative
 //*         humidity in percent (0..100.0%).
 //*/
float HTU21D_readHumidity(void) {
    2b34:	b590      	push	{r4, r7, lr}
    2b36:	b085      	sub	sp, #20
    2b38:	af00      	add	r7, sp, #0
  ///* Prepare the I2C request. */
  i2c_write(HTU21DF_I2CADDR,HTU21DF_READHUM,1);
    2b3a:	2201      	movs	r2, #1
    2b3c:	21e5      	movs	r1, #229	; 0xe5
    2b3e:	2040      	movs	r0, #64	; 0x40
    2b40:	4b2a      	ldr	r3, [pc, #168]	; (2bec <HTU21D_readHumidity+0xb8>)
    2b42:	4798      	blx	r3
  ///* Wait a bit for the conversion to complete. */
  delay_ms(50);
    2b44:	2032      	movs	r0, #50	; 0x32
    2b46:	4b2a      	ldr	r3, [pc, #168]	; (2bf0 <HTU21D_readHumidity+0xbc>)
    2b48:	4798      	blx	r3

  ///* Read the conversion results. */
  uint8_t count = i2c_read(HTU21DF_I2CADDR,i2c_read_buffer,3);
    2b4a:	230f      	movs	r3, #15
    2b4c:	18fc      	adds	r4, r7, r3
    2b4e:	4b29      	ldr	r3, [pc, #164]	; (2bf4 <HTU21D_readHumidity+0xc0>)
    2b50:	2203      	movs	r2, #3
    2b52:	0019      	movs	r1, r3
    2b54:	2040      	movs	r0, #64	; 0x40
    2b56:	4b28      	ldr	r3, [pc, #160]	; (2bf8 <HTU21D_readHumidity+0xc4>)
    2b58:	4798      	blx	r3
    2b5a:	0003      	movs	r3, r0
    2b5c:	7023      	strb	r3, [r4, #0]

  ///* Make sure we got 3 bytes back. */
  if (count == 0) {
    2b5e:	230f      	movs	r3, #15
    2b60:	18fb      	adds	r3, r7, r3
    2b62:	781b      	ldrb	r3, [r3, #0]
    2b64:	2b00      	cmp	r3, #0
    2b66:	d101      	bne.n	2b6c <HTU21D_readHumidity+0x38>
    return 0.0f;
    2b68:	2300      	movs	r3, #0
    2b6a:	e03b      	b.n	2be4 <HTU21D_readHumidity+0xb0>
  }
//
  ///* Read 16 bits of data, dropping the last two status bits. */
  ///* Read 16 bits of data, dropping the last two status bits. */
  uint16_t h = i2c_read_buffer[0];
    2b6c:	4b21      	ldr	r3, [pc, #132]	; (2bf4 <HTU21D_readHumidity+0xc0>)
    2b6e:	781a      	ldrb	r2, [r3, #0]
    2b70:	230c      	movs	r3, #12
    2b72:	18fb      	adds	r3, r7, r3
    2b74:	801a      	strh	r2, [r3, #0]
  h <<= 8;
    2b76:	230c      	movs	r3, #12
    2b78:	18fb      	adds	r3, r7, r3
    2b7a:	220c      	movs	r2, #12
    2b7c:	18ba      	adds	r2, r7, r2
    2b7e:	8812      	ldrh	r2, [r2, #0]
    2b80:	0212      	lsls	r2, r2, #8
    2b82:	801a      	strh	r2, [r3, #0]
  h |= i2c_read_buffer[1] & 0b11111100;
    2b84:	4b1b      	ldr	r3, [pc, #108]	; (2bf4 <HTU21D_readHumidity+0xc0>)
    2b86:	785b      	ldrb	r3, [r3, #1]
    2b88:	b21b      	sxth	r3, r3
    2b8a:	22fc      	movs	r2, #252	; 0xfc
    2b8c:	4013      	ands	r3, r2
    2b8e:	b21a      	sxth	r2, r3
    2b90:	230c      	movs	r3, #12
    2b92:	18fb      	adds	r3, r7, r3
    2b94:	2100      	movs	r1, #0
    2b96:	5e5b      	ldrsh	r3, [r3, r1]
    2b98:	4313      	orrs	r3, r2
    2b9a:	b21a      	sxth	r2, r3
    2b9c:	230c      	movs	r3, #12
    2b9e:	18fb      	adds	r3, r7, r3
    2ba0:	801a      	strh	r2, [r3, #0]
//
  uint8_t crc =i2c_read_buffer[2];
    2ba2:	230b      	movs	r3, #11
    2ba4:	18fb      	adds	r3, r7, r3
    2ba6:	4a13      	ldr	r2, [pc, #76]	; (2bf4 <HTU21D_readHumidity+0xc0>)
    2ba8:	7892      	ldrb	r2, [r2, #2]
    2baa:	701a      	strb	r2, [r3, #0]
  //(void)crc;
//
  float hum = h;
    2bac:	230c      	movs	r3, #12
    2bae:	18fb      	adds	r3, r7, r3
    2bb0:	881a      	ldrh	r2, [r3, #0]
    2bb2:	4b12      	ldr	r3, [pc, #72]	; (2bfc <HTU21D_readHumidity+0xc8>)
    2bb4:	0010      	movs	r0, r2
    2bb6:	4798      	blx	r3
    2bb8:	1c03      	adds	r3, r0, #0
    2bba:	607b      	str	r3, [r7, #4]
  hum *= 125.0f;
    2bbc:	4b10      	ldr	r3, [pc, #64]	; (2c00 <HTU21D_readHumidity+0xcc>)
    2bbe:	4911      	ldr	r1, [pc, #68]	; (2c04 <HTU21D_readHumidity+0xd0>)
    2bc0:	6878      	ldr	r0, [r7, #4]
    2bc2:	4798      	blx	r3
    2bc4:	1c03      	adds	r3, r0, #0
    2bc6:	607b      	str	r3, [r7, #4]
  hum /= 65536.0f;
    2bc8:	4b0f      	ldr	r3, [pc, #60]	; (2c08 <HTU21D_readHumidity+0xd4>)
    2bca:	218f      	movs	r1, #143	; 0x8f
    2bcc:	05c9      	lsls	r1, r1, #23
    2bce:	6878      	ldr	r0, [r7, #4]
    2bd0:	4798      	blx	r3
    2bd2:	1c03      	adds	r3, r0, #0
    2bd4:	607b      	str	r3, [r7, #4]
  hum -= 6.0f;
    2bd6:	4b0d      	ldr	r3, [pc, #52]	; (2c0c <HTU21D_readHumidity+0xd8>)
    2bd8:	490d      	ldr	r1, [pc, #52]	; (2c10 <HTU21D_readHumidity+0xdc>)
    2bda:	6878      	ldr	r0, [r7, #4]
    2bdc:	4798      	blx	r3
    2bde:	1c03      	adds	r3, r0, #0
    2be0:	607b      	str	r3, [r7, #4]
//
  ///* Track the value internally in case we need to access it later. */
  //_last_humidity = hum;
//
 return hum;
    2be2:	687b      	ldr	r3, [r7, #4]
}
    2be4:	1c18      	adds	r0, r3, #0
    2be6:	46bd      	mov	sp, r7
    2be8:	b005      	add	sp, #20
    2bea:	bd90      	pop	{r4, r7, pc}
    2bec:	00002da1 	.word	0x00002da1
    2bf0:	0000aa21 	.word	0x0000aa21
    2bf4:	200000c8 	.word	0x200000c8
    2bf8:	00002e31 	.word	0x00002e31
    2bfc:	0000cacd 	.word	0x0000cacd
    2c00:	0000c555 	.word	0x0000c555
    2c04:	42fa0000 	.word	0x42fa0000
    2c08:	0000c1c1 	.word	0x0000c1c1
    2c0c:	0000c77d 	.word	0x0000c77d
    2c10:	40c00000 	.word	0x40c00000

00002c14 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    2c14:	b580      	push	{r7, lr}
    2c16:	b084      	sub	sp, #16
    2c18:	af00      	add	r7, sp, #0
    2c1a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    2c1c:	687b      	ldr	r3, [r7, #4]
    2c1e:	681b      	ldr	r3, [r3, #0]
    2c20:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2c22:	68fb      	ldr	r3, [r7, #12]
    2c24:	69db      	ldr	r3, [r3, #28]
    2c26:	2207      	movs	r2, #7
    2c28:	4013      	ands	r3, r2
    2c2a:	1e5a      	subs	r2, r3, #1
    2c2c:	4193      	sbcs	r3, r2
    2c2e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    2c30:	0018      	movs	r0, r3
    2c32:	46bd      	mov	sp, r7
    2c34:	b004      	add	sp, #16
    2c36:	bd80      	pop	{r7, pc}

00002c38 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    2c38:	b580      	push	{r7, lr}
    2c3a:	b082      	sub	sp, #8
    2c3c:	af00      	add	r7, sp, #0
    2c3e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    2c40:	46c0      	nop			; (mov r8, r8)
    2c42:	687b      	ldr	r3, [r7, #4]
    2c44:	0018      	movs	r0, r3
    2c46:	4b04      	ldr	r3, [pc, #16]	; (2c58 <_i2c_master_wait_for_sync+0x20>)
    2c48:	4798      	blx	r3
    2c4a:	1e03      	subs	r3, r0, #0
    2c4c:	d1f9      	bne.n	2c42 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    2c4e:	46c0      	nop			; (mov r8, r8)
    2c50:	46bd      	mov	sp, r7
    2c52:	b002      	add	sp, #8
    2c54:	bd80      	pop	{r7, pc}
    2c56:	46c0      	nop			; (mov r8, r8)
    2c58:	00002c15 	.word	0x00002c15

00002c5c <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    2c5c:	b580      	push	{r7, lr}
    2c5e:	b082      	sub	sp, #8
    2c60:	af00      	add	r7, sp, #0
    2c62:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    2c64:	687b      	ldr	r3, [r7, #4]
    2c66:	2264      	movs	r2, #100	; 0x64
    2c68:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    2c6a:	687b      	ldr	r3, [r7, #4]
    2c6c:	4a1b      	ldr	r2, [pc, #108]	; (2cdc <i2c_master_get_config_defaults+0x80>)
    2c6e:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    2c70:	687b      	ldr	r3, [r7, #4]
    2c72:	2200      	movs	r2, #0
    2c74:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    2c76:	687b      	ldr	r3, [r7, #4]
    2c78:	2200      	movs	r2, #0
    2c7a:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    2c7c:	687b      	ldr	r3, [r7, #4]
    2c7e:	2200      	movs	r2, #0
    2c80:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    2c82:	687b      	ldr	r3, [r7, #4]
    2c84:	2280      	movs	r2, #128	; 0x80
    2c86:	0392      	lsls	r2, r2, #14
    2c88:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    2c8a:	687b      	ldr	r3, [r7, #4]
    2c8c:	2201      	movs	r2, #1
    2c8e:	4252      	negs	r2, r2
    2c90:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    2c92:	687b      	ldr	r3, [r7, #4]
    2c94:	2201      	movs	r2, #1
    2c96:	4252      	negs	r2, r2
    2c98:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    2c9a:	687b      	ldr	r3, [r7, #4]
    2c9c:	2200      	movs	r2, #0
    2c9e:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    2ca0:	687b      	ldr	r3, [r7, #4]
    2ca2:	2200      	movs	r2, #0
    2ca4:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    2ca6:	687b      	ldr	r3, [r7, #4]
    2ca8:	2224      	movs	r2, #36	; 0x24
    2caa:	2100      	movs	r1, #0
    2cac:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    2cae:	687b      	ldr	r3, [r7, #4]
    2cb0:	2200      	movs	r2, #0
    2cb2:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    2cb4:	687b      	ldr	r3, [r7, #4]
    2cb6:	222c      	movs	r2, #44	; 0x2c
    2cb8:	2100      	movs	r1, #0
    2cba:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    2cbc:	687b      	ldr	r3, [r7, #4]
    2cbe:	222d      	movs	r2, #45	; 0x2d
    2cc0:	2100      	movs	r1, #0
    2cc2:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    2cc4:	687b      	ldr	r3, [r7, #4]
    2cc6:	222e      	movs	r2, #46	; 0x2e
    2cc8:	2100      	movs	r1, #0
    2cca:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    2ccc:	687b      	ldr	r3, [r7, #4]
    2cce:	22d7      	movs	r2, #215	; 0xd7
    2cd0:	861a      	strh	r2, [r3, #48]	; 0x30
}
    2cd2:	46c0      	nop			; (mov r8, r8)
    2cd4:	46bd      	mov	sp, r7
    2cd6:	b002      	add	sp, #8
    2cd8:	bd80      	pop	{r7, pc}
    2cda:	46c0      	nop			; (mov r8, r8)
    2cdc:	00000d48 	.word	0x00000d48

00002ce0 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    2ce0:	b580      	push	{r7, lr}
    2ce2:	b084      	sub	sp, #16
    2ce4:	af00      	add	r7, sp, #0
    2ce6:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2ce8:	687b      	ldr	r3, [r7, #4]
    2cea:	681b      	ldr	r3, [r3, #0]
    2cec:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    2cee:	2300      	movs	r3, #0
    2cf0:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	0018      	movs	r0, r3
    2cf6:	4b10      	ldr	r3, [pc, #64]	; (2d38 <i2c_master_enable+0x58>)
    2cf8:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2cfa:	68bb      	ldr	r3, [r7, #8]
    2cfc:	681b      	ldr	r3, [r3, #0]
    2cfe:	2202      	movs	r2, #2
    2d00:	431a      	orrs	r2, r3
    2d02:	68bb      	ldr	r3, [r7, #8]
    2d04:	601a      	str	r2, [r3, #0]
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2d06:	e00c      	b.n	2d22 <i2c_master_enable+0x42>
		timeout_counter++;
    2d08:	68fb      	ldr	r3, [r7, #12]
    2d0a:	3301      	adds	r3, #1
    2d0c:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2d0e:	687b      	ldr	r3, [r7, #4]
    2d10:	88db      	ldrh	r3, [r3, #6]
    2d12:	1e1a      	subs	r2, r3, #0
    2d14:	68fb      	ldr	r3, [r7, #12]
    2d16:	429a      	cmp	r2, r3
    2d18:	d803      	bhi.n	2d22 <i2c_master_enable+0x42>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    2d1a:	68bb      	ldr	r3, [r7, #8]
    2d1c:	2210      	movs	r2, #16
    2d1e:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    2d20:	e006      	b.n	2d30 <i2c_master_enable+0x50>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2d22:	68bb      	ldr	r3, [r7, #8]
    2d24:	8b5b      	ldrh	r3, [r3, #26]
    2d26:	b29b      	uxth	r3, r3
    2d28:	001a      	movs	r2, r3
    2d2a:	2310      	movs	r3, #16
    2d2c:	4013      	ands	r3, r2
    2d2e:	d0eb      	beq.n	2d08 <i2c_master_enable+0x28>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
			/* Workaround #1 */
			return;
		}
	}
}
    2d30:	46bd      	mov	sp, r7
    2d32:	b004      	add	sp, #16
    2d34:	bd80      	pop	{r7, pc}
    2d36:	46c0      	nop			; (mov r8, r8)
    2d38:	00002c39 	.word	0x00002c39

00002d3c <i2c_init>:
.data = write_buffer,
.ten_bit_address = false,
.high_speed = false,
.hs_master_code = 0x0,
};
void i2c_init(void){
    2d3c:	b580      	push	{r7, lr}
    2d3e:	af00      	add	r7, sp, #0
	//port_pin_set_config(PIN_PA08,&pin_conf);
	//pin_conf.direction = PORT_PIN_DIR_OUTPUT;
	//port_pin_set_config(PIN_PA09,&pin_conf);
	//port_pin_set_output_level(PIN_PA08, true);
	//port_pin_set_output_level(PIN_PA08, false);
	i2c_master_get_config_defaults(&config_i2c_master);
    2d40:	4b0e      	ldr	r3, [pc, #56]	; (2d7c <i2c_init+0x40>)
    2d42:	0018      	movs	r0, r3
    2d44:	4b0e      	ldr	r3, [pc, #56]	; (2d80 <i2c_init+0x44>)
    2d46:	4798      	blx	r3
	config_i2c_master.buffer_timeout =10000;
    2d48:	4b0c      	ldr	r3, [pc, #48]	; (2d7c <i2c_init+0x40>)
    2d4a:	4a0e      	ldr	r2, [pc, #56]	; (2d84 <i2c_init+0x48>)
    2d4c:	82da      	strh	r2, [r3, #22]
	config_i2c_master.generator_source = GCLK_GENERATOR_1;
    2d4e:	4b0b      	ldr	r3, [pc, #44]	; (2d7c <i2c_init+0x40>)
    2d50:	2201      	movs	r2, #1
    2d52:	731a      	strb	r2, [r3, #12]
	config_i2c_master.pinmux_pad0=PINMUX_PA08C_SERCOM0_PAD0;
    2d54:	4b09      	ldr	r3, [pc, #36]	; (2d7c <i2c_init+0x40>)
    2d56:	4a0c      	ldr	r2, [pc, #48]	; (2d88 <i2c_init+0x4c>)
    2d58:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1=PINMUX_PA09C_SERCOM0_PAD1;
    2d5a:	4b08      	ldr	r3, [pc, #32]	; (2d7c <i2c_init+0x40>)
    2d5c:	4a0b      	ldr	r2, [pc, #44]	; (2d8c <i2c_init+0x50>)
    2d5e:	621a      	str	r2, [r3, #32]
	/* Initialize and enable device with config. */
	i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE,&config_i2c_master);
    2d60:	4a06      	ldr	r2, [pc, #24]	; (2d7c <i2c_init+0x40>)
    2d62:	490b      	ldr	r1, [pc, #44]	; (2d90 <i2c_init+0x54>)
    2d64:	4b0b      	ldr	r3, [pc, #44]	; (2d94 <i2c_init+0x58>)
    2d66:	0018      	movs	r0, r3
    2d68:	4b0b      	ldr	r3, [pc, #44]	; (2d98 <i2c_init+0x5c>)
    2d6a:	4798      	blx	r3
	i2c_master_enable(&i2c_master_instance);
    2d6c:	4b09      	ldr	r3, [pc, #36]	; (2d94 <i2c_init+0x58>)
    2d6e:	0018      	movs	r0, r3
    2d70:	4b0a      	ldr	r3, [pc, #40]	; (2d9c <i2c_init+0x60>)
    2d72:	4798      	blx	r3

}
    2d74:	46c0      	nop			; (mov r8, r8)
    2d76:	46bd      	mov	sp, r7
    2d78:	bd80      	pop	{r7, pc}
    2d7a:	46c0      	nop			; (mov r8, r8)
    2d7c:	20000ec4 	.word	0x20000ec4
    2d80:	00002c5d 	.word	0x00002c5d
    2d84:	00002710 	.word	0x00002710
    2d88:	00080002 	.word	0x00080002
    2d8c:	00090002 	.word	0x00090002
    2d90:	42000800 	.word	0x42000800
    2d94:	20000eb8 	.word	0x20000eb8
    2d98:	0000146d 	.word	0x0000146d
    2d9c:	00002ce1 	.word	0x00002ce1

00002da0 <i2c_write>:
void i2c_write(uint8_t Addr,uint8_t Reg,uint8_t length)
{
    2da0:	b590      	push	{r4, r7, lr}
    2da2:	b085      	sub	sp, #20
    2da4:	af00      	add	r7, sp, #0
    2da6:	0004      	movs	r4, r0
    2da8:	0008      	movs	r0, r1
    2daa:	0011      	movs	r1, r2
    2dac:	1dfb      	adds	r3, r7, #7
    2dae:	1c22      	adds	r2, r4, #0
    2db0:	701a      	strb	r2, [r3, #0]
    2db2:	1dbb      	adds	r3, r7, #6
    2db4:	1c02      	adds	r2, r0, #0
    2db6:	701a      	strb	r2, [r3, #0]
    2db8:	1d7b      	adds	r3, r7, #5
    2dba:	1c0a      	adds	r2, r1, #0
    2dbc:	701a      	strb	r2, [r3, #0]
	uint16_t timeout = 0;	
    2dbe:	230e      	movs	r3, #14
    2dc0:	18fb      	adds	r3, r7, r3
    2dc2:	2200      	movs	r2, #0
    2dc4:	801a      	strh	r2, [r3, #0]
	
	/* Write buffer to slave until success. */
	packet.data[0] = Reg;
    2dc6:	4b15      	ldr	r3, [pc, #84]	; (2e1c <i2c_write+0x7c>)
    2dc8:	685b      	ldr	r3, [r3, #4]
    2dca:	1dba      	adds	r2, r7, #6
    2dcc:	7812      	ldrb	r2, [r2, #0]
    2dce:	701a      	strb	r2, [r3, #0]
	packet.data_length=1;
    2dd0:	4b12      	ldr	r3, [pc, #72]	; (2e1c <i2c_write+0x7c>)
    2dd2:	2201      	movs	r2, #1
    2dd4:	805a      	strh	r2, [r3, #2]
	packet.address = Addr;
    2dd6:	1dfb      	adds	r3, r7, #7
    2dd8:	781b      	ldrb	r3, [r3, #0]
    2dda:	b29a      	uxth	r2, r3
    2ddc:	4b0f      	ldr	r3, [pc, #60]	; (2e1c <i2c_write+0x7c>)
    2dde:	801a      	strh	r2, [r3, #0]
	
while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    2de0:	e00f      	b.n	2e02 <i2c_write+0x62>
STATUS_OK) {
/* Increment timeout counter and check if timed out. */
if (timeout++ == TIMEOUT) {
    2de2:	230e      	movs	r3, #14
    2de4:	18fb      	adds	r3, r7, r3
    2de6:	881b      	ldrh	r3, [r3, #0]
    2de8:	220e      	movs	r2, #14
    2dea:	18ba      	adds	r2, r7, r2
    2dec:	1c59      	adds	r1, r3, #1
    2dee:	8011      	strh	r1, [r2, #0]
    2df0:	22fa      	movs	r2, #250	; 0xfa
    2df2:	0092      	lsls	r2, r2, #2
    2df4:	4293      	cmp	r3, r2
    2df6:	d104      	bne.n	2e02 <i2c_write+0x62>
printf("i2c failed");
    2df8:	4b09      	ldr	r3, [pc, #36]	; (2e20 <i2c_write+0x80>)
    2dfa:	0018      	movs	r0, r3
    2dfc:	4b09      	ldr	r3, [pc, #36]	; (2e24 <i2c_write+0x84>)
    2dfe:	4798      	blx	r3
break;
    2e00:	e007      	b.n	2e12 <i2c_write+0x72>
	/* Write buffer to slave until success. */
	packet.data[0] = Reg;
	packet.data_length=1;
	packet.address = Addr;
	
while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    2e02:	4a06      	ldr	r2, [pc, #24]	; (2e1c <i2c_write+0x7c>)
    2e04:	4b08      	ldr	r3, [pc, #32]	; (2e28 <i2c_write+0x88>)
    2e06:	0011      	movs	r1, r2
    2e08:	0018      	movs	r0, r3
    2e0a:	4b08      	ldr	r3, [pc, #32]	; (2e2c <i2c_write+0x8c>)
    2e0c:	4798      	blx	r3
    2e0e:	1e03      	subs	r3, r0, #0
    2e10:	d1e7      	bne.n	2de2 <i2c_write+0x42>
printf("i2c failed");
break;
}
}
	
}
    2e12:	46c0      	nop			; (mov r8, r8)
    2e14:	46bd      	mov	sp, r7
    2e16:	b005      	add	sp, #20
    2e18:	bd90      	pop	{r4, r7, pc}
    2e1a:	46c0      	nop			; (mov r8, r8)
    2e1c:	20000008 	.word	0x20000008
    2e20:	0000f510 	.word	0x0000f510
    2e24:	0000e4b5 	.word	0x0000e4b5
    2e28:	20000eb8 	.word	0x20000eb8
    2e2c:	00001a6d 	.word	0x00001a6d

00002e30 <i2c_read>:

uint8_t i2c_read(uint8_t Addr,uint8_t *read_buffer,uint8_t length)
{
    2e30:	b580      	push	{r7, lr}
    2e32:	b084      	sub	sp, #16
    2e34:	af00      	add	r7, sp, #0
    2e36:	6039      	str	r1, [r7, #0]
    2e38:	0011      	movs	r1, r2
    2e3a:	1dfb      	adds	r3, r7, #7
    2e3c:	1c02      	adds	r2, r0, #0
    2e3e:	701a      	strb	r2, [r3, #0]
    2e40:	1dbb      	adds	r3, r7, #6
    2e42:	1c0a      	adds	r2, r1, #0
    2e44:	701a      	strb	r2, [r3, #0]
uint16_t timeout = 0;	
    2e46:	230e      	movs	r3, #14
    2e48:	18fb      	adds	r3, r7, r3
    2e4a:	2200      	movs	r2, #0
    2e4c:	801a      	strh	r2, [r3, #0]
uint8_t Status = 1;	
    2e4e:	230d      	movs	r3, #13
    2e50:	18fb      	adds	r3, r7, r3
    2e52:	2201      	movs	r2, #1
    2e54:	701a      	strb	r2, [r3, #0]
	/* Read buffer to slave until success. */

	packet.data_length=length; //Read Length
    2e56:	1dbb      	adds	r3, r7, #6
    2e58:	781b      	ldrb	r3, [r3, #0]
    2e5a:	b29a      	uxth	r2, r3
    2e5c:	4b18      	ldr	r3, [pc, #96]	; (2ec0 <i2c_read+0x90>)
    2e5e:	805a      	strh	r2, [r3, #2]
	packet.address = Addr;
    2e60:	1dfb      	adds	r3, r7, #7
    2e62:	781b      	ldrb	r3, [r3, #0]
    2e64:	b29a      	uxth	r2, r3
    2e66:	4b16      	ldr	r3, [pc, #88]	; (2ec0 <i2c_read+0x90>)
    2e68:	801a      	strh	r2, [r3, #0]
	packet.data = read_buffer;
    2e6a:	4b15      	ldr	r3, [pc, #84]	; (2ec0 <i2c_read+0x90>)
    2e6c:	683a      	ldr	r2, [r7, #0]
    2e6e:	605a      	str	r2, [r3, #4]
	

while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    2e70:	e013      	b.n	2e9a <i2c_read+0x6a>
STATUS_OK) {
/* Increment timeout counter and check if timed out. */
if (timeout++ == TIMEOUT) {
    2e72:	230e      	movs	r3, #14
    2e74:	18fb      	adds	r3, r7, r3
    2e76:	881b      	ldrh	r3, [r3, #0]
    2e78:	220e      	movs	r2, #14
    2e7a:	18ba      	adds	r2, r7, r2
    2e7c:	1c59      	adds	r1, r3, #1
    2e7e:	8011      	strh	r1, [r2, #0]
    2e80:	22fa      	movs	r2, #250	; 0xfa
    2e82:	0092      	lsls	r2, r2, #2
    2e84:	4293      	cmp	r3, r2
    2e86:	d108      	bne.n	2e9a <i2c_read+0x6a>
printf("I2C Read Fail");
    2e88:	4b0e      	ldr	r3, [pc, #56]	; (2ec4 <i2c_read+0x94>)
    2e8a:	0018      	movs	r0, r3
    2e8c:	4b0e      	ldr	r3, [pc, #56]	; (2ec8 <i2c_read+0x98>)
    2e8e:	4798      	blx	r3
Status=0;
    2e90:	230d      	movs	r3, #13
    2e92:	18fb      	adds	r3, r7, r3
    2e94:	2200      	movs	r2, #0
    2e96:	701a      	strb	r2, [r3, #0]
break;
    2e98:	e007      	b.n	2eaa <i2c_read+0x7a>
	packet.data_length=length; //Read Length
	packet.address = Addr;
	packet.data = read_buffer;
	

while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    2e9a:	4a09      	ldr	r2, [pc, #36]	; (2ec0 <i2c_read+0x90>)
    2e9c:	4b0b      	ldr	r3, [pc, #44]	; (2ecc <i2c_read+0x9c>)
    2e9e:	0011      	movs	r1, r2
    2ea0:	0018      	movs	r0, r3
    2ea2:	4b0b      	ldr	r3, [pc, #44]	; (2ed0 <i2c_read+0xa0>)
    2ea4:	4798      	blx	r3
    2ea6:	1e03      	subs	r3, r0, #0
    2ea8:	d1e3      	bne.n	2e72 <i2c_read+0x42>
break;
}
}

/* Read from slave until success. */
read_buffer = packet.data;
    2eaa:	4b05      	ldr	r3, [pc, #20]	; (2ec0 <i2c_read+0x90>)
    2eac:	685b      	ldr	r3, [r3, #4]
    2eae:	603b      	str	r3, [r7, #0]
return Status;
    2eb0:	230d      	movs	r3, #13
    2eb2:	18fb      	adds	r3, r7, r3
    2eb4:	781b      	ldrb	r3, [r3, #0]

}
    2eb6:	0018      	movs	r0, r3
    2eb8:	46bd      	mov	sp, r7
    2eba:	b004      	add	sp, #16
    2ebc:	bd80      	pop	{r7, pc}
    2ebe:	46c0      	nop			; (mov r8, r8)
    2ec0:	20000008 	.word	0x20000008
    2ec4:	0000f51c 	.word	0x0000f51c
    2ec8:	0000e4b5 	.word	0x0000e4b5
    2ecc:	20000eb8 	.word	0x20000eb8
    2ed0:	000018c5 	.word	0x000018c5

00002ed4 <rtc_count_get_config_defaults>:
 *  \param[out] config  Configuration structure to be initialized to default
 *                      values
 */
static inline void rtc_count_get_config_defaults(
		struct rtc_count_config *const config)
{
    2ed4:	b580      	push	{r7, lr}
    2ed6:	b084      	sub	sp, #16
    2ed8:	af00      	add	r7, sp, #0
    2eda:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
    2edc:	687b      	ldr	r3, [r7, #4]
    2ede:	22a0      	movs	r2, #160	; 0xa0
    2ee0:	0112      	lsls	r2, r2, #4
    2ee2:	801a      	strh	r2, [r3, #0]
	config->mode                = RTC_COUNT_MODE_32BIT;
    2ee4:	687b      	ldr	r3, [r7, #4]
    2ee6:	2201      	movs	r2, #1
    2ee8:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    2eea:	687b      	ldr	r3, [r7, #4]
    2eec:	2200      	movs	r2, #0
    2eee:	70da      	strb	r2, [r3, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    2ef0:	687b      	ldr	r3, [r7, #4]
    2ef2:	2200      	movs	r2, #0
    2ef4:	711a      	strb	r2, [r3, #4]
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    2ef6:	230f      	movs	r3, #15
    2ef8:	18fb      	adds	r3, r7, r3
    2efa:	2200      	movs	r2, #0
    2efc:	701a      	strb	r2, [r3, #0]
    2efe:	e00e      	b.n	2f1e <rtc_count_get_config_defaults+0x4a>
		config->compare_values[i] = 0;
    2f00:	230f      	movs	r3, #15
    2f02:	18fb      	adds	r3, r7, r3
    2f04:	781a      	ldrb	r2, [r3, #0]
    2f06:	687b      	ldr	r3, [r7, #4]
    2f08:	3202      	adds	r2, #2
    2f0a:	0092      	lsls	r2, r2, #2
    2f0c:	2100      	movs	r1, #0
    2f0e:	50d1      	str	r1, [r2, r3]
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    2f10:	230f      	movs	r3, #15
    2f12:	18fb      	adds	r3, r7, r3
    2f14:	781a      	ldrb	r2, [r3, #0]
    2f16:	230f      	movs	r3, #15
    2f18:	18fb      	adds	r3, r7, r3
    2f1a:	3201      	adds	r2, #1
    2f1c:	701a      	strb	r2, [r3, #0]
    2f1e:	230f      	movs	r3, #15
    2f20:	18fb      	adds	r3, r7, r3
    2f22:	781b      	ldrb	r3, [r3, #0]
    2f24:	2b01      	cmp	r3, #1
    2f26:	d9eb      	bls.n	2f00 <rtc_count_get_config_defaults+0x2c>
		config->compare_values[i] = 0;
	}
}
    2f28:	46c0      	nop			; (mov r8, r8)
    2f2a:	46bd      	mov	sp, r7
    2f2c:	b004      	add	sp, #16
    2f2e:	bd80      	pop	{r7, pc}

00002f30 <system_set_sleepmode>:
 * \retval STATUS_ERR_INVALID_ARG  The requested sleep mode was invalid or not
 *                                 available
 */
static inline enum status_code system_set_sleepmode(
	const enum system_sleepmode sleep_mode)
{
    2f30:	b580      	push	{r7, lr}
    2f32:	b084      	sub	sp, #16
    2f34:	af00      	add	r7, sp, #0
    2f36:	0002      	movs	r2, r0
    2f38:	1dfb      	adds	r3, r7, #7
    2f3a:	701a      	strb	r2, [r3, #0]

#if (SAMD20 || SAMD21 || SAMR21)

	/* Get MCU revision */
	uint32_t rev = DSU->DID.reg;
    2f3c:	4b1a      	ldr	r3, [pc, #104]	; (2fa8 <system_set_sleepmode+0x78>)
    2f3e:	699b      	ldr	r3, [r3, #24]
    2f40:	60fb      	str	r3, [r7, #12]

	rev &= DSU_DID_REVISION_Msk;
    2f42:	68fa      	ldr	r2, [r7, #12]
    2f44:	23f0      	movs	r3, #240	; 0xf0
    2f46:	011b      	lsls	r3, r3, #4
    2f48:	4013      	ands	r3, r2
    2f4a:	60fb      	str	r3, [r7, #12]
	rev = rev >> DSU_DID_REVISION_Pos;
    2f4c:	68fb      	ldr	r3, [r7, #12]
    2f4e:	0a1b      	lsrs	r3, r3, #8
    2f50:	60fb      	str	r3, [r7, #12]
		NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val;
	}
#endif

#if (SAMD21 || SAMR21)
	if (rev < _SYSTEM_MCU_REVISION_D) {
    2f52:	68fb      	ldr	r3, [r7, #12]
    2f54:	2b02      	cmp	r3, #2
    2f56:	d805      	bhi.n	2f64 <system_set_sleepmode+0x34>
		/* Errata 13140: Make sure that the Flash does not power all the way down
		 * when in sleep mode. */
		NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val;
    2f58:	4a14      	ldr	r2, [pc, #80]	; (2fac <system_set_sleepmode+0x7c>)
    2f5a:	6853      	ldr	r3, [r2, #4]
    2f5c:	21c0      	movs	r1, #192	; 0xc0
    2f5e:	0089      	lsls	r1, r1, #2
    2f60:	430b      	orrs	r3, r1
    2f62:	6053      	str	r3, [r2, #4]
	}
#endif

#endif

	switch (sleep_mode) {
    2f64:	1dfb      	adds	r3, r7, #7
    2f66:	781b      	ldrb	r3, [r3, #0]
    2f68:	2b00      	cmp	r3, #0
    2f6a:	db16      	blt.n	2f9a <system_set_sleepmode+0x6a>
    2f6c:	2b02      	cmp	r3, #2
    2f6e:	dd02      	ble.n	2f76 <system_set_sleepmode+0x46>
    2f70:	2b03      	cmp	r3, #3
    2f72:	d00b      	beq.n	2f8c <system_set_sleepmode+0x5c>
    2f74:	e011      	b.n	2f9a <system_set_sleepmode+0x6a>
		case SYSTEM_SLEEPMODE_IDLE_0:
		case SYSTEM_SLEEPMODE_IDLE_1:
		case SYSTEM_SLEEPMODE_IDLE_2:
			SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
    2f76:	4b0e      	ldr	r3, [pc, #56]	; (2fb0 <system_set_sleepmode+0x80>)
    2f78:	4a0d      	ldr	r2, [pc, #52]	; (2fb0 <system_set_sleepmode+0x80>)
    2f7a:	6912      	ldr	r2, [r2, #16]
    2f7c:	2104      	movs	r1, #4
    2f7e:	438a      	bics	r2, r1
    2f80:	611a      	str	r2, [r3, #16]
			PM->SLEEP.reg = sleep_mode;
    2f82:	4a0c      	ldr	r2, [pc, #48]	; (2fb4 <system_set_sleepmode+0x84>)
    2f84:	1dfb      	adds	r3, r7, #7
    2f86:	781b      	ldrb	r3, [r3, #0]
    2f88:	7053      	strb	r3, [r2, #1]
			break;
    2f8a:	e008      	b.n	2f9e <system_set_sleepmode+0x6e>

		case SYSTEM_SLEEPMODE_STANDBY:
			SCB->SCR |=  SCB_SCR_SLEEPDEEP_Msk;
    2f8c:	4b08      	ldr	r3, [pc, #32]	; (2fb0 <system_set_sleepmode+0x80>)
    2f8e:	4a08      	ldr	r2, [pc, #32]	; (2fb0 <system_set_sleepmode+0x80>)
    2f90:	6912      	ldr	r2, [r2, #16]
    2f92:	2104      	movs	r1, #4
    2f94:	430a      	orrs	r2, r1
    2f96:	611a      	str	r2, [r3, #16]
			break;
    2f98:	e001      	b.n	2f9e <system_set_sleepmode+0x6e>

		default:
			return STATUS_ERR_INVALID_ARG;
    2f9a:	2317      	movs	r3, #23
    2f9c:	e000      	b.n	2fa0 <system_set_sleepmode+0x70>
	}

	return STATUS_OK;
    2f9e:	2300      	movs	r3, #0
}
    2fa0:	0018      	movs	r0, r3
    2fa2:	46bd      	mov	sp, r7
    2fa4:	b004      	add	sp, #16
    2fa6:	bd80      	pop	{r7, pc}
    2fa8:	41002000 	.word	0x41002000
    2fac:	41004000 	.word	0x41004000
    2fb0:	e000ed00 	.word	0xe000ed00
    2fb4:	40000400 	.word	0x40000400

00002fb8 <system_sleep>:
 * all ongoing memory accesses have completed, then a WFI (Wait For Interrupt)
 * instruction to place the device into the sleep mode specified by
 * \ref system_set_sleepmode until woken by an interrupt.
 */
static inline void system_sleep(void)
{
    2fb8:	b580      	push	{r7, lr}
    2fba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2fbc:	f3bf 8f4f 	dsb	sy
	__DSB();
	__WFI();
    2fc0:	bf30      	wfi
}
    2fc2:	46c0      	nop			; (mov r8, r8)
    2fc4:	46bd      	mov	sp, r7
    2fc6:	bd80      	pop	{r7, pc}

00002fc8 <sm_init>:
/**
 * \brief This function Initializes the Sleep functions
 * Enable RTC Clock in conf_clocks.h
 */
void sm_init(void)
{
    2fc8:	b580      	push	{r7, lr}
    2fca:	b084      	sub	sp, #16
    2fcc:	af00      	add	r7, sp, #0
	struct rtc_count_config config_rtc_count;

	rtc_count_get_config_defaults(&config_rtc_count);
    2fce:	003b      	movs	r3, r7
    2fd0:	0018      	movs	r0, r3
    2fd2:	4b0b      	ldr	r3, [pc, #44]	; (3000 <sm_init+0x38>)
    2fd4:	4798      	blx	r3
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
    2fd6:	003b      	movs	r3, r7
    2fd8:	2200      	movs	r2, #0
    2fda:	801a      	strh	r2, [r3, #0]
	config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
    2fdc:	003b      	movs	r3, r7
    2fde:	2200      	movs	r2, #0
    2fe0:	709a      	strb	r2, [r3, #2]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	/** Continuously update the counter value so no synchronization is
	 *  needed for reading. */
	config_rtc_count.continuously_update = true;
    2fe2:	003b      	movs	r3, r7
    2fe4:	2201      	movs	r2, #1
    2fe6:	711a      	strb	r2, [r3, #4]
#endif
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    2fe8:	003a      	movs	r2, r7
    2fea:	4906      	ldr	r1, [pc, #24]	; (3004 <sm_init+0x3c>)
    2fec:	4b06      	ldr	r3, [pc, #24]	; (3008 <sm_init+0x40>)
    2fee:	0018      	movs	r0, r3
    2ff0:	4b06      	ldr	r3, [pc, #24]	; (300c <sm_init+0x44>)
    2ff2:	4798      	blx	r3
	configure_rtc_callbacks();
    2ff4:	4b06      	ldr	r3, [pc, #24]	; (3010 <sm_init+0x48>)
    2ff6:	4798      	blx	r3
}
    2ff8:	46c0      	nop			; (mov r8, r8)
    2ffa:	46bd      	mov	sp, r7
    2ffc:	b004      	add	sp, #16
    2ffe:	bd80      	pop	{r7, pc}
    3000:	00002ed5 	.word	0x00002ed5
    3004:	40001400 	.word	0x40001400
    3008:	20000ef8 	.word	0x20000ef8
    300c:	00000c05 	.word	0x00000c05
    3010:	0000306d 	.word	0x0000306d

00003014 <sm_sleep>:

/**
 * \brief This function puts the transceiver and device to sleep
 */
void sm_sleep(uint32_t interval)
{
    3014:	b580      	push	{r7, lr}
    3016:	b082      	sub	sp, #8
    3018:	af00      	add	r7, sp, #0
    301a:	6078      	str	r0, [r7, #4]
	interval = interval * 1000;
    301c:	687b      	ldr	r3, [r7, #4]
    301e:	22fa      	movs	r2, #250	; 0xfa
    3020:	0092      	lsls	r2, r2, #2
    3022:	4353      	muls	r3, r2
    3024:	607b      	str	r3, [r7, #4]
	rtc_count_set_period(&rtc_instance, interval);
    3026:	687b      	ldr	r3, [r7, #4]
    3028:	b29a      	uxth	r2, r3
    302a:	4b0a      	ldr	r3, [pc, #40]	; (3054 <sm_sleep+0x40>)
    302c:	0011      	movs	r1, r2
    302e:	0018      	movs	r0, r3
    3030:	4b09      	ldr	r3, [pc, #36]	; (3058 <sm_sleep+0x44>)
    3032:	4798      	blx	r3
	configure_rtc_callbacks();
    3034:	4b09      	ldr	r3, [pc, #36]	; (305c <sm_sleep+0x48>)
    3036:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    3038:	4b06      	ldr	r3, [pc, #24]	; (3054 <sm_sleep+0x40>)
    303a:	0018      	movs	r0, r3
    303c:	4b08      	ldr	r3, [pc, #32]	; (3060 <sm_sleep+0x4c>)
    303e:	4798      	blx	r3
	/*put the MCU in standby mode with RTC as wakeup source*/
	system_set_sleepmode(SYSTEM_SLEEPMODE_STANDBY);
    3040:	2003      	movs	r0, #3
    3042:	4b08      	ldr	r3, [pc, #32]	; (3064 <sm_sleep+0x50>)
    3044:	4798      	blx	r3
	system_sleep();
    3046:	4b08      	ldr	r3, [pc, #32]	; (3068 <sm_sleep+0x54>)
    3048:	4798      	blx	r3
}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	46bd      	mov	sp, r7
    304e:	b002      	add	sp, #8
    3050:	bd80      	pop	{r7, pc}
    3052:	46c0      	nop			; (mov r8, r8)
    3054:	20000ef8 	.word	0x20000ef8
    3058:	00000d21 	.word	0x00000d21
    305c:	0000306d 	.word	0x0000306d
    3060:	000009dd 	.word	0x000009dd
    3064:	00002f31 	.word	0x00002f31
    3068:	00002fb9 	.word	0x00002fb9

0000306c <configure_rtc_callbacks>:

static void configure_rtc_callbacks(void)
{
    306c:	b580      	push	{r7, lr}
    306e:	af00      	add	r7, sp, #0
	/*Register rtc callback*/
	rtc_count_register_callback(
    3070:	4906      	ldr	r1, [pc, #24]	; (308c <configure_rtc_callbacks+0x20>)
    3072:	4b07      	ldr	r3, [pc, #28]	; (3090 <configure_rtc_callbacks+0x24>)
    3074:	2202      	movs	r2, #2
    3076:	0018      	movs	r0, r3
    3078:	4b06      	ldr	r3, [pc, #24]	; (3094 <configure_rtc_callbacks+0x28>)
    307a:	4798      	blx	r3
			&rtc_instance, rtc_overflow_callback,
			RTC_COUNT_CALLBACK_OVERFLOW);
	rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);
    307c:	4b04      	ldr	r3, [pc, #16]	; (3090 <configure_rtc_callbacks+0x24>)
    307e:	2102      	movs	r1, #2
    3080:	0018      	movs	r0, r3
    3082:	4b05      	ldr	r3, [pc, #20]	; (3098 <configure_rtc_callbacks+0x2c>)
    3084:	4798      	blx	r3
}
    3086:	46c0      	nop			; (mov r8, r8)
    3088:	46bd      	mov	sp, r7
    308a:	bd80      	pop	{r7, pc}
    308c:	0000309d 	.word	0x0000309d
    3090:	20000ef8 	.word	0x20000ef8
    3094:	00000d65 	.word	0x00000d65
    3098:	00000e11 	.word	0x00000e11

0000309c <rtc_overflow_callback>:

static void rtc_overflow_callback(void)
{
    309c:	b580      	push	{r7, lr}
    309e:	af00      	add	r7, sp, #0
	/* Do something on RTC overflow here */
	rtc_count_disable(&rtc_instance);
    30a0:	4b03      	ldr	r3, [pc, #12]	; (30b0 <rtc_overflow_callback+0x14>)
    30a2:	0018      	movs	r0, r3
    30a4:	4b03      	ldr	r3, [pc, #12]	; (30b4 <rtc_overflow_callback+0x18>)
    30a6:	4798      	blx	r3
}
    30a8:	46c0      	nop			; (mov r8, r8)
    30aa:	46bd      	mov	sp, r7
    30ac:	bd80      	pop	{r7, pc}
    30ae:	46c0      	nop			; (mov r8, r8)
    30b0:	20000ef8 	.word	0x20000ef8
    30b4:	00000a21 	.word	0x00000a21

000030b8 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    30b8:	b580      	push	{r7, lr}
    30ba:	b082      	sub	sp, #8
    30bc:	af00      	add	r7, sp, #0
    30be:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    30c0:	687b      	ldr	r3, [r7, #4]
    30c2:	2200      	movs	r2, #0
    30c4:	701a      	strb	r2, [r3, #0]
}
    30c6:	46c0      	nop			; (mov r8, r8)
    30c8:	46bd      	mov	sp, r7
    30ca:	b002      	add	sp, #8
    30cc:	bd80      	pop	{r7, pc}
    30ce:	46c0      	nop			; (mov r8, r8)

000030d0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    30d0:	b580      	push	{r7, lr}
    30d2:	b082      	sub	sp, #8
    30d4:	af00      	add	r7, sp, #0
    30d6:	0002      	movs	r2, r0
    30d8:	6039      	str	r1, [r7, #0]
    30da:	1dfb      	adds	r3, r7, #7
    30dc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    30de:	1dfb      	adds	r3, r7, #7
    30e0:	781b      	ldrb	r3, [r3, #0]
    30e2:	2b01      	cmp	r3, #1
    30e4:	d00a      	beq.n	30fc <system_apb_clock_set_mask+0x2c>
    30e6:	2b02      	cmp	r3, #2
    30e8:	d00f      	beq.n	310a <system_apb_clock_set_mask+0x3a>
    30ea:	2b00      	cmp	r3, #0
    30ec:	d114      	bne.n	3118 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    30ee:	4b0e      	ldr	r3, [pc, #56]	; (3128 <system_apb_clock_set_mask+0x58>)
    30f0:	4a0d      	ldr	r2, [pc, #52]	; (3128 <system_apb_clock_set_mask+0x58>)
    30f2:	6991      	ldr	r1, [r2, #24]
    30f4:	683a      	ldr	r2, [r7, #0]
    30f6:	430a      	orrs	r2, r1
    30f8:	619a      	str	r2, [r3, #24]
			break;
    30fa:	e00f      	b.n	311c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    30fc:	4b0a      	ldr	r3, [pc, #40]	; (3128 <system_apb_clock_set_mask+0x58>)
    30fe:	4a0a      	ldr	r2, [pc, #40]	; (3128 <system_apb_clock_set_mask+0x58>)
    3100:	69d1      	ldr	r1, [r2, #28]
    3102:	683a      	ldr	r2, [r7, #0]
    3104:	430a      	orrs	r2, r1
    3106:	61da      	str	r2, [r3, #28]
			break;
    3108:	e008      	b.n	311c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    310a:	4b07      	ldr	r3, [pc, #28]	; (3128 <system_apb_clock_set_mask+0x58>)
    310c:	4a06      	ldr	r2, [pc, #24]	; (3128 <system_apb_clock_set_mask+0x58>)
    310e:	6a11      	ldr	r1, [r2, #32]
    3110:	683a      	ldr	r2, [r7, #0]
    3112:	430a      	orrs	r2, r1
    3114:	621a      	str	r2, [r3, #32]
			break;
    3116:	e001      	b.n	311c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    3118:	2317      	movs	r3, #23
    311a:	e000      	b.n	311e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    311c:	2300      	movs	r3, #0
}
    311e:	0018      	movs	r0, r3
    3120:	46bd      	mov	sp, r7
    3122:	b002      	add	sp, #8
    3124:	bd80      	pop	{r7, pc}
    3126:	46c0      	nop			; (mov r8, r8)
    3128:	40000400 	.word	0x40000400

0000312c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    312c:	b580      	push	{r7, lr}
    312e:	b082      	sub	sp, #8
    3130:	af00      	add	r7, sp, #0
    3132:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3134:	687b      	ldr	r3, [r7, #4]
    3136:	2280      	movs	r2, #128	; 0x80
    3138:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    313a:	687b      	ldr	r3, [r7, #4]
    313c:	2200      	movs	r2, #0
    313e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3140:	687b      	ldr	r3, [r7, #4]
    3142:	2201      	movs	r2, #1
    3144:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3146:	687b      	ldr	r3, [r7, #4]
    3148:	2200      	movs	r2, #0
    314a:	70da      	strb	r2, [r3, #3]
}
    314c:	46c0      	nop			; (mov r8, r8)
    314e:	46bd      	mov	sp, r7
    3150:	b002      	add	sp, #8
    3152:	bd80      	pop	{r7, pc}

00003154 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    3154:	b580      	push	{r7, lr}
    3156:	b082      	sub	sp, #8
    3158:	af00      	add	r7, sp, #0
    315a:	0002      	movs	r2, r0
    315c:	1dfb      	adds	r3, r7, #7
    315e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3160:	4b06      	ldr	r3, [pc, #24]	; (317c <system_interrupt_enable+0x28>)
    3162:	1dfa      	adds	r2, r7, #7
    3164:	7812      	ldrb	r2, [r2, #0]
    3166:	0011      	movs	r1, r2
    3168:	221f      	movs	r2, #31
    316a:	400a      	ands	r2, r1
    316c:	2101      	movs	r1, #1
    316e:	4091      	lsls	r1, r2
    3170:	000a      	movs	r2, r1
    3172:	601a      	str	r2, [r3, #0]
}
    3174:	46c0      	nop			; (mov r8, r8)
    3176:	46bd      	mov	sp, r7
    3178:	b002      	add	sp, #8
    317a:	bd80      	pop	{r7, pc}
    317c:	e000e100 	.word	0xe000e100

00003180 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    3180:	b580      	push	{r7, lr}
    3182:	b084      	sub	sp, #16
    3184:	af00      	add	r7, sp, #0
    3186:	0002      	movs	r2, r0
    3188:	1dfb      	adds	r3, r7, #7
    318a:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    318c:	230f      	movs	r3, #15
    318e:	18fb      	adds	r3, r7, r3
    3190:	1dfa      	adds	r2, r7, #7
    3192:	7812      	ldrb	r2, [r2, #0]
    3194:	0952      	lsrs	r2, r2, #5
    3196:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    3198:	230f      	movs	r3, #15
    319a:	18fb      	adds	r3, r7, r3
    319c:	781b      	ldrb	r3, [r3, #0]
    319e:	2b00      	cmp	r3, #0
    31a0:	d10c      	bne.n	31bc <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    31a2:	4b09      	ldr	r3, [pc, #36]	; (31c8 <_extint_get_eic_from_channel+0x48>)
    31a4:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    31a6:	230f      	movs	r3, #15
    31a8:	18fb      	adds	r3, r7, r3
    31aa:	781b      	ldrb	r3, [r3, #0]
    31ac:	009b      	lsls	r3, r3, #2
    31ae:	2210      	movs	r2, #16
    31b0:	4694      	mov	ip, r2
    31b2:	44bc      	add	ip, r7
    31b4:	4463      	add	r3, ip
    31b6:	3b08      	subs	r3, #8
    31b8:	681b      	ldr	r3, [r3, #0]
    31ba:	e000      	b.n	31be <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    31bc:	2300      	movs	r3, #0
	}
}
    31be:	0018      	movs	r0, r3
    31c0:	46bd      	mov	sp, r7
    31c2:	b004      	add	sp, #16
    31c4:	bd80      	pop	{r7, pc}
    31c6:	46c0      	nop			; (mov r8, r8)
    31c8:	40001800 	.word	0x40001800

000031cc <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    31cc:	b580      	push	{r7, lr}
    31ce:	b082      	sub	sp, #8
    31d0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    31d2:	4b0f      	ldr	r3, [pc, #60]	; (3210 <extint_is_syncing+0x44>)
    31d4:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    31d6:	2300      	movs	r3, #0
    31d8:	607b      	str	r3, [r7, #4]
    31da:	e011      	b.n	3200 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    31dc:	687b      	ldr	r3, [r7, #4]
    31de:	009b      	lsls	r3, r3, #2
    31e0:	2208      	movs	r2, #8
    31e2:	4694      	mov	ip, r2
    31e4:	44bc      	add	ip, r7
    31e6:	4463      	add	r3, ip
    31e8:	3b08      	subs	r3, #8
    31ea:	681b      	ldr	r3, [r3, #0]
    31ec:	785b      	ldrb	r3, [r3, #1]
    31ee:	b2db      	uxtb	r3, r3
    31f0:	b25b      	sxtb	r3, r3
    31f2:	2b00      	cmp	r3, #0
    31f4:	da01      	bge.n	31fa <extint_is_syncing+0x2e>
			return true;
    31f6:	2301      	movs	r3, #1
    31f8:	e006      	b.n	3208 <extint_is_syncing+0x3c>
 */
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    31fa:	687b      	ldr	r3, [r7, #4]
    31fc:	3301      	adds	r3, #1
    31fe:	607b      	str	r3, [r7, #4]
    3200:	687b      	ldr	r3, [r7, #4]
    3202:	2b00      	cmp	r3, #0
    3204:	d0ea      	beq.n	31dc <extint_is_syncing+0x10>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
			return true;
		}
	}
	return false;
    3206:	2300      	movs	r3, #0
}
    3208:	0018      	movs	r0, r3
    320a:	46bd      	mov	sp, r7
    320c:	b002      	add	sp, #8
    320e:	bd80      	pop	{r7, pc}
    3210:	40001800 	.word	0x40001800

00003214 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    3214:	b580      	push	{r7, lr}
    3216:	b084      	sub	sp, #16
    3218:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    321a:	4b2d      	ldr	r3, [pc, #180]	; (32d0 <_system_extint_init+0xbc>)
    321c:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    321e:	2140      	movs	r1, #64	; 0x40
    3220:	2000      	movs	r0, #0
    3222:	4b2c      	ldr	r3, [pc, #176]	; (32d4 <_system_extint_init+0xc0>)
    3224:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3226:	003b      	movs	r3, r7
    3228:	0018      	movs	r0, r3
    322a:	4b2b      	ldr	r3, [pc, #172]	; (32d8 <_system_extint_init+0xc4>)
    322c:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    322e:	003b      	movs	r3, r7
    3230:	2200      	movs	r2, #0
    3232:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3234:	003b      	movs	r3, r7
    3236:	0019      	movs	r1, r3
    3238:	2005      	movs	r0, #5
    323a:	4b28      	ldr	r3, [pc, #160]	; (32dc <_system_extint_init+0xc8>)
    323c:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    323e:	2005      	movs	r0, #5
    3240:	4b27      	ldr	r3, [pc, #156]	; (32e0 <_system_extint_init+0xcc>)
    3242:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    3244:	2300      	movs	r3, #0
    3246:	60fb      	str	r3, [r7, #12]
    3248:	e018      	b.n	327c <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    324a:	68fb      	ldr	r3, [r7, #12]
    324c:	009b      	lsls	r3, r3, #2
    324e:	2210      	movs	r2, #16
    3250:	4694      	mov	ip, r2
    3252:	44bc      	add	ip, r7
    3254:	4463      	add	r3, ip
    3256:	3b0c      	subs	r3, #12
    3258:	681a      	ldr	r2, [r3, #0]
    325a:	68fb      	ldr	r3, [r7, #12]
    325c:	009b      	lsls	r3, r3, #2
    325e:	2110      	movs	r1, #16
    3260:	468c      	mov	ip, r1
    3262:	44bc      	add	ip, r7
    3264:	4463      	add	r3, ip
    3266:	3b0c      	subs	r3, #12
    3268:	681b      	ldr	r3, [r3, #0]
    326a:	781b      	ldrb	r3, [r3, #0]
    326c:	b2db      	uxtb	r3, r3
    326e:	2101      	movs	r1, #1
    3270:	430b      	orrs	r3, r1
    3272:	b2db      	uxtb	r3, r3
    3274:	7013      	strb	r3, [r2, #0]
	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    3276:	68fb      	ldr	r3, [r7, #12]
    3278:	3301      	adds	r3, #1
    327a:	60fb      	str	r3, [r7, #12]
    327c:	68fb      	ldr	r3, [r7, #12]
    327e:	2b00      	cmp	r3, #0
    3280:	d0e3      	beq.n	324a <_system_extint_init+0x36>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
	}

	while (extint_is_syncing()) {
    3282:	46c0      	nop			; (mov r8, r8)
    3284:	4b17      	ldr	r3, [pc, #92]	; (32e4 <_system_extint_init+0xd0>)
    3286:	4798      	blx	r3
    3288:	1e03      	subs	r3, r0, #0
    328a:	d1fb      	bne.n	3284 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    328c:	230b      	movs	r3, #11
    328e:	18fb      	adds	r3, r7, r3
    3290:	2200      	movs	r2, #0
    3292:	701a      	strb	r2, [r3, #0]
    3294:	e00d      	b.n	32b2 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    3296:	230b      	movs	r3, #11
    3298:	18fb      	adds	r3, r7, r3
    329a:	781a      	ldrb	r2, [r3, #0]
    329c:	4b12      	ldr	r3, [pc, #72]	; (32e8 <_system_extint_init+0xd4>)
    329e:	0092      	lsls	r2, r2, #2
    32a0:	2100      	movs	r1, #0
    32a2:	50d1      	str	r1, [r2, r3]
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    32a4:	230b      	movs	r3, #11
    32a6:	18fb      	adds	r3, r7, r3
    32a8:	781a      	ldrb	r2, [r3, #0]
    32aa:	230b      	movs	r3, #11
    32ac:	18fb      	adds	r3, r7, r3
    32ae:	3201      	adds	r2, #1
    32b0:	701a      	strb	r2, [r3, #0]
    32b2:	230b      	movs	r3, #11
    32b4:	18fb      	adds	r3, r7, r3
    32b6:	781b      	ldrb	r3, [r3, #0]
    32b8:	2b0f      	cmp	r3, #15
    32ba:	d9ec      	bls.n	3296 <_system_extint_init+0x82>
		_extint_dev.callbacks[j] = NULL;
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    32bc:	2004      	movs	r0, #4
    32be:	4b0b      	ldr	r3, [pc, #44]	; (32ec <_system_extint_init+0xd8>)
    32c0:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    32c2:	4b0b      	ldr	r3, [pc, #44]	; (32f0 <_system_extint_init+0xdc>)
    32c4:	4798      	blx	r3
}
    32c6:	46c0      	nop			; (mov r8, r8)
    32c8:	46bd      	mov	sp, r7
    32ca:	b004      	add	sp, #16
    32cc:	bd80      	pop	{r7, pc}
    32ce:	46c0      	nop			; (mov r8, r8)
    32d0:	40001800 	.word	0x40001800
    32d4:	000030d1 	.word	0x000030d1
    32d8:	000030b9 	.word	0x000030b9
    32dc:	0000b5c5 	.word	0x0000b5c5
    32e0:	0000b609 	.word	0x0000b609
    32e4:	000031cd 	.word	0x000031cd
    32e8:	20000f10 	.word	0x20000f10
    32ec:	00003155 	.word	0x00003155
    32f0:	000032f5 	.word	0x000032f5

000032f4 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    32f4:	b580      	push	{r7, lr}
    32f6:	b082      	sub	sp, #8
    32f8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    32fa:	4b15      	ldr	r3, [pc, #84]	; (3350 <_extint_enable+0x5c>)
    32fc:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    32fe:	2300      	movs	r3, #0
    3300:	607b      	str	r3, [r7, #4]
    3302:	e018      	b.n	3336 <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    3304:	687b      	ldr	r3, [r7, #4]
    3306:	009b      	lsls	r3, r3, #2
    3308:	2208      	movs	r2, #8
    330a:	4694      	mov	ip, r2
    330c:	44bc      	add	ip, r7
    330e:	4463      	add	r3, ip
    3310:	3b08      	subs	r3, #8
    3312:	681a      	ldr	r2, [r3, #0]
    3314:	687b      	ldr	r3, [r7, #4]
    3316:	009b      	lsls	r3, r3, #2
    3318:	2108      	movs	r1, #8
    331a:	468c      	mov	ip, r1
    331c:	44bc      	add	ip, r7
    331e:	4463      	add	r3, ip
    3320:	3b08      	subs	r3, #8
    3322:	681b      	ldr	r3, [r3, #0]
    3324:	781b      	ldrb	r3, [r3, #0]
    3326:	b2db      	uxtb	r3, r3
    3328:	2102      	movs	r1, #2
    332a:	430b      	orrs	r3, r1
    332c:	b2db      	uxtb	r3, r3
    332e:	7013      	strb	r3, [r2, #0]
void _extint_enable(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    3330:	687b      	ldr	r3, [r7, #4]
    3332:	3301      	adds	r3, #1
    3334:	607b      	str	r3, [r7, #4]
    3336:	687b      	ldr	r3, [r7, #4]
    3338:	2b00      	cmp	r3, #0
    333a:	d0e3      	beq.n	3304 <_extint_enable+0x10>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
	}

	while (extint_is_syncing()) {
    333c:	46c0      	nop			; (mov r8, r8)
    333e:	4b05      	ldr	r3, [pc, #20]	; (3354 <_extint_enable+0x60>)
    3340:	4798      	blx	r3
    3342:	1e03      	subs	r3, r0, #0
    3344:	d1fb      	bne.n	333e <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3346:	46c0      	nop			; (mov r8, r8)
    3348:	46bd      	mov	sp, r7
    334a:	b002      	add	sp, #8
    334c:	bd80      	pop	{r7, pc}
    334e:	46c0      	nop			; (mov r8, r8)
    3350:	40001800 	.word	0x40001800
    3354:	000031cd 	.word	0x000031cd

00003358 <extint_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void extint_chan_get_config_defaults(
		struct extint_chan_conf *const config)
{
    3358:	b580      	push	{r7, lr}
    335a:	b082      	sub	sp, #8
    335c:	af00      	add	r7, sp, #0
    335e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    3360:	687b      	ldr	r3, [r7, #4]
    3362:	2200      	movs	r2, #0
    3364:	601a      	str	r2, [r3, #0]
	config->gpio_pin_mux        = 0;
    3366:	687b      	ldr	r3, [r7, #4]
    3368:	2200      	movs	r2, #0
    336a:	605a      	str	r2, [r3, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    336c:	687b      	ldr	r3, [r7, #4]
    336e:	2201      	movs	r2, #1
    3370:	721a      	strb	r2, [r3, #8]
	config->wake_if_sleeping    = true;
    3372:	687b      	ldr	r3, [r7, #4]
    3374:	2201      	movs	r2, #1
    3376:	725a      	strb	r2, [r3, #9]
	config->filter_input_signal = false;
    3378:	687b      	ldr	r3, [r7, #4]
    337a:	2200      	movs	r2, #0
    337c:	729a      	strb	r2, [r3, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    337e:	687b      	ldr	r3, [r7, #4]
    3380:	2202      	movs	r2, #2
    3382:	72da      	strb	r2, [r3, #11]
}
    3384:	46c0      	nop			; (mov r8, r8)
    3386:	46bd      	mov	sp, r7
    3388:	b002      	add	sp, #8
    338a:	bd80      	pop	{r7, pc}

0000338c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    338c:	b580      	push	{r7, lr}
    338e:	b086      	sub	sp, #24
    3390:	af00      	add	r7, sp, #0
    3392:	0002      	movs	r2, r0
    3394:	6039      	str	r1, [r7, #0]
    3396:	1dfb      	adds	r3, r7, #7
    3398:	701a      	strb	r2, [r3, #0]
	Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) &&
		_extint_is_gclk_required(config->filter_input_signal,
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    339a:	2308      	movs	r3, #8
    339c:	18fb      	adds	r3, r7, r3
    339e:	0018      	movs	r0, r3
    33a0:	4b36      	ldr	r3, [pc, #216]	; (347c <extint_chan_set_config+0xf0>)
    33a2:	4798      	blx	r3

	pinmux_config.mux_position = config->gpio_pin_mux;
    33a4:	683b      	ldr	r3, [r7, #0]
    33a6:	685b      	ldr	r3, [r3, #4]
    33a8:	b2da      	uxtb	r2, r3
    33aa:	2308      	movs	r3, #8
    33ac:	18fb      	adds	r3, r7, r3
    33ae:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    33b0:	2308      	movs	r3, #8
    33b2:	18fb      	adds	r3, r7, r3
    33b4:	2200      	movs	r2, #0
    33b6:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    33b8:	683b      	ldr	r3, [r7, #0]
    33ba:	7a1a      	ldrb	r2, [r3, #8]
    33bc:	2308      	movs	r3, #8
    33be:	18fb      	adds	r3, r7, r3
    33c0:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    33c2:	683b      	ldr	r3, [r7, #0]
    33c4:	681b      	ldr	r3, [r3, #0]
    33c6:	b2db      	uxtb	r3, r3
    33c8:	2208      	movs	r2, #8
    33ca:	18ba      	adds	r2, r7, r2
    33cc:	0011      	movs	r1, r2
    33ce:	0018      	movs	r0, r3
    33d0:	4b2b      	ldr	r3, [pc, #172]	; (3480 <extint_chan_set_config+0xf4>)
    33d2:	4798      	blx	r3

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);
    33d4:	1dfb      	adds	r3, r7, #7
    33d6:	781b      	ldrb	r3, [r3, #0]
    33d8:	0018      	movs	r0, r3
    33da:	4b2a      	ldr	r3, [pc, #168]	; (3484 <extint_chan_set_config+0xf8>)
    33dc:	4798      	blx	r3
    33de:	0003      	movs	r3, r0
    33e0:	613b      	str	r3, [r7, #16]

	uint32_t config_pos = (4 * (channel % 8));
    33e2:	1dfb      	adds	r3, r7, #7
    33e4:	781b      	ldrb	r3, [r3, #0]
    33e6:	2207      	movs	r2, #7
    33e8:	4013      	ands	r3, r2
    33ea:	009b      	lsls	r3, r3, #2
    33ec:	60fb      	str	r3, [r7, #12]
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    33ee:	683b      	ldr	r3, [r7, #0]
    33f0:	7adb      	ldrb	r3, [r3, #11]
    33f2:	617b      	str	r3, [r7, #20]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    33f4:	683b      	ldr	r3, [r7, #0]
    33f6:	7a9b      	ldrb	r3, [r3, #10]
    33f8:	2b00      	cmp	r3, #0
    33fa:	d003      	beq.n	3404 <extint_chan_set_config+0x78>
		new_config |= EIC_CONFIG_FILTEN0;
    33fc:	697b      	ldr	r3, [r7, #20]
    33fe:	2208      	movs	r2, #8
    3400:	4313      	orrs	r3, r2
    3402:	617b      	str	r3, [r7, #20]
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    3404:	1dfb      	adds	r3, r7, #7
    3406:	781b      	ldrb	r3, [r3, #0]
    3408:	08db      	lsrs	r3, r3, #3
    340a:	b2db      	uxtb	r3, r3
    340c:	0018      	movs	r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    340e:	1dfb      	adds	r3, r7, #7
    3410:	781b      	ldrb	r3, [r3, #0]
    3412:	08db      	lsrs	r3, r3, #3
    3414:	b2db      	uxtb	r3, r3
    3416:	001a      	movs	r2, r3
    3418:	693b      	ldr	r3, [r7, #16]
    341a:	3206      	adds	r2, #6
    341c:	0092      	lsls	r2, r2, #2
    341e:	58d3      	ldr	r3, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3420:	210f      	movs	r1, #15
    3422:	68fa      	ldr	r2, [r7, #12]
    3424:	4091      	lsls	r1, r2
    3426:	000a      	movs	r2, r1
    3428:	43d2      	mvns	r2, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    342a:	401a      	ands	r2, r3
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    342c:	6979      	ldr	r1, [r7, #20]
    342e:	68fb      	ldr	r3, [r7, #12]
    3430:	4099      	lsls	r1, r3
    3432:	000b      	movs	r3, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3434:	431a      	orrs	r2, r3
    3436:	0011      	movs	r1, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    3438:	693b      	ldr	r3, [r7, #16]
    343a:	1d82      	adds	r2, r0, #6
    343c:	0092      	lsls	r2, r2, #2
    343e:	50d1      	str	r1, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    3440:	683b      	ldr	r3, [r7, #0]
    3442:	7a5b      	ldrb	r3, [r3, #9]
    3444:	2b00      	cmp	r3, #0
    3446:	d00a      	beq.n	345e <extint_chan_set_config+0xd2>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    3448:	693b      	ldr	r3, [r7, #16]
    344a:	695a      	ldr	r2, [r3, #20]
    344c:	1dfb      	adds	r3, r7, #7
    344e:	781b      	ldrb	r3, [r3, #0]
    3450:	2101      	movs	r1, #1
    3452:	4099      	lsls	r1, r3
    3454:	000b      	movs	r3, r1
    3456:	431a      	orrs	r2, r3
    3458:	693b      	ldr	r3, [r7, #16]
    345a:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
    345c:	e00a      	b.n	3474 <extint_chan_set_config+0xe8>

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    345e:	693b      	ldr	r3, [r7, #16]
    3460:	695b      	ldr	r3, [r3, #20]
    3462:	1dfa      	adds	r2, r7, #7
    3464:	7812      	ldrb	r2, [r2, #0]
    3466:	2101      	movs	r1, #1
    3468:	4091      	lsls	r1, r2
    346a:	000a      	movs	r2, r1
    346c:	43d2      	mvns	r2, r2
    346e:	401a      	ands	r2, r3
    3470:	693b      	ldr	r3, [r7, #16]
    3472:	615a      	str	r2, [r3, #20]
	}
}
    3474:	46c0      	nop			; (mov r8, r8)
    3476:	46bd      	mov	sp, r7
    3478:	b006      	add	sp, #24
    347a:	bd80      	pop	{r7, pc}
    347c:	0000312d 	.word	0x0000312d
    3480:	0000b8b1 	.word	0x0000b8b1
    3484:	00003181 	.word	0x00003181

00003488 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    3488:	b580      	push	{r7, lr}
    348a:	b082      	sub	sp, #8
    348c:	af00      	add	r7, sp, #0
    348e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    3490:	687b      	ldr	r3, [r7, #4]
    3492:	2200      	movs	r2, #0
    3494:	701a      	strb	r2, [r3, #0]
}
    3496:	46c0      	nop			; (mov r8, r8)
    3498:	46bd      	mov	sp, r7
    349a:	b002      	add	sp, #8
    349c:	bd80      	pop	{r7, pc}
    349e:	46c0      	nop			; (mov r8, r8)

000034a0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    34a0:	b580      	push	{r7, lr}
    34a2:	b086      	sub	sp, #24
    34a4:	af00      	add	r7, sp, #0
    34a6:	60f8      	str	r0, [r7, #12]
    34a8:	60b9      	str	r1, [r7, #8]
    34aa:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    34ac:	2316      	movs	r3, #22
    34ae:	18fb      	adds	r3, r7, r3
    34b0:	2200      	movs	r2, #0
    34b2:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    34b4:	68bb      	ldr	r3, [r7, #8]
    34b6:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    34b8:	68bb      	ldr	r3, [r7, #8]
    34ba:	085a      	lsrs	r2, r3, #1
    34bc:	68fb      	ldr	r3, [r7, #12]
    34be:	429a      	cmp	r2, r3
    34c0:	d201      	bcs.n	34c6 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    34c2:	2340      	movs	r3, #64	; 0x40
    34c4:	e026      	b.n	3514 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    34c6:	68bb      	ldr	r3, [r7, #8]
    34c8:	085b      	lsrs	r3, r3, #1
    34ca:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    34cc:	e00a      	b.n	34e4 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    34ce:	693a      	ldr	r2, [r7, #16]
    34d0:	68fb      	ldr	r3, [r7, #12]
    34d2:	1ad3      	subs	r3, r2, r3
    34d4:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    34d6:	2316      	movs	r3, #22
    34d8:	18fb      	adds	r3, r7, r3
    34da:	881a      	ldrh	r2, [r3, #0]
    34dc:	2316      	movs	r3, #22
    34de:	18fb      	adds	r3, r7, r3
    34e0:	3201      	adds	r2, #1
    34e2:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    34e4:	693a      	ldr	r2, [r7, #16]
    34e6:	68fb      	ldr	r3, [r7, #12]
    34e8:	429a      	cmp	r2, r3
    34ea:	d2f0      	bcs.n	34ce <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
    34ec:	2316      	movs	r3, #22
    34ee:	18fb      	adds	r3, r7, r3
    34f0:	2216      	movs	r2, #22
    34f2:	18ba      	adds	r2, r7, r2
    34f4:	8812      	ldrh	r2, [r2, #0]
    34f6:	3a01      	subs	r2, #1
    34f8:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    34fa:	2316      	movs	r3, #22
    34fc:	18fb      	adds	r3, r7, r3
    34fe:	881b      	ldrh	r3, [r3, #0]
    3500:	2bff      	cmp	r3, #255	; 0xff
    3502:	d901      	bls.n	3508 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3504:	2340      	movs	r3, #64	; 0x40
    3506:	e005      	b.n	3514 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    3508:	687b      	ldr	r3, [r7, #4]
    350a:	2216      	movs	r2, #22
    350c:	18ba      	adds	r2, r7, r2
    350e:	8812      	ldrh	r2, [r2, #0]
    3510:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    3512:	2300      	movs	r3, #0
	}
}
    3514:	0018      	movs	r0, r3
    3516:	46bd      	mov	sp, r7
    3518:	b006      	add	sp, #24
    351a:	bd80      	pop	{r7, pc}

0000351c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    351c:	b580      	push	{r7, lr}
    351e:	b084      	sub	sp, #16
    3520:	af00      	add	r7, sp, #0
    3522:	0002      	movs	r2, r0
    3524:	1dfb      	adds	r3, r7, #7
    3526:	701a      	strb	r2, [r3, #0]
    3528:	1dbb      	adds	r3, r7, #6
    352a:	1c0a      	adds	r2, r1, #0
    352c:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    352e:	4b1a      	ldr	r3, [pc, #104]	; (3598 <sercom_set_gclk_generator+0x7c>)
    3530:	781b      	ldrb	r3, [r3, #0]
    3532:	2201      	movs	r2, #1
    3534:	4053      	eors	r3, r2
    3536:	b2db      	uxtb	r3, r3
    3538:	2b00      	cmp	r3, #0
    353a:	d103      	bne.n	3544 <sercom_set_gclk_generator+0x28>
    353c:	1dbb      	adds	r3, r7, #6
    353e:	781b      	ldrb	r3, [r3, #0]
    3540:	2b00      	cmp	r3, #0
    3542:	d01b      	beq.n	357c <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3544:	230c      	movs	r3, #12
    3546:	18fb      	adds	r3, r7, r3
    3548:	0018      	movs	r0, r3
    354a:	4b14      	ldr	r3, [pc, #80]	; (359c <sercom_set_gclk_generator+0x80>)
    354c:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    354e:	230c      	movs	r3, #12
    3550:	18fb      	adds	r3, r7, r3
    3552:	1dfa      	adds	r2, r7, #7
    3554:	7812      	ldrb	r2, [r2, #0]
    3556:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3558:	230c      	movs	r3, #12
    355a:	18fb      	adds	r3, r7, r3
    355c:	0019      	movs	r1, r3
    355e:	2013      	movs	r0, #19
    3560:	4b0f      	ldr	r3, [pc, #60]	; (35a0 <sercom_set_gclk_generator+0x84>)
    3562:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3564:	2013      	movs	r0, #19
    3566:	4b0f      	ldr	r3, [pc, #60]	; (35a4 <sercom_set_gclk_generator+0x88>)
    3568:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    356a:	4b0b      	ldr	r3, [pc, #44]	; (3598 <sercom_set_gclk_generator+0x7c>)
    356c:	1dfa      	adds	r2, r7, #7
    356e:	7812      	ldrb	r2, [r2, #0]
    3570:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    3572:	4b09      	ldr	r3, [pc, #36]	; (3598 <sercom_set_gclk_generator+0x7c>)
    3574:	2201      	movs	r2, #1
    3576:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    3578:	2300      	movs	r3, #0
    357a:	e008      	b.n	358e <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    357c:	4b06      	ldr	r3, [pc, #24]	; (3598 <sercom_set_gclk_generator+0x7c>)
    357e:	785b      	ldrb	r3, [r3, #1]
    3580:	1dfa      	adds	r2, r7, #7
    3582:	7812      	ldrb	r2, [r2, #0]
    3584:	429a      	cmp	r2, r3
    3586:	d101      	bne.n	358c <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    3588:	2300      	movs	r3, #0
    358a:	e000      	b.n	358e <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    358c:	231d      	movs	r3, #29
}
    358e:	0018      	movs	r0, r3
    3590:	46bd      	mov	sp, r7
    3592:	b004      	add	sp, #16
    3594:	bd80      	pop	{r7, pc}
    3596:	46c0      	nop			; (mov r8, r8)
    3598:	200000d4 	.word	0x200000d4
    359c:	00003489 	.word	0x00003489
    35a0:	0000b5c5 	.word	0x0000b5c5
    35a4:	0000b609 	.word	0x0000b609

000035a8 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    35a8:	b580      	push	{r7, lr}
    35aa:	b082      	sub	sp, #8
    35ac:	af00      	add	r7, sp, #0
    35ae:	6078      	str	r0, [r7, #4]
    35b0:	000a      	movs	r2, r1
    35b2:	1cfb      	adds	r3, r7, #3
    35b4:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    35b6:	687b      	ldr	r3, [r7, #4]
    35b8:	4a4d      	ldr	r2, [pc, #308]	; (36f0 <_sercom_get_default_pad+0x148>)
    35ba:	4293      	cmp	r3, r2
    35bc:	d03f      	beq.n	363e <_sercom_get_default_pad+0x96>
    35be:	4a4c      	ldr	r2, [pc, #304]	; (36f0 <_sercom_get_default_pad+0x148>)
    35c0:	4293      	cmp	r3, r2
    35c2:	d806      	bhi.n	35d2 <_sercom_get_default_pad+0x2a>
    35c4:	4a4b      	ldr	r2, [pc, #300]	; (36f4 <_sercom_get_default_pad+0x14c>)
    35c6:	4293      	cmp	r3, r2
    35c8:	d00f      	beq.n	35ea <_sercom_get_default_pad+0x42>
    35ca:	4a4b      	ldr	r2, [pc, #300]	; (36f8 <_sercom_get_default_pad+0x150>)
    35cc:	4293      	cmp	r3, r2
    35ce:	d021      	beq.n	3614 <_sercom_get_default_pad+0x6c>
    35d0:	e089      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    35d2:	4a4a      	ldr	r2, [pc, #296]	; (36fc <_sercom_get_default_pad+0x154>)
    35d4:	4293      	cmp	r3, r2
    35d6:	d100      	bne.n	35da <_sercom_get_default_pad+0x32>
    35d8:	e05b      	b.n	3692 <_sercom_get_default_pad+0xea>
    35da:	4a49      	ldr	r2, [pc, #292]	; (3700 <_sercom_get_default_pad+0x158>)
    35dc:	4293      	cmp	r3, r2
    35de:	d100      	bne.n	35e2 <_sercom_get_default_pad+0x3a>
    35e0:	e06c      	b.n	36bc <_sercom_get_default_pad+0x114>
    35e2:	4a48      	ldr	r2, [pc, #288]	; (3704 <_sercom_get_default_pad+0x15c>)
    35e4:	4293      	cmp	r3, r2
    35e6:	d03f      	beq.n	3668 <_sercom_get_default_pad+0xc0>
    35e8:	e07d      	b.n	36e6 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    35ea:	1cfb      	adds	r3, r7, #3
    35ec:	781b      	ldrb	r3, [r3, #0]
    35ee:	2b01      	cmp	r3, #1
    35f0:	d00a      	beq.n	3608 <_sercom_get_default_pad+0x60>
    35f2:	dc02      	bgt.n	35fa <_sercom_get_default_pad+0x52>
    35f4:	2b00      	cmp	r3, #0
    35f6:	d005      	beq.n	3604 <_sercom_get_default_pad+0x5c>
    35f8:	e075      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    35fa:	2b02      	cmp	r3, #2
    35fc:	d006      	beq.n	360c <_sercom_get_default_pad+0x64>
    35fe:	2b03      	cmp	r3, #3
    3600:	d006      	beq.n	3610 <_sercom_get_default_pad+0x68>
    3602:	e070      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    3604:	4b40      	ldr	r3, [pc, #256]	; (3708 <_sercom_get_default_pad+0x160>)
    3606:	e06f      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3608:	4b40      	ldr	r3, [pc, #256]	; (370c <_sercom_get_default_pad+0x164>)
    360a:	e06d      	b.n	36e8 <_sercom_get_default_pad+0x140>
    360c:	4b40      	ldr	r3, [pc, #256]	; (3710 <_sercom_get_default_pad+0x168>)
    360e:	e06b      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3610:	4b40      	ldr	r3, [pc, #256]	; (3714 <_sercom_get_default_pad+0x16c>)
    3612:	e069      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3614:	1cfb      	adds	r3, r7, #3
    3616:	781b      	ldrb	r3, [r3, #0]
    3618:	2b01      	cmp	r3, #1
    361a:	d00a      	beq.n	3632 <_sercom_get_default_pad+0x8a>
    361c:	dc02      	bgt.n	3624 <_sercom_get_default_pad+0x7c>
    361e:	2b00      	cmp	r3, #0
    3620:	d005      	beq.n	362e <_sercom_get_default_pad+0x86>
    3622:	e060      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    3624:	2b02      	cmp	r3, #2
    3626:	d006      	beq.n	3636 <_sercom_get_default_pad+0x8e>
    3628:	2b03      	cmp	r3, #3
    362a:	d006      	beq.n	363a <_sercom_get_default_pad+0x92>
    362c:	e05b      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    362e:	4b3a      	ldr	r3, [pc, #232]	; (3718 <_sercom_get_default_pad+0x170>)
    3630:	e05a      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3632:	4b3a      	ldr	r3, [pc, #232]	; (371c <_sercom_get_default_pad+0x174>)
    3634:	e058      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3636:	4b3a      	ldr	r3, [pc, #232]	; (3720 <_sercom_get_default_pad+0x178>)
    3638:	e056      	b.n	36e8 <_sercom_get_default_pad+0x140>
    363a:	4b3a      	ldr	r3, [pc, #232]	; (3724 <_sercom_get_default_pad+0x17c>)
    363c:	e054      	b.n	36e8 <_sercom_get_default_pad+0x140>
    363e:	1cfb      	adds	r3, r7, #3
    3640:	781b      	ldrb	r3, [r3, #0]
    3642:	2b01      	cmp	r3, #1
    3644:	d00a      	beq.n	365c <_sercom_get_default_pad+0xb4>
    3646:	dc02      	bgt.n	364e <_sercom_get_default_pad+0xa6>
    3648:	2b00      	cmp	r3, #0
    364a:	d005      	beq.n	3658 <_sercom_get_default_pad+0xb0>
    364c:	e04b      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    364e:	2b02      	cmp	r3, #2
    3650:	d006      	beq.n	3660 <_sercom_get_default_pad+0xb8>
    3652:	2b03      	cmp	r3, #3
    3654:	d006      	beq.n	3664 <_sercom_get_default_pad+0xbc>
    3656:	e046      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    3658:	4b33      	ldr	r3, [pc, #204]	; (3728 <_sercom_get_default_pad+0x180>)
    365a:	e045      	b.n	36e8 <_sercom_get_default_pad+0x140>
    365c:	4b33      	ldr	r3, [pc, #204]	; (372c <_sercom_get_default_pad+0x184>)
    365e:	e043      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3660:	4b33      	ldr	r3, [pc, #204]	; (3730 <_sercom_get_default_pad+0x188>)
    3662:	e041      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3664:	4b33      	ldr	r3, [pc, #204]	; (3734 <_sercom_get_default_pad+0x18c>)
    3666:	e03f      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3668:	1cfb      	adds	r3, r7, #3
    366a:	781b      	ldrb	r3, [r3, #0]
    366c:	2b01      	cmp	r3, #1
    366e:	d00a      	beq.n	3686 <_sercom_get_default_pad+0xde>
    3670:	dc02      	bgt.n	3678 <_sercom_get_default_pad+0xd0>
    3672:	2b00      	cmp	r3, #0
    3674:	d005      	beq.n	3682 <_sercom_get_default_pad+0xda>
    3676:	e036      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    3678:	2b02      	cmp	r3, #2
    367a:	d006      	beq.n	368a <_sercom_get_default_pad+0xe2>
    367c:	2b03      	cmp	r3, #3
    367e:	d006      	beq.n	368e <_sercom_get_default_pad+0xe6>
    3680:	e031      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    3682:	4b2d      	ldr	r3, [pc, #180]	; (3738 <_sercom_get_default_pad+0x190>)
    3684:	e030      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3686:	4b2d      	ldr	r3, [pc, #180]	; (373c <_sercom_get_default_pad+0x194>)
    3688:	e02e      	b.n	36e8 <_sercom_get_default_pad+0x140>
    368a:	4b2d      	ldr	r3, [pc, #180]	; (3740 <_sercom_get_default_pad+0x198>)
    368c:	e02c      	b.n	36e8 <_sercom_get_default_pad+0x140>
    368e:	4b2d      	ldr	r3, [pc, #180]	; (3744 <_sercom_get_default_pad+0x19c>)
    3690:	e02a      	b.n	36e8 <_sercom_get_default_pad+0x140>
    3692:	1cfb      	adds	r3, r7, #3
    3694:	781b      	ldrb	r3, [r3, #0]
    3696:	2b01      	cmp	r3, #1
    3698:	d00a      	beq.n	36b0 <_sercom_get_default_pad+0x108>
    369a:	dc02      	bgt.n	36a2 <_sercom_get_default_pad+0xfa>
    369c:	2b00      	cmp	r3, #0
    369e:	d005      	beq.n	36ac <_sercom_get_default_pad+0x104>
    36a0:	e021      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    36a2:	2b02      	cmp	r3, #2
    36a4:	d006      	beq.n	36b4 <_sercom_get_default_pad+0x10c>
    36a6:	2b03      	cmp	r3, #3
    36a8:	d006      	beq.n	36b8 <_sercom_get_default_pad+0x110>
    36aa:	e01c      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    36ac:	4b26      	ldr	r3, [pc, #152]	; (3748 <_sercom_get_default_pad+0x1a0>)
    36ae:	e01b      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36b0:	4b26      	ldr	r3, [pc, #152]	; (374c <_sercom_get_default_pad+0x1a4>)
    36b2:	e019      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36b4:	4b26      	ldr	r3, [pc, #152]	; (3750 <_sercom_get_default_pad+0x1a8>)
    36b6:	e017      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36b8:	4b26      	ldr	r3, [pc, #152]	; (3754 <_sercom_get_default_pad+0x1ac>)
    36ba:	e015      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36bc:	1cfb      	adds	r3, r7, #3
    36be:	781b      	ldrb	r3, [r3, #0]
    36c0:	2b01      	cmp	r3, #1
    36c2:	d00a      	beq.n	36da <_sercom_get_default_pad+0x132>
    36c4:	dc02      	bgt.n	36cc <_sercom_get_default_pad+0x124>
    36c6:	2b00      	cmp	r3, #0
    36c8:	d005      	beq.n	36d6 <_sercom_get_default_pad+0x12e>
    36ca:	e00c      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    36cc:	2b02      	cmp	r3, #2
    36ce:	d006      	beq.n	36de <_sercom_get_default_pad+0x136>
    36d0:	2b03      	cmp	r3, #3
    36d2:	d006      	beq.n	36e2 <_sercom_get_default_pad+0x13a>
    36d4:	e007      	b.n	36e6 <_sercom_get_default_pad+0x13e>
    36d6:	4b20      	ldr	r3, [pc, #128]	; (3758 <_sercom_get_default_pad+0x1b0>)
    36d8:	e006      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36da:	4b20      	ldr	r3, [pc, #128]	; (375c <_sercom_get_default_pad+0x1b4>)
    36dc:	e004      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36de:	4b20      	ldr	r3, [pc, #128]	; (3760 <_sercom_get_default_pad+0x1b8>)
    36e0:	e002      	b.n	36e8 <_sercom_get_default_pad+0x140>
    36e2:	4b20      	ldr	r3, [pc, #128]	; (3764 <_sercom_get_default_pad+0x1bc>)
    36e4:	e000      	b.n	36e8 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    36e6:	2300      	movs	r3, #0
}
    36e8:	0018      	movs	r0, r3
    36ea:	46bd      	mov	sp, r7
    36ec:	b002      	add	sp, #8
    36ee:	bd80      	pop	{r7, pc}
    36f0:	42001000 	.word	0x42001000
    36f4:	42000800 	.word	0x42000800
    36f8:	42000c00 	.word	0x42000c00
    36fc:	42001800 	.word	0x42001800
    3700:	42001c00 	.word	0x42001c00
    3704:	42001400 	.word	0x42001400
    3708:	00080002 	.word	0x00080002
    370c:	00090002 	.word	0x00090002
    3710:	00060003 	.word	0x00060003
    3714:	00070003 	.word	0x00070003
    3718:	00100002 	.word	0x00100002
    371c:	00110002 	.word	0x00110002
    3720:	00120002 	.word	0x00120002
    3724:	00130002 	.word	0x00130002
    3728:	00080003 	.word	0x00080003
    372c:	00090003 	.word	0x00090003
    3730:	000e0002 	.word	0x000e0002
    3734:	000f0002 	.word	0x000f0002
    3738:	001b0005 	.word	0x001b0005
    373c:	001c0005 	.word	0x001c0005
    3740:	00180002 	.word	0x00180002
    3744:	00190002 	.word	0x00190002
    3748:	00530005 	.word	0x00530005
    374c:	003f0005 	.word	0x003f0005
    3750:	003e0005 	.word	0x003e0005
    3754:	00520005 	.word	0x00520005
    3758:	003e0003 	.word	0x003e0003
    375c:	003f0003 	.word	0x003f0003
    3760:	00180003 	.word	0x00180003
    3764:	00190003 	.word	0x00190003

00003768 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3768:	b590      	push	{r4, r7, lr}
    376a:	b08b      	sub	sp, #44	; 0x2c
    376c:	af00      	add	r7, sp, #0
    376e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3770:	230c      	movs	r3, #12
    3772:	18fb      	adds	r3, r7, r3
    3774:	4a0f      	ldr	r2, [pc, #60]	; (37b4 <_sercom_get_sercom_inst_index+0x4c>)
    3776:	ca13      	ldmia	r2!, {r0, r1, r4}
    3778:	c313      	stmia	r3!, {r0, r1, r4}
    377a:	ca13      	ldmia	r2!, {r0, r1, r4}
    377c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    377e:	2300      	movs	r3, #0
    3780:	627b      	str	r3, [r7, #36]	; 0x24
    3782:	e00e      	b.n	37a2 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3784:	230c      	movs	r3, #12
    3786:	18fb      	adds	r3, r7, r3
    3788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    378a:	0092      	lsls	r2, r2, #2
    378c:	58d3      	ldr	r3, [r2, r3]
    378e:	1e1a      	subs	r2, r3, #0
    3790:	687b      	ldr	r3, [r7, #4]
    3792:	429a      	cmp	r2, r3
    3794:	d102      	bne.n	379c <_sercom_get_sercom_inst_index+0x34>
			return i;
    3796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3798:	b2db      	uxtb	r3, r3
    379a:	e006      	b.n	37aa <_sercom_get_sercom_inst_index+0x42>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    379c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    379e:	3301      	adds	r3, #1
    37a0:	627b      	str	r3, [r7, #36]	; 0x24
    37a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    37a4:	2b05      	cmp	r3, #5
    37a6:	d9ed      	bls.n	3784 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    37a8:	2300      	movs	r3, #0
}
    37aa:	0018      	movs	r0, r3
    37ac:	46bd      	mov	sp, r7
    37ae:	b00b      	add	sp, #44	; 0x2c
    37b0:	bd90      	pop	{r4, r7, pc}
    37b2:	46c0      	nop			; (mov r8, r8)
    37b4:	0000f52c 	.word	0x0000f52c

000037b8 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    37b8:	b580      	push	{r7, lr}
    37ba:	b082      	sub	sp, #8
    37bc:	af00      	add	r7, sp, #0
    37be:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    37c0:	687b      	ldr	r3, [r7, #4]
    37c2:	2200      	movs	r2, #0
    37c4:	701a      	strb	r2, [r3, #0]
}
    37c6:	46c0      	nop			; (mov r8, r8)
    37c8:	46bd      	mov	sp, r7
    37ca:	b002      	add	sp, #8
    37cc:	bd80      	pop	{r7, pc}
    37ce:	46c0      	nop			; (mov r8, r8)

000037d0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    37d0:	b580      	push	{r7, lr}
    37d2:	b082      	sub	sp, #8
    37d4:	af00      	add	r7, sp, #0
    37d6:	0002      	movs	r2, r0
    37d8:	6039      	str	r1, [r7, #0]
    37da:	1dfb      	adds	r3, r7, #7
    37dc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    37de:	1dfb      	adds	r3, r7, #7
    37e0:	781b      	ldrb	r3, [r3, #0]
    37e2:	2b01      	cmp	r3, #1
    37e4:	d00a      	beq.n	37fc <system_apb_clock_set_mask+0x2c>
    37e6:	2b02      	cmp	r3, #2
    37e8:	d00f      	beq.n	380a <system_apb_clock_set_mask+0x3a>
    37ea:	2b00      	cmp	r3, #0
    37ec:	d114      	bne.n	3818 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    37ee:	4b0e      	ldr	r3, [pc, #56]	; (3828 <system_apb_clock_set_mask+0x58>)
    37f0:	4a0d      	ldr	r2, [pc, #52]	; (3828 <system_apb_clock_set_mask+0x58>)
    37f2:	6991      	ldr	r1, [r2, #24]
    37f4:	683a      	ldr	r2, [r7, #0]
    37f6:	430a      	orrs	r2, r1
    37f8:	619a      	str	r2, [r3, #24]
			break;
    37fa:	e00f      	b.n	381c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    37fc:	4b0a      	ldr	r3, [pc, #40]	; (3828 <system_apb_clock_set_mask+0x58>)
    37fe:	4a0a      	ldr	r2, [pc, #40]	; (3828 <system_apb_clock_set_mask+0x58>)
    3800:	69d1      	ldr	r1, [r2, #28]
    3802:	683a      	ldr	r2, [r7, #0]
    3804:	430a      	orrs	r2, r1
    3806:	61da      	str	r2, [r3, #28]
			break;
    3808:	e008      	b.n	381c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    380a:	4b07      	ldr	r3, [pc, #28]	; (3828 <system_apb_clock_set_mask+0x58>)
    380c:	4a06      	ldr	r2, [pc, #24]	; (3828 <system_apb_clock_set_mask+0x58>)
    380e:	6a11      	ldr	r1, [r2, #32]
    3810:	683a      	ldr	r2, [r7, #0]
    3812:	430a      	orrs	r2, r1
    3814:	621a      	str	r2, [r3, #32]
			break;
    3816:	e001      	b.n	381c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    3818:	2317      	movs	r3, #23
    381a:	e000      	b.n	381e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    381c:	2300      	movs	r3, #0
}
    381e:	0018      	movs	r0, r3
    3820:	46bd      	mov	sp, r7
    3822:	b002      	add	sp, #8
    3824:	bd80      	pop	{r7, pc}
    3826:	46c0      	nop			; (mov r8, r8)
    3828:	40000400 	.word	0x40000400

0000382c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    382c:	b580      	push	{r7, lr}
    382e:	b082      	sub	sp, #8
    3830:	af00      	add	r7, sp, #0
    3832:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3834:	687b      	ldr	r3, [r7, #4]
    3836:	2280      	movs	r2, #128	; 0x80
    3838:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    383a:	687b      	ldr	r3, [r7, #4]
    383c:	2200      	movs	r2, #0
    383e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3840:	687b      	ldr	r3, [r7, #4]
    3842:	2201      	movs	r2, #1
    3844:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3846:	687b      	ldr	r3, [r7, #4]
    3848:	2200      	movs	r2, #0
    384a:	70da      	strb	r2, [r3, #3]
}
    384c:	46c0      	nop			; (mov r8, r8)
    384e:	46bd      	mov	sp, r7
    3850:	b002      	add	sp, #8
    3852:	bd80      	pop	{r7, pc}

00003854 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    3854:	b580      	push	{r7, lr}
    3856:	b084      	sub	sp, #16
    3858:	af00      	add	r7, sp, #0
    385a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    385c:	687b      	ldr	r3, [r7, #4]
    385e:	681b      	ldr	r3, [r3, #0]
    3860:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3862:	68fb      	ldr	r3, [r7, #12]
    3864:	7bdb      	ldrb	r3, [r3, #15]
    3866:	b2db      	uxtb	r3, r3
    3868:	001a      	movs	r2, r3
    386a:	2380      	movs	r3, #128	; 0x80
    386c:	4013      	ands	r3, r2
    386e:	1e5a      	subs	r2, r3, #1
    3870:	4193      	sbcs	r3, r2
    3872:	b2db      	uxtb	r3, r3
#endif
}
    3874:	0018      	movs	r0, r3
    3876:	46bd      	mov	sp, r7
    3878:	b004      	add	sp, #16
    387a:	bd80      	pop	{r7, pc}

0000387c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    387c:	b590      	push	{r4, r7, lr}
    387e:	b087      	sub	sp, #28
    3880:	af00      	add	r7, sp, #0
    3882:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3884:	2308      	movs	r3, #8
    3886:	18fb      	adds	r3, r7, r3
    3888:	4a0d      	ldr	r2, [pc, #52]	; (38c0 <_tc_get_inst_index+0x44>)
    388a:	ca13      	ldmia	r2!, {r0, r1, r4}
    388c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    388e:	2300      	movs	r3, #0
    3890:	617b      	str	r3, [r7, #20]
    3892:	e00d      	b.n	38b0 <_tc_get_inst_index+0x34>
		if (hw == tc_modules[i]) {
    3894:	2308      	movs	r3, #8
    3896:	18fb      	adds	r3, r7, r3
    3898:	697a      	ldr	r2, [r7, #20]
    389a:	0092      	lsls	r2, r2, #2
    389c:	58d2      	ldr	r2, [r2, r3]
    389e:	687b      	ldr	r3, [r7, #4]
    38a0:	429a      	cmp	r2, r3
    38a2:	d102      	bne.n	38aa <_tc_get_inst_index+0x2e>
			return i;
    38a4:	697b      	ldr	r3, [r7, #20]
    38a6:	b2db      	uxtb	r3, r3
    38a8:	e006      	b.n	38b8 <_tc_get_inst_index+0x3c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    38aa:	697b      	ldr	r3, [r7, #20]
    38ac:	3301      	adds	r3, #1
    38ae:	617b      	str	r3, [r7, #20]
    38b0:	697b      	ldr	r3, [r7, #20]
    38b2:	2b02      	cmp	r3, #2
    38b4:	d9ee      	bls.n	3894 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    38b6:	2300      	movs	r3, #0
}
    38b8:	0018      	movs	r0, r3
    38ba:	46bd      	mov	sp, r7
    38bc:	b007      	add	sp, #28
    38be:	bd90      	pop	{r4, r7, pc}
    38c0:	0000f544 	.word	0x0000f544

000038c4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    38c4:	b590      	push	{r4, r7, lr}
    38c6:	b08d      	sub	sp, #52	; 0x34
    38c8:	af00      	add	r7, sp, #0
    38ca:	60f8      	str	r0, [r7, #12]
    38cc:	60b9      	str	r1, [r7, #8]
    38ce:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(config);

	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
    38d0:	232e      	movs	r3, #46	; 0x2e
    38d2:	18fb      	adds	r3, r7, r3
    38d4:	2200      	movs	r2, #0
    38d6:	801a      	strh	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    38d8:	232d      	movs	r3, #45	; 0x2d
    38da:	18fb      	adds	r3, r7, r3
    38dc:	2200      	movs	r2, #0
    38de:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
    38e0:	232c      	movs	r3, #44	; 0x2c
    38e2:	18fb      	adds	r3, r7, r3
    38e4:	2200      	movs	r2, #0
    38e6:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    38e8:	2329      	movs	r3, #41	; 0x29
    38ea:	18fc      	adds	r4, r7, r3
    38ec:	68bb      	ldr	r3, [r7, #8]
    38ee:	0018      	movs	r0, r3
    38f0:	4bbf      	ldr	r3, [pc, #764]	; (3bf0 <tc_init+0x32c>)
    38f2:	4798      	blx	r3
    38f4:	0003      	movs	r3, r0
    38f6:	7023      	strb	r3, [r4, #0]

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    38f8:	2324      	movs	r3, #36	; 0x24
    38fa:	18fa      	adds	r2, r7, r3
    38fc:	4bbd      	ldr	r3, [pc, #756]	; (3bf4 <tc_init+0x330>)
    38fe:	0010      	movs	r0, r2
    3900:	0019      	movs	r1, r3
    3902:	2303      	movs	r3, #3
    3904:	001a      	movs	r2, r3
    3906:	4bbc      	ldr	r3, [pc, #752]	; (3bf8 <tc_init+0x334>)
    3908:	4798      	blx	r3
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    390a:	231c      	movs	r3, #28
    390c:	18fa      	adds	r2, r7, r3
    390e:	4bbb      	ldr	r3, [pc, #748]	; (3bfc <tc_init+0x338>)
    3910:	0010      	movs	r0, r2
    3912:	0019      	movs	r1, r3
    3914:	2306      	movs	r3, #6
    3916:	001a      	movs	r2, r3
    3918:	4bb7      	ldr	r3, [pc, #732]	; (3bf8 <tc_init+0x334>)
    391a:	4798      	blx	r3
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    391c:	232b      	movs	r3, #43	; 0x2b
    391e:	18fb      	adds	r3, r7, r3
    3920:	2200      	movs	r2, #0
    3922:	701a      	strb	r2, [r3, #0]
    3924:	e00e      	b.n	3944 <tc_init+0x80>
		module_inst->callback[i]        = NULL;
    3926:	232b      	movs	r3, #43	; 0x2b
    3928:	18fb      	adds	r3, r7, r3
    392a:	781a      	ldrb	r2, [r3, #0]
    392c:	68fb      	ldr	r3, [r7, #12]
    392e:	3202      	adds	r2, #2
    3930:	0092      	lsls	r2, r2, #2
    3932:	2100      	movs	r1, #0
    3934:	50d1      	str	r1, [r2, r3]
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    3936:	232b      	movs	r3, #43	; 0x2b
    3938:	18fb      	adds	r3, r7, r3
    393a:	781a      	ldrb	r2, [r3, #0]
    393c:	232b      	movs	r3, #43	; 0x2b
    393e:	18fb      	adds	r3, r7, r3
    3940:	3201      	adds	r2, #1
    3942:	701a      	strb	r2, [r3, #0]
    3944:	232b      	movs	r3, #43	; 0x2b
    3946:	18fb      	adds	r3, r7, r3
    3948:	781b      	ldrb	r3, [r3, #0]
    394a:	2b03      	cmp	r3, #3
    394c:	d9eb      	bls.n	3926 <tc_init+0x62>
		module_inst->callback[i]        = NULL;
	}
	module_inst->register_callback_mask     = 0x00;
    394e:	68fb      	ldr	r3, [r7, #12]
    3950:	2200      	movs	r2, #0
    3952:	761a      	strb	r2, [r3, #24]
	module_inst->enable_callback_mask       = 0x00;
    3954:	68fb      	ldr	r3, [r7, #12]
    3956:	2200      	movs	r2, #0
    3958:	765a      	strb	r2, [r3, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    395a:	2329      	movs	r3, #41	; 0x29
    395c:	18fb      	adds	r3, r7, r3
    395e:	781a      	ldrb	r2, [r3, #0]
    3960:	4ba7      	ldr	r3, [pc, #668]	; (3c00 <tc_init+0x33c>)
    3962:	0092      	lsls	r2, r2, #2
    3964:	68f9      	ldr	r1, [r7, #12]
    3966:	50d1      	str	r1, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3968:	68fb      	ldr	r3, [r7, #12]
    396a:	68ba      	ldr	r2, [r7, #8]
    396c:	601a      	str	r2, [r3, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    396e:	687b      	ldr	r3, [r7, #4]
    3970:	789b      	ldrb	r3, [r3, #2]
    3972:	2b08      	cmp	r3, #8
    3974:	d108      	bne.n	3988 <tc_init+0xc4>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
    3976:	2329      	movs	r3, #41	; 0x29
    3978:	18fb      	adds	r3, r7, r3
    397a:	781b      	ldrb	r3, [r3, #0]
    397c:	3303      	adds	r3, #3
    397e:	2201      	movs	r2, #1
    3980:	4013      	ands	r3, r2
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3982:	d001      	beq.n	3988 <tc_init+0xc4>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3984:	2317      	movs	r3, #23
    3986:	e1c4      	b.n	3d12 <tc_init+0x44e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3988:	687b      	ldr	r3, [r7, #4]
    398a:	789a      	ldrb	r2, [r3, #2]
    398c:	68fb      	ldr	r3, [r7, #12]
    398e:	711a      	strb	r2, [r3, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3990:	68bb      	ldr	r3, [r7, #8]
    3992:	881b      	ldrh	r3, [r3, #0]
    3994:	b29b      	uxth	r3, r3
    3996:	001a      	movs	r2, r3
    3998:	2301      	movs	r3, #1
    399a:	4013      	ands	r3, r2
    399c:	d001      	beq.n	39a2 <tc_init+0xde>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    399e:	2305      	movs	r3, #5
    39a0:	e1b7      	b.n	3d12 <tc_init+0x44e>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    39a2:	68bb      	ldr	r3, [r7, #8]
    39a4:	7bdb      	ldrb	r3, [r3, #15]
    39a6:	b2db      	uxtb	r3, r3
    39a8:	001a      	movs	r2, r3
    39aa:	2310      	movs	r3, #16
    39ac:	4013      	ands	r3, r2
    39ae:	d001      	beq.n	39b4 <tc_init+0xf0>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    39b0:	231c      	movs	r3, #28
    39b2:	e1ae      	b.n	3d12 <tc_init+0x44e>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    39b4:	68bb      	ldr	r3, [r7, #8]
    39b6:	881b      	ldrh	r3, [r3, #0]
    39b8:	b29b      	uxth	r3, r3
    39ba:	001a      	movs	r2, r3
    39bc:	2302      	movs	r3, #2
    39be:	4013      	ands	r3, r2
    39c0:	d001      	beq.n	39c6 <tc_init+0x102>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    39c2:	231c      	movs	r3, #28
    39c4:	e1a5      	b.n	3d12 <tc_init+0x44e>
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    39c6:	687b      	ldr	r3, [r7, #4]
    39c8:	7c1b      	ldrb	r3, [r3, #16]
    39ca:	2b00      	cmp	r3, #0
    39cc:	d017      	beq.n	39fe <tc_init+0x13a>
		system_pinmux_get_config_defaults(&pin_config);
    39ce:	2318      	movs	r3, #24
    39d0:	18fb      	adds	r3, r7, r3
    39d2:	0018      	movs	r0, r3
    39d4:	4b8b      	ldr	r3, [pc, #556]	; (3c04 <tc_init+0x340>)
    39d6:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    39d8:	687b      	ldr	r3, [r7, #4]
    39da:	699b      	ldr	r3, [r3, #24]
    39dc:	b2da      	uxtb	r2, r3
    39de:	2318      	movs	r3, #24
    39e0:	18fb      	adds	r3, r7, r3
    39e2:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    39e4:	2318      	movs	r3, #24
    39e6:	18fb      	adds	r3, r7, r3
    39e8:	2201      	movs	r2, #1
    39ea:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[0].pin_out, &pin_config);
    39ec:	687b      	ldr	r3, [r7, #4]
    39ee:	695b      	ldr	r3, [r3, #20]
	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    39f0:	b2db      	uxtb	r3, r3
    39f2:	2218      	movs	r2, #24
    39f4:	18ba      	adds	r2, r7, r2
    39f6:	0011      	movs	r1, r2
    39f8:	0018      	movs	r0, r3
    39fa:	4b83      	ldr	r3, [pc, #524]	; (3c08 <tc_init+0x344>)
    39fc:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    39fe:	687b      	ldr	r3, [r7, #4]
    3a00:	7f1b      	ldrb	r3, [r3, #28]
    3a02:	2b00      	cmp	r3, #0
    3a04:	d017      	beq.n	3a36 <tc_init+0x172>
		system_pinmux_get_config_defaults(&pin_config);
    3a06:	2318      	movs	r3, #24
    3a08:	18fb      	adds	r3, r7, r3
    3a0a:	0018      	movs	r0, r3
    3a0c:	4b7d      	ldr	r3, [pc, #500]	; (3c04 <tc_init+0x340>)
    3a0e:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3a10:	687b      	ldr	r3, [r7, #4]
    3a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3a14:	b2da      	uxtb	r2, r3
    3a16:	2318      	movs	r3, #24
    3a18:	18fb      	adds	r3, r7, r3
    3a1a:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3a1c:	2318      	movs	r3, #24
    3a1e:	18fb      	adds	r3, r7, r3
    3a20:	2201      	movs	r2, #1
    3a22:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
    3a24:	687b      	ldr	r3, [r7, #4]
    3a26:	6a1b      	ldr	r3, [r3, #32]
	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    3a28:	b2db      	uxtb	r3, r3
    3a2a:	2218      	movs	r2, #24
    3a2c:	18ba      	adds	r2, r7, r2
    3a2e:	0011      	movs	r1, r2
    3a30:	0018      	movs	r0, r3
    3a32:	4b75      	ldr	r3, [pc, #468]	; (3c08 <tc_init+0x344>)
    3a34:	4798      	blx	r3
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    3a36:	2329      	movs	r3, #41	; 0x29
    3a38:	18fb      	adds	r3, r7, r3
    3a3a:	781a      	ldrb	r2, [r3, #0]
    3a3c:	231c      	movs	r3, #28
    3a3e:	18fb      	adds	r3, r7, r3
    3a40:	0052      	lsls	r2, r2, #1
    3a42:	5ad3      	ldrh	r3, [r2, r3]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3a44:	0019      	movs	r1, r3
    3a46:	2002      	movs	r0, #2
    3a48:	4b70      	ldr	r3, [pc, #448]	; (3c0c <tc_init+0x348>)
    3a4a:	4798      	blx	r3
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	789b      	ldrb	r3, [r3, #2]
    3a50:	2b08      	cmp	r3, #8
    3a52:	d10b      	bne.n	3a6c <tc_init+0x1a8>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    3a54:	2329      	movs	r3, #41	; 0x29
    3a56:	18fb      	adds	r3, r7, r3
    3a58:	781b      	ldrb	r3, [r3, #0]
    3a5a:	1c5a      	adds	r2, r3, #1
    3a5c:	231c      	movs	r3, #28
    3a5e:	18fb      	adds	r3, r7, r3
    3a60:	0052      	lsls	r2, r2, #1
    3a62:	5ad3      	ldrh	r3, [r2, r3]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3a64:	0019      	movs	r1, r3
    3a66:	2002      	movs	r0, #2
    3a68:	4b68      	ldr	r3, [pc, #416]	; (3c0c <tc_init+0x348>)
    3a6a:	4798      	blx	r3
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    3a6c:	2314      	movs	r3, #20
    3a6e:	18fb      	adds	r3, r7, r3
    3a70:	0018      	movs	r0, r3
    3a72:	4b67      	ldr	r3, [pc, #412]	; (3c10 <tc_init+0x34c>)
    3a74:	4798      	blx	r3
	gclk_chan_config.source_generator = config->clock_source;
    3a76:	687b      	ldr	r3, [r7, #4]
    3a78:	781a      	ldrb	r2, [r3, #0]
    3a7a:	2314      	movs	r3, #20
    3a7c:	18fb      	adds	r3, r7, r3
    3a7e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3a80:	2329      	movs	r3, #41	; 0x29
    3a82:	18fb      	adds	r3, r7, r3
    3a84:	781b      	ldrb	r3, [r3, #0]
    3a86:	2224      	movs	r2, #36	; 0x24
    3a88:	18ba      	adds	r2, r7, r2
    3a8a:	5cd3      	ldrb	r3, [r2, r3]
    3a8c:	2214      	movs	r2, #20
    3a8e:	18ba      	adds	r2, r7, r2
    3a90:	0011      	movs	r1, r2
    3a92:	0018      	movs	r0, r3
    3a94:	4b5f      	ldr	r3, [pc, #380]	; (3c14 <tc_init+0x350>)
    3a96:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3a98:	2329      	movs	r3, #41	; 0x29
    3a9a:	18fb      	adds	r3, r7, r3
    3a9c:	781b      	ldrb	r3, [r3, #0]
    3a9e:	2224      	movs	r2, #36	; 0x24
    3aa0:	18ba      	adds	r2, r7, r2
    3aa2:	5cd3      	ldrb	r3, [r2, r3]
    3aa4:	0018      	movs	r0, r3
    3aa6:	4b5c      	ldr	r3, [pc, #368]	; (3c18 <tc_init+0x354>)
    3aa8:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
			(uint32_t)config->counter_size |
    3aaa:	687b      	ldr	r3, [r7, #4]
    3aac:	789a      	ldrb	r2, [r3, #2]
			(uint32_t)config->wave_generation |
    3aae:	687b      	ldr	r3, [r7, #4]
    3ab0:	799b      	ldrb	r3, [r3, #6]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
    3ab2:	4313      	orrs	r3, r2
    3ab4:	b2db      	uxtb	r3, r3
    3ab6:	b29a      	uxth	r2, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
    3ab8:	687b      	ldr	r3, [r7, #4]
    3aba:	891b      	ldrh	r3, [r3, #8]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
    3abc:	4313      	orrs	r3, r2
    3abe:	b299      	uxth	r1, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;
    3ac0:	687b      	ldr	r3, [r7, #4]
    3ac2:	889a      	ldrh	r2, [r3, #4]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
    3ac4:	232e      	movs	r3, #46	; 0x2e
    3ac6:	18fb      	adds	r3, r7, r3
    3ac8:	430a      	orrs	r2, r1
    3aca:	801a      	strh	r2, [r3, #0]
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    3acc:	687b      	ldr	r3, [r7, #4]
    3ace:	785b      	ldrb	r3, [r3, #1]
    3ad0:	2b00      	cmp	r3, #0
    3ad2:	d008      	beq.n	3ae6 <tc_init+0x222>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    3ad4:	232e      	movs	r3, #46	; 0x2e
    3ad6:	18fb      	adds	r3, r7, r3
    3ad8:	222e      	movs	r2, #46	; 0x2e
    3ada:	18ba      	adds	r2, r7, r2
    3adc:	8812      	ldrh	r2, [r2, #0]
    3ade:	2180      	movs	r1, #128	; 0x80
    3ae0:	0109      	lsls	r1, r1, #4
    3ae2:	430a      	orrs	r2, r1
    3ae4:	801a      	strh	r2, [r3, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3ae6:	46c0      	nop			; (mov r8, r8)
    3ae8:	68fb      	ldr	r3, [r7, #12]
    3aea:	0018      	movs	r0, r3
    3aec:	4b4b      	ldr	r3, [pc, #300]	; (3c1c <tc_init+0x358>)
    3aee:	4798      	blx	r3
    3af0:	1e03      	subs	r3, r0, #0
    3af2:	d1f9      	bne.n	3ae8 <tc_init+0x224>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    3af4:	68bb      	ldr	r3, [r7, #8]
    3af6:	222e      	movs	r2, #46	; 0x2e
    3af8:	18ba      	adds	r2, r7, r2
    3afa:	8812      	ldrh	r2, [r2, #0]
    3afc:	801a      	strh	r2, [r3, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    3afe:	687b      	ldr	r3, [r7, #4]
    3b00:	7b5b      	ldrb	r3, [r3, #13]
    3b02:	2b00      	cmp	r3, #0
    3b04:	d003      	beq.n	3b0e <tc_init+0x24a>
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    3b06:	232d      	movs	r3, #45	; 0x2d
    3b08:	18fb      	adds	r3, r7, r3
    3b0a:	2204      	movs	r2, #4
    3b0c:	701a      	strb	r2, [r3, #0]
	}

	if (config->count_direction) {
    3b0e:	687b      	ldr	r3, [r7, #4]
    3b10:	7b9b      	ldrb	r3, [r3, #14]
    3b12:	2b00      	cmp	r3, #0
    3b14:	d007      	beq.n	3b26 <tc_init+0x262>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3b16:	232d      	movs	r3, #45	; 0x2d
    3b18:	18fb      	adds	r3, r7, r3
    3b1a:	222d      	movs	r2, #45	; 0x2d
    3b1c:	18ba      	adds	r2, r7, r2
    3b1e:	7812      	ldrb	r2, [r2, #0]
    3b20:	2101      	movs	r1, #1
    3b22:	430a      	orrs	r2, r1
    3b24:	701a      	strb	r2, [r3, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    3b26:	46c0      	nop			; (mov r8, r8)
    3b28:	68fb      	ldr	r3, [r7, #12]
    3b2a:	0018      	movs	r0, r3
    3b2c:	4b3b      	ldr	r3, [pc, #236]	; (3c1c <tc_init+0x358>)
    3b2e:	4798      	blx	r3
    3b30:	1e03      	subs	r3, r0, #0
    3b32:	d1f9      	bne.n	3b28 <tc_init+0x264>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3b34:	68bb      	ldr	r3, [r7, #8]
    3b36:	22ff      	movs	r2, #255	; 0xff
    3b38:	711a      	strb	r2, [r3, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    3b3a:	232d      	movs	r3, #45	; 0x2d
    3b3c:	18fb      	adds	r3, r7, r3
    3b3e:	781b      	ldrb	r3, [r3, #0]
    3b40:	2b00      	cmp	r3, #0
    3b42:	d00b      	beq.n	3b5c <tc_init+0x298>
		while (tc_is_syncing(module_inst)) {
    3b44:	46c0      	nop			; (mov r8, r8)
    3b46:	68fb      	ldr	r3, [r7, #12]
    3b48:	0018      	movs	r0, r3
    3b4a:	4b34      	ldr	r3, [pc, #208]	; (3c1c <tc_init+0x358>)
    3b4c:	4798      	blx	r3
    3b4e:	1e03      	subs	r3, r0, #0
    3b50:	d1f9      	bne.n	3b46 <tc_init+0x282>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3b52:	68bb      	ldr	r3, [r7, #8]
    3b54:	222d      	movs	r2, #45	; 0x2d
    3b56:	18ba      	adds	r2, r7, r2
    3b58:	7812      	ldrb	r2, [r2, #0]
    3b5a:	715a      	strb	r2, [r3, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    3b5c:	232c      	movs	r3, #44	; 0x2c
    3b5e:	18fb      	adds	r3, r7, r3
    3b60:	687a      	ldr	r2, [r7, #4]
    3b62:	7a92      	ldrb	r2, [r2, #10]
    3b64:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    3b66:	232a      	movs	r3, #42	; 0x2a
    3b68:	18fb      	adds	r3, r7, r3
    3b6a:	2200      	movs	r2, #0
    3b6c:	701a      	strb	r2, [r3, #0]
    3b6e:	e01c      	b.n	3baa <tc_init+0x2e6>
		if (config->enable_capture_on_channel[i] == true) {
    3b70:	232a      	movs	r3, #42	; 0x2a
    3b72:	18fb      	adds	r3, r7, r3
    3b74:	781b      	ldrb	r3, [r3, #0]
    3b76:	687a      	ldr	r2, [r7, #4]
    3b78:	18d3      	adds	r3, r2, r3
    3b7a:	7adb      	ldrb	r3, [r3, #11]
    3b7c:	2b00      	cmp	r3, #0
    3b7e:	d00d      	beq.n	3b9c <tc_init+0x2d8>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3b80:	232a      	movs	r3, #42	; 0x2a
    3b82:	18fb      	adds	r3, r7, r3
    3b84:	781b      	ldrb	r3, [r3, #0]
    3b86:	2210      	movs	r2, #16
    3b88:	409a      	lsls	r2, r3
    3b8a:	0013      	movs	r3, r2
    3b8c:	b2d9      	uxtb	r1, r3
    3b8e:	232c      	movs	r3, #44	; 0x2c
    3b90:	18fb      	adds	r3, r7, r3
    3b92:	222c      	movs	r2, #44	; 0x2c
    3b94:	18ba      	adds	r2, r7, r2
    3b96:	7812      	ldrb	r2, [r2, #0]
    3b98:	430a      	orrs	r2, r1
    3b9a:	701a      	strb	r2, [r3, #0]
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    3b9c:	232a      	movs	r3, #42	; 0x2a
    3b9e:	18fb      	adds	r3, r7, r3
    3ba0:	781a      	ldrb	r2, [r3, #0]
    3ba2:	232a      	movs	r3, #42	; 0x2a
    3ba4:	18fb      	adds	r3, r7, r3
    3ba6:	3201      	adds	r2, #1
    3ba8:	701a      	strb	r2, [r3, #0]
    3baa:	232a      	movs	r3, #42	; 0x2a
    3bac:	18fb      	adds	r3, r7, r3
    3bae:	781b      	ldrb	r3, [r3, #0]
    3bb0:	2b01      	cmp	r3, #1
    3bb2:	d9dd      	bls.n	3b70 <tc_init+0x2ac>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3bb4:	46c0      	nop			; (mov r8, r8)
    3bb6:	68fb      	ldr	r3, [r7, #12]
    3bb8:	0018      	movs	r0, r3
    3bba:	4b18      	ldr	r3, [pc, #96]	; (3c1c <tc_init+0x358>)
    3bbc:	4798      	blx	r3
    3bbe:	1e03      	subs	r3, r0, #0
    3bc0:	d1f9      	bne.n	3bb6 <tc_init+0x2f2>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    3bc2:	68bb      	ldr	r3, [r7, #8]
    3bc4:	222c      	movs	r2, #44	; 0x2c
    3bc6:	18ba      	adds	r2, r7, r2
    3bc8:	7812      	ldrb	r2, [r2, #0]
    3bca:	719a      	strb	r2, [r3, #6]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3bcc:	46c0      	nop			; (mov r8, r8)
    3bce:	68fb      	ldr	r3, [r7, #12]
    3bd0:	0018      	movs	r0, r3
    3bd2:	4b12      	ldr	r3, [pc, #72]	; (3c1c <tc_init+0x358>)
    3bd4:	4798      	blx	r3
    3bd6:	1e03      	subs	r3, r0, #0
    3bd8:	d1f9      	bne.n	3bce <tc_init+0x30a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3bda:	68fb      	ldr	r3, [r7, #12]
    3bdc:	791b      	ldrb	r3, [r3, #4]
    3bde:	2b04      	cmp	r3, #4
    3be0:	d01e      	beq.n	3c20 <tc_init+0x35c>
    3be2:	2b08      	cmp	r3, #8
    3be4:	d100      	bne.n	3be8 <tc_init+0x324>
    3be6:	e070      	b.n	3cca <tc_init+0x406>
    3be8:	2b00      	cmp	r3, #0
    3bea:	d04b      	beq.n	3c84 <tc_init+0x3c0>
    3bec:	e090      	b.n	3d10 <tc_init+0x44c>
    3bee:	46c0      	nop			; (mov r8, r8)
    3bf0:	0000387d 	.word	0x0000387d
    3bf4:	0000f550 	.word	0x0000f550
    3bf8:	0000e491 	.word	0x0000e491
    3bfc:	0000f554 	.word	0x0000f554
    3c00:	20001080 	.word	0x20001080
    3c04:	0000382d 	.word	0x0000382d
    3c08:	0000b8b1 	.word	0x0000b8b1
    3c0c:	000037d1 	.word	0x000037d1
    3c10:	000037b9 	.word	0x000037b9
    3c14:	0000b5c5 	.word	0x0000b5c5
    3c18:	0000b609 	.word	0x0000b609
    3c1c:	00003855 	.word	0x00003855
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    3c20:	46c0      	nop			; (mov r8, r8)
    3c22:	68fb      	ldr	r3, [r7, #12]
    3c24:	0018      	movs	r0, r3
    3c26:	4b3d      	ldr	r3, [pc, #244]	; (3d1c <tc_init+0x458>)
    3c28:	4798      	blx	r3
    3c2a:	1e03      	subs	r3, r0, #0
    3c2c:	d1f9      	bne.n	3c22 <tc_init+0x35e>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    3c2e:	687b      	ldr	r3, [r7, #4]
    3c30:	2228      	movs	r2, #40	; 0x28
    3c32:	5c9a      	ldrb	r2, [r3, r2]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    3c34:	68bb      	ldr	r3, [r7, #8]
    3c36:	741a      	strb	r2, [r3, #16]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    3c38:	46c0      	nop			; (mov r8, r8)
    3c3a:	68fb      	ldr	r3, [r7, #12]
    3c3c:	0018      	movs	r0, r3
    3c3e:	4b37      	ldr	r3, [pc, #220]	; (3d1c <tc_init+0x458>)
    3c40:	4798      	blx	r3
    3c42:	1e03      	subs	r3, r0, #0
    3c44:	d1f9      	bne.n	3c3a <tc_init+0x376>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    3c46:	687b      	ldr	r3, [r7, #4]
    3c48:	2229      	movs	r2, #41	; 0x29
    3c4a:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    3c4c:	68bb      	ldr	r3, [r7, #8]
    3c4e:	751a      	strb	r2, [r3, #20]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    3c50:	46c0      	nop			; (mov r8, r8)
    3c52:	68fb      	ldr	r3, [r7, #12]
    3c54:	0018      	movs	r0, r3
    3c56:	4b31      	ldr	r3, [pc, #196]	; (3d1c <tc_init+0x458>)
    3c58:	4798      	blx	r3
    3c5a:	1e03      	subs	r3, r0, #0
    3c5c:	d1f9      	bne.n	3c52 <tc_init+0x38e>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    3c5e:	687b      	ldr	r3, [r7, #4]
    3c60:	222a      	movs	r2, #42	; 0x2a
    3c62:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    3c64:	68bb      	ldr	r3, [r7, #8]
    3c66:	761a      	strb	r2, [r3, #24]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3c68:	46c0      	nop			; (mov r8, r8)
    3c6a:	68fb      	ldr	r3, [r7, #12]
    3c6c:	0018      	movs	r0, r3
    3c6e:	4b2b      	ldr	r3, [pc, #172]	; (3d1c <tc_init+0x458>)
    3c70:	4798      	blx	r3
    3c72:	1e03      	subs	r3, r0, #0
    3c74:	d1f9      	bne.n	3c6a <tc_init+0x3a6>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    3c76:	687b      	ldr	r3, [r7, #4]
    3c78:	222b      	movs	r2, #43	; 0x2b
    3c7a:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    3c7c:	68bb      	ldr	r3, [r7, #8]
    3c7e:	765a      	strb	r2, [r3, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    3c80:	2300      	movs	r3, #0
    3c82:	e046      	b.n	3d12 <tc_init+0x44e>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    3c84:	46c0      	nop			; (mov r8, r8)
    3c86:	68fb      	ldr	r3, [r7, #12]
    3c88:	0018      	movs	r0, r3
    3c8a:	4b24      	ldr	r3, [pc, #144]	; (3d1c <tc_init+0x458>)
    3c8c:	4798      	blx	r3
    3c8e:	1e03      	subs	r3, r0, #0
    3c90:	d1f9      	bne.n	3c86 <tc_init+0x3c2>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    3c92:	687b      	ldr	r3, [r7, #4]
    3c94:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    3c96:	68bb      	ldr	r3, [r7, #8]
    3c98:	821a      	strh	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    3c9a:	46c0      	nop			; (mov r8, r8)
    3c9c:	68fb      	ldr	r3, [r7, #12]
    3c9e:	0018      	movs	r0, r3
    3ca0:	4b1e      	ldr	r3, [pc, #120]	; (3d1c <tc_init+0x458>)
    3ca2:	4798      	blx	r3
    3ca4:	1e03      	subs	r3, r0, #0
    3ca6:	d1f9      	bne.n	3c9c <tc_init+0x3d8>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    3ca8:	687b      	ldr	r3, [r7, #4]
    3caa:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    3cac:	68bb      	ldr	r3, [r7, #8]
    3cae:	831a      	strh	r2, [r3, #24]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3cb0:	46c0      	nop			; (mov r8, r8)
    3cb2:	68fb      	ldr	r3, [r7, #12]
    3cb4:	0018      	movs	r0, r3
    3cb6:	4b19      	ldr	r3, [pc, #100]	; (3d1c <tc_init+0x458>)
    3cb8:	4798      	blx	r3
    3cba:	1e03      	subs	r3, r0, #0
    3cbc:	d1f9      	bne.n	3cb2 <tc_init+0x3ee>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3cbe:	687b      	ldr	r3, [r7, #4]
    3cc0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    3cc2:	68bb      	ldr	r3, [r7, #8]
    3cc4:	835a      	strh	r2, [r3, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    3cc6:	2300      	movs	r3, #0
    3cc8:	e023      	b.n	3d12 <tc_init+0x44e>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    3cca:	46c0      	nop			; (mov r8, r8)
    3ccc:	68fb      	ldr	r3, [r7, #12]
    3cce:	0018      	movs	r0, r3
    3cd0:	4b12      	ldr	r3, [pc, #72]	; (3d1c <tc_init+0x458>)
    3cd2:	4798      	blx	r3
    3cd4:	1e03      	subs	r3, r0, #0
    3cd6:	d1f9      	bne.n	3ccc <tc_init+0x408>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    3cd8:	687b      	ldr	r3, [r7, #4]
    3cda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3cdc:	68bb      	ldr	r3, [r7, #8]
    3cde:	611a      	str	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    3ce0:	46c0      	nop			; (mov r8, r8)
    3ce2:	68fb      	ldr	r3, [r7, #12]
    3ce4:	0018      	movs	r0, r3
    3ce6:	4b0d      	ldr	r3, [pc, #52]	; (3d1c <tc_init+0x458>)
    3ce8:	4798      	blx	r3
    3cea:	1e03      	subs	r3, r0, #0
    3cec:	d1f9      	bne.n	3ce2 <tc_init+0x41e>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
					config->counter_32_bit.compare_capture_channel[0];
    3cee:	687b      	ldr	r3, [r7, #4]
    3cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    3cf2:	68bb      	ldr	r3, [r7, #8]
    3cf4:	619a      	str	r2, [r3, #24]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3cf6:	46c0      	nop			; (mov r8, r8)
    3cf8:	68fb      	ldr	r3, [r7, #12]
    3cfa:	0018      	movs	r0, r3
    3cfc:	4b07      	ldr	r3, [pc, #28]	; (3d1c <tc_init+0x458>)
    3cfe:	4798      	blx	r3
    3d00:	1e03      	subs	r3, r0, #0
    3d02:	d1f9      	bne.n	3cf8 <tc_init+0x434>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    3d04:	687b      	ldr	r3, [r7, #4]
    3d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    3d08:	68bb      	ldr	r3, [r7, #8]
    3d0a:	61da      	str	r2, [r3, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3d0c:	2300      	movs	r3, #0
    3d0e:	e000      	b.n	3d12 <tc_init+0x44e>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    3d10:	2317      	movs	r3, #23
}
    3d12:	0018      	movs	r0, r3
    3d14:	46bd      	mov	sp, r7
    3d16:	b00d      	add	sp, #52	; 0x34
    3d18:	bd90      	pop	{r4, r7, pc}
    3d1a:	46c0      	nop			; (mov r8, r8)
    3d1c:	00003855 	.word	0x00003855

00003d20 <tc_get_count_value>:
 *
 * \return Count value of the specified TC module.
 */
uint32_t tc_get_count_value(
		const struct tc_module *const module_inst)
{
    3d20:	b580      	push	{r7, lr}
    3d22:	b084      	sub	sp, #16
    3d24:	af00      	add	r7, sp, #0
    3d26:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3d28:	687b      	ldr	r3, [r7, #4]
    3d2a:	681b      	ldr	r3, [r3, #0]
    3d2c:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    3d2e:	46c0      	nop			; (mov r8, r8)
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	0018      	movs	r0, r3
    3d34:	4b0e      	ldr	r3, [pc, #56]	; (3d70 <tc_get_count_value+0x50>)
    3d36:	4798      	blx	r3
    3d38:	1e03      	subs	r3, r0, #0
    3d3a:	d1f9      	bne.n	3d30 <tc_get_count_value+0x10>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    3d3c:	687b      	ldr	r3, [r7, #4]
    3d3e:	791b      	ldrb	r3, [r3, #4]
    3d40:	2b04      	cmp	r3, #4
    3d42:	d004      	beq.n	3d4e <tc_get_count_value+0x2e>
    3d44:	2b08      	cmp	r3, #8
    3d46:	d00a      	beq.n	3d5e <tc_get_count_value+0x3e>
    3d48:	2b00      	cmp	r3, #0
    3d4a:	d004      	beq.n	3d56 <tc_get_count_value+0x36>
    3d4c:	e00a      	b.n	3d64 <tc_get_count_value+0x44>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    3d4e:	68fb      	ldr	r3, [r7, #12]
    3d50:	7c1b      	ldrb	r3, [r3, #16]
    3d52:	b2db      	uxtb	r3, r3
    3d54:	e007      	b.n	3d66 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    3d56:	68fb      	ldr	r3, [r7, #12]
    3d58:	8a1b      	ldrh	r3, [r3, #16]
    3d5a:	b29b      	uxth	r3, r3
    3d5c:	e003      	b.n	3d66 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    3d5e:	68fb      	ldr	r3, [r7, #12]
    3d60:	691b      	ldr	r3, [r3, #16]
    3d62:	e000      	b.n	3d66 <tc_get_count_value+0x46>
	}

	Assert(false);
	return 0;
    3d64:	2300      	movs	r3, #0
}
    3d66:	0018      	movs	r0, r3
    3d68:	46bd      	mov	sp, r7
    3d6a:	b004      	add	sp, #16
    3d6c:	bd80      	pop	{r7, pc}
    3d6e:	46c0      	nop			; (mov r8, r8)
    3d70:	00003855 	.word	0x00003855

00003d74 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    3d74:	b580      	push	{r7, lr}
    3d76:	b086      	sub	sp, #24
    3d78:	af00      	add	r7, sp, #0
    3d7a:	60f8      	str	r0, [r7, #12]
    3d7c:	607a      	str	r2, [r7, #4]
    3d7e:	230b      	movs	r3, #11
    3d80:	18fb      	adds	r3, r7, r3
    3d82:	1c0a      	adds	r2, r1, #0
    3d84:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3d86:	68fb      	ldr	r3, [r7, #12]
    3d88:	681b      	ldr	r3, [r3, #0]
    3d8a:	617b      	str	r3, [r7, #20]

	while (tc_is_syncing(module_inst)) {
    3d8c:	46c0      	nop			; (mov r8, r8)
    3d8e:	68fb      	ldr	r3, [r7, #12]
    3d90:	0018      	movs	r0, r3
    3d92:	4b20      	ldr	r3, [pc, #128]	; (3e14 <tc_set_compare_value+0xa0>)
    3d94:	4798      	blx	r3
    3d96:	1e03      	subs	r3, r0, #0
    3d98:	d1f9      	bne.n	3d8e <tc_set_compare_value+0x1a>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    3d9a:	68fb      	ldr	r3, [r7, #12]
    3d9c:	791b      	ldrb	r3, [r3, #4]
    3d9e:	2b04      	cmp	r3, #4
    3da0:	d004      	beq.n	3dac <tc_set_compare_value+0x38>
    3da2:	2b08      	cmp	r3, #8
    3da4:	d022      	beq.n	3dec <tc_set_compare_value+0x78>
    3da6:	2b00      	cmp	r3, #0
    3da8:	d010      	beq.n	3dcc <tc_set_compare_value+0x58>
    3daa:	e02e      	b.n	3e0a <tc_set_compare_value+0x96>
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    3dac:	230b      	movs	r3, #11
    3dae:	18fb      	adds	r3, r7, r3
    3db0:	781b      	ldrb	r3, [r3, #0]
    3db2:	2b01      	cmp	r3, #1
    3db4:	d80a      	bhi.n	3dcc <tc_set_compare_value+0x58>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    3db6:	230b      	movs	r3, #11
    3db8:	18fb      	adds	r3, r7, r3
    3dba:	781b      	ldrb	r3, [r3, #0]
						(uint8_t)compare;
    3dbc:	687a      	ldr	r2, [r7, #4]
    3dbe:	b2d1      	uxtb	r1, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    3dc0:	697a      	ldr	r2, [r7, #20]
    3dc2:	18d3      	adds	r3, r2, r3
    3dc4:	1c0a      	adds	r2, r1, #0
    3dc6:	761a      	strb	r2, [r3, #24]
						(uint8_t)compare;
				return STATUS_OK;
    3dc8:	2300      	movs	r3, #0
    3dca:	e01f      	b.n	3e0c <tc_set_compare_value+0x98>
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    3dcc:	230b      	movs	r3, #11
    3dce:	18fb      	adds	r3, r7, r3
    3dd0:	781b      	ldrb	r3, [r3, #0]
    3dd2:	2b01      	cmp	r3, #1
    3dd4:	d80a      	bhi.n	3dec <tc_set_compare_value+0x78>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    3dd6:	230b      	movs	r3, #11
    3dd8:	18fb      	adds	r3, r7, r3
    3dda:	781a      	ldrb	r2, [r3, #0]
						(uint16_t)compare;
    3ddc:	687b      	ldr	r3, [r7, #4]
    3dde:	b299      	uxth	r1, r3
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    3de0:	697b      	ldr	r3, [r7, #20]
    3de2:	320c      	adds	r2, #12
    3de4:	0052      	lsls	r2, r2, #1
    3de6:	52d1      	strh	r1, [r2, r3]
						(uint16_t)compare;
				return STATUS_OK;
    3de8:	2300      	movs	r3, #0
    3dea:	e00f      	b.n	3e0c <tc_set_compare_value+0x98>
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    3dec:	230b      	movs	r3, #11
    3dee:	18fb      	adds	r3, r7, r3
    3df0:	781b      	ldrb	r3, [r3, #0]
    3df2:	2b01      	cmp	r3, #1
    3df4:	d809      	bhi.n	3e0a <tc_set_compare_value+0x96>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    3df6:	230b      	movs	r3, #11
    3df8:	18fb      	adds	r3, r7, r3
    3dfa:	781a      	ldrb	r2, [r3, #0]
    3dfc:	697b      	ldr	r3, [r7, #20]
    3dfe:	3206      	adds	r2, #6
    3e00:	0092      	lsls	r2, r2, #2
    3e02:	6879      	ldr	r1, [r7, #4]
    3e04:	50d1      	str	r1, [r2, r3]
						(uint32_t)compare;
				return STATUS_OK;
    3e06:	2300      	movs	r3, #0
    3e08:	e000      	b.n	3e0c <tc_set_compare_value+0x98>
			}
	}

	return STATUS_ERR_INVALID_ARG;
    3e0a:	2317      	movs	r3, #23
}
    3e0c:	0018      	movs	r0, r3
    3e0e:	46bd      	mov	sp, r7
    3e10:	b006      	add	sp, #24
    3e12:	bd80      	pop	{r7, pc}
    3e14:	00003855 	.word	0x00003855

00003e18 <APP_CommandsInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void APP_CommandsInit(void)
{
    3e18:	b580      	push	{r7, lr}
    3e1a:	b082      	sub	sp, #8
    3e1c:	af00      	add	r7, sp, #0
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3e1e:	4b27      	ldr	r3, [pc, #156]	; (3ebc <APP_CommandsInit+0xa4>)
    3e20:	2200      	movs	r2, #0
    3e22:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler
		= appCmdIdentifyDurationTimerHandler;
    3e24:	4b25      	ldr	r3, [pc, #148]	; (3ebc <APP_CommandsInit+0xa4>)
    3e26:	4a26      	ldr	r2, [pc, #152]	; (3ec0 <APP_CommandsInit+0xa8>)
    3e28:	611a      	str	r2, [r3, #16]

	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    3e2a:	4b26      	ldr	r3, [pc, #152]	; (3ec4 <APP_CommandsInit+0xac>)
    3e2c:	2201      	movs	r2, #1
    3e2e:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    3e30:	4b24      	ldr	r3, [pc, #144]	; (3ec4 <APP_CommandsInit+0xac>)
    3e32:	4a25      	ldr	r2, [pc, #148]	; (3ec8 <APP_CommandsInit+0xb0>)
    3e34:	611a      	str	r2, [r3, #16]

	appCmdInProgress = NULL;
    3e36:	4b25      	ldr	r3, [pc, #148]	; (3ecc <APP_CommandsInit+0xb4>)
    3e38:	2200      	movs	r2, #0
    3e3a:	601a      	str	r2, [r3, #0]
	appCmdDataReq.dstAddr = 0;
    3e3c:	4b24      	ldr	r3, [pc, #144]	; (3ed0 <APP_CommandsInit+0xb8>)
    3e3e:	2200      	movs	r2, #0
    3e40:	815a      	strh	r2, [r3, #10]
	appCmdDataReq.dstEndpoint = APP_CMD_ENDPOINT;
    3e42:	4b23      	ldr	r3, [pc, #140]	; (3ed0 <APP_CommandsInit+0xb8>)
    3e44:	2202      	movs	r2, #2
    3e46:	731a      	strb	r2, [r3, #12]
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
    3e48:	4b21      	ldr	r3, [pc, #132]	; (3ed0 <APP_CommandsInit+0xb8>)
    3e4a:	2202      	movs	r2, #2
    3e4c:	735a      	strb	r2, [r3, #13]
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
    3e4e:	4b20      	ldr	r3, [pc, #128]	; (3ed0 <APP_CommandsInit+0xb8>)
    3e50:	2202      	movs	r2, #2
    3e52:	739a      	strb	r2, [r3, #14]
	appCmdDataReq.confirm = appCmdDataConf;
    3e54:	4b1e      	ldr	r3, [pc, #120]	; (3ed0 <APP_CommandsInit+0xb8>)
    3e56:	4a1f      	ldr	r2, [pc, #124]	; (3ed4 <APP_CommandsInit+0xbc>)
    3e58:	619a      	str	r2, [r3, #24]

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    3e5a:	1dfb      	adds	r3, r7, #7
    3e5c:	2200      	movs	r2, #0
    3e5e:	701a      	strb	r2, [r3, #0]
    3e60:	e01f      	b.n	3ea2 <APP_CommandsInit+0x8a>
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
    3e62:	1dfb      	adds	r3, r7, #7
    3e64:	7819      	ldrb	r1, [r3, #0]
    3e66:	4a1c      	ldr	r2, [pc, #112]	; (3ed8 <APP_CommandsInit+0xc0>)
    3e68:	000b      	movs	r3, r1
    3e6a:	00db      	lsls	r3, r3, #3
    3e6c:	185b      	adds	r3, r3, r1
    3e6e:	5c99      	ldrb	r1, [r3, r2]
    3e70:	2001      	movs	r0, #1
    3e72:	4240      	negs	r0, r0
    3e74:	4301      	orrs	r1, r0
    3e76:	5499      	strb	r1, [r3, r2]
    3e78:	18d3      	adds	r3, r2, r3
    3e7a:	785a      	ldrb	r2, [r3, #1]
    3e7c:	2101      	movs	r1, #1
    3e7e:	4249      	negs	r1, r1
    3e80:	430a      	orrs	r2, r1
    3e82:	705a      	strb	r2, [r3, #1]
		appCmdPendingTable[i].ready = false;
    3e84:	1dfb      	adds	r3, r7, #7
    3e86:	781a      	ldrb	r2, [r3, #0]
    3e88:	4913      	ldr	r1, [pc, #76]	; (3ed8 <APP_CommandsInit+0xc0>)
    3e8a:	0013      	movs	r3, r2
    3e8c:	00db      	lsls	r3, r3, #3
    3e8e:	189b      	adds	r3, r3, r2
    3e90:	18cb      	adds	r3, r1, r3
    3e92:	3303      	adds	r3, #3
    3e94:	2200      	movs	r2, #0
    3e96:	701a      	strb	r2, [r3, #0]
	appCmdDataReq.dstEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
	appCmdDataReq.confirm = appCmdDataConf;

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    3e98:	1dfb      	adds	r3, r7, #7
    3e9a:	781a      	ldrb	r2, [r3, #0]
    3e9c:	1dfb      	adds	r3, r7, #7
    3e9e:	3201      	adds	r2, #1
    3ea0:	701a      	strb	r2, [r3, #0]
    3ea2:	1dfb      	adds	r3, r7, #7
    3ea4:	781b      	ldrb	r3, [r3, #0]
    3ea6:	2b04      	cmp	r3, #4
    3ea8:	d9db      	bls.n	3e62 <APP_CommandsInit+0x4a>
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
		appCmdPendingTable[i].ready = false;
	}

	NWK_OpenEndpoint(APP_CMD_ENDPOINT, appCmdDataInd);
    3eaa:	4b0c      	ldr	r3, [pc, #48]	; (3edc <APP_CommandsInit+0xc4>)
    3eac:	0019      	movs	r1, r3
    3eae:	2002      	movs	r0, #2
    3eb0:	4b0b      	ldr	r3, [pc, #44]	; (3ee0 <APP_CommandsInit+0xc8>)
    3eb2:	4798      	blx	r3
}
    3eb4:	46c0      	nop			; (mov r8, r8)
    3eb6:	46bd      	mov	sp, r7
    3eb8:	b002      	add	sp, #8
    3eba:	bd80      	pop	{r7, pc}
    3ebc:	200000d8 	.word	0x200000d8
    3ec0:	000040c5 	.word	0x000040c5
    3ec4:	200000ec 	.word	0x200000ec
    3ec8:	000040ed 	.word	0x000040ed
    3ecc:	20000130 	.word	0x20000130
    3ed0:	20000134 	.word	0x20000134
    3ed4:	00003f31 	.word	0x00003f31
    3ed8:	20000100 	.word	0x20000100
    3edc:	00003fdd 	.word	0x00003fdd
    3ee0:	00006b2d 	.word	0x00006b2d

00003ee4 <appCmdDataRequest>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataRequest(AppCmdPendingTableEntry_t *entry)
{
    3ee4:	b580      	push	{r7, lr}
    3ee6:	b082      	sub	sp, #8
    3ee8:	af00      	add	r7, sp, #0
    3eea:	6078      	str	r0, [r7, #4]
	appCmdInProgress = entry;
    3eec:	4b0d      	ldr	r3, [pc, #52]	; (3f24 <appCmdDataRequest+0x40>)
    3eee:	687a      	ldr	r2, [r7, #4]
    3ef0:	601a      	str	r2, [r3, #0]

	appCmdDataReq.dstAddr = entry->addr;
    3ef2:	687b      	ldr	r3, [r7, #4]
    3ef4:	781a      	ldrb	r2, [r3, #0]
    3ef6:	785b      	ldrb	r3, [r3, #1]
    3ef8:	021b      	lsls	r3, r3, #8
    3efa:	4313      	orrs	r3, r2
    3efc:	b29a      	uxth	r2, r3
    3efe:	4b0a      	ldr	r3, [pc, #40]	; (3f28 <appCmdDataRequest+0x44>)
    3f00:	815a      	strh	r2, [r3, #10]
	appCmdDataReq.data = &entry->payload;
    3f02:	687b      	ldr	r3, [r7, #4]
    3f04:	1d1a      	adds	r2, r3, #4
    3f06:	4b08      	ldr	r3, [pc, #32]	; (3f28 <appCmdDataRequest+0x44>)
    3f08:	611a      	str	r2, [r3, #16]
	appCmdDataReq.size = entry->size;
    3f0a:	687b      	ldr	r3, [r7, #4]
    3f0c:	789a      	ldrb	r2, [r3, #2]
    3f0e:	4b06      	ldr	r3, [pc, #24]	; (3f28 <appCmdDataRequest+0x44>)
    3f10:	751a      	strb	r2, [r3, #20]
	NWK_DataReq(&appCmdDataReq);
    3f12:	4b05      	ldr	r3, [pc, #20]	; (3f28 <appCmdDataRequest+0x44>)
    3f14:	0018      	movs	r0, r3
    3f16:	4b05      	ldr	r3, [pc, #20]	; (3f2c <appCmdDataRequest+0x48>)
    3f18:	4798      	blx	r3
}
    3f1a:	46c0      	nop			; (mov r8, r8)
    3f1c:	46bd      	mov	sp, r7
    3f1e:	b002      	add	sp, #8
    3f20:	bd80      	pop	{r7, pc}
    3f22:	46c0      	nop			; (mov r8, r8)
    3f24:	20000130 	.word	0x20000130
    3f28:	20000134 	.word	0x20000134
    3f2c:	00006c19 	.word	0x00006c19

00003f30 <appCmdDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(NWK_DataReq_t *req)
{
    3f30:	b580      	push	{r7, lr}
    3f32:	b082      	sub	sp, #8
    3f34:	af00      	add	r7, sp, #0
    3f36:	6078      	str	r0, [r7, #4]
	appCmdInProgress->addr = APP_CMD_INVALID_ADDR;
    3f38:	4b0c      	ldr	r3, [pc, #48]	; (3f6c <appCmdDataConf+0x3c>)
    3f3a:	681b      	ldr	r3, [r3, #0]
    3f3c:	781a      	ldrb	r2, [r3, #0]
    3f3e:	2101      	movs	r1, #1
    3f40:	4249      	negs	r1, r1
    3f42:	430a      	orrs	r2, r1
    3f44:	701a      	strb	r2, [r3, #0]
    3f46:	785a      	ldrb	r2, [r3, #1]
    3f48:	2101      	movs	r1, #1
    3f4a:	4249      	negs	r1, r1
    3f4c:	430a      	orrs	r2, r1
    3f4e:	705a      	strb	r2, [r3, #1]
	appCmdInProgress->ready = false;
    3f50:	4b06      	ldr	r3, [pc, #24]	; (3f6c <appCmdDataConf+0x3c>)
    3f52:	681b      	ldr	r3, [r3, #0]
    3f54:	2200      	movs	r2, #0
    3f56:	70da      	strb	r2, [r3, #3]
	appCmdInProgress = NULL;
    3f58:	4b04      	ldr	r3, [pc, #16]	; (3f6c <appCmdDataConf+0x3c>)
    3f5a:	2200      	movs	r2, #0
    3f5c:	601a      	str	r2, [r3, #0]

	appCmdCheckPendingTable();
    3f5e:	4b04      	ldr	r3, [pc, #16]	; (3f70 <appCmdDataConf+0x40>)
    3f60:	4798      	blx	r3

	(void)req;
}
    3f62:	46c0      	nop			; (mov r8, r8)
    3f64:	46bd      	mov	sp, r7
    3f66:	b002      	add	sp, #8
    3f68:	bd80      	pop	{r7, pc}
    3f6a:	46c0      	nop			; (mov r8, r8)
    3f6c:	20000130 	.word	0x20000130
    3f70:	00003f75 	.word	0x00003f75

00003f74 <appCmdCheckPendingTable>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdCheckPendingTable(void)
{
    3f74:	b580      	push	{r7, lr}
    3f76:	b082      	sub	sp, #8
    3f78:	af00      	add	r7, sp, #0
	if (appCmdInProgress) {
    3f7a:	4b15      	ldr	r3, [pc, #84]	; (3fd0 <appCmdCheckPendingTable+0x5c>)
    3f7c:	681b      	ldr	r3, [r3, #0]
    3f7e:	2b00      	cmp	r3, #0
    3f80:	d122      	bne.n	3fc8 <appCmdCheckPendingTable+0x54>
		return;
	}

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    3f82:	1dfb      	adds	r3, r7, #7
    3f84:	2200      	movs	r2, #0
    3f86:	701a      	strb	r2, [r3, #0]
    3f88:	e019      	b.n	3fbe <appCmdCheckPendingTable+0x4a>
		if (appCmdPendingTable[i].ready) {
    3f8a:	1dfb      	adds	r3, r7, #7
    3f8c:	781a      	ldrb	r2, [r3, #0]
    3f8e:	4911      	ldr	r1, [pc, #68]	; (3fd4 <appCmdCheckPendingTable+0x60>)
    3f90:	0013      	movs	r3, r2
    3f92:	00db      	lsls	r3, r3, #3
    3f94:	189b      	adds	r3, r3, r2
    3f96:	18cb      	adds	r3, r1, r3
    3f98:	3303      	adds	r3, #3
    3f9a:	781b      	ldrb	r3, [r3, #0]
    3f9c:	2b00      	cmp	r3, #0
    3f9e:	d009      	beq.n	3fb4 <appCmdCheckPendingTable+0x40>
			appCmdDataRequest(&appCmdPendingTable[i]);
    3fa0:	1dfb      	adds	r3, r7, #7
    3fa2:	781a      	ldrb	r2, [r3, #0]
    3fa4:	0013      	movs	r3, r2
    3fa6:	00db      	lsls	r3, r3, #3
    3fa8:	189b      	adds	r3, r3, r2
    3faa:	4a0a      	ldr	r2, [pc, #40]	; (3fd4 <appCmdCheckPendingTable+0x60>)
    3fac:	189b      	adds	r3, r3, r2
    3fae:	0018      	movs	r0, r3
    3fb0:	4b09      	ldr	r3, [pc, #36]	; (3fd8 <appCmdCheckPendingTable+0x64>)
    3fb2:	4798      	blx	r3
{
	if (appCmdInProgress) {
		return;
	}

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    3fb4:	1dfb      	adds	r3, r7, #7
    3fb6:	781a      	ldrb	r2, [r3, #0]
    3fb8:	1dfb      	adds	r3, r7, #7
    3fba:	3201      	adds	r2, #1
    3fbc:	701a      	strb	r2, [r3, #0]
    3fbe:	1dfb      	adds	r3, r7, #7
    3fc0:	781b      	ldrb	r3, [r3, #0]
    3fc2:	2b04      	cmp	r3, #4
    3fc4:	d9e1      	bls.n	3f8a <appCmdCheckPendingTable+0x16>
    3fc6:	e000      	b.n	3fca <appCmdCheckPendingTable+0x56>
/*************************************************************************//**
*****************************************************************************/
static void appCmdCheckPendingTable(void)
{
	if (appCmdInProgress) {
		return;
    3fc8:	46c0      	nop			; (mov r8, r8)
	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		if (appCmdPendingTable[i].ready) {
			appCmdDataRequest(&appCmdPendingTable[i]);
		}
	}
}
    3fca:	46bd      	mov	sp, r7
    3fcc:	b002      	add	sp, #8
    3fce:	bd80      	pop	{r7, pc}
    3fd0:	20000130 	.word	0x20000130
    3fd4:	20000100 	.word	0x20000100
    3fd8:	00003ee5 	.word	0x00003ee5

00003fdc <appCmdDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool appCmdDataInd(NWK_DataInd_t *ind)
{
    3fdc:	b580      	push	{r7, lr}
    3fde:	b082      	sub	sp, #8
    3fe0:	af00      	add	r7, sp, #0
    3fe2:	6078      	str	r0, [r7, #4]
	return appCmdHandle(ind->data, ind->size);
    3fe4:	687b      	ldr	r3, [r7, #4]
    3fe6:	689a      	ldr	r2, [r3, #8]
    3fe8:	687b      	ldr	r3, [r7, #4]
    3fea:	7b1b      	ldrb	r3, [r3, #12]
    3fec:	0019      	movs	r1, r3
    3fee:	0010      	movs	r0, r2
    3ff0:	4b03      	ldr	r3, [pc, #12]	; (4000 <appCmdDataInd+0x24>)
    3ff2:	4798      	blx	r3
    3ff4:	0003      	movs	r3, r0
}
    3ff6:	0018      	movs	r0, r3
    3ff8:	46bd      	mov	sp, r7
    3ffa:	b002      	add	sp, #8
    3ffc:	bd80      	pop	{r7, pc}
    3ffe:	46c0      	nop			; (mov r8, r8)
    4000:	00004005 	.word	0x00004005

00004004 <appCmdHandle>:

/*************************************************************************//**
*****************************************************************************/
static bool appCmdHandle(uint8_t *data, uint8_t size)
{
    4004:	b580      	push	{r7, lr}
    4006:	b084      	sub	sp, #16
    4008:	af00      	add	r7, sp, #0
    400a:	6078      	str	r0, [r7, #4]
    400c:	000a      	movs	r2, r1
    400e:	1cfb      	adds	r3, r7, #3
    4010:	701a      	strb	r2, [r3, #0]
	AppCmdHeader_t *header = (AppCmdHeader_t *)data;
    4012:	687b      	ldr	r3, [r7, #4]
    4014:	60fb      	str	r3, [r7, #12]

	if (size < sizeof(AppCmdHeader_t)) {
    4016:	1cfb      	adds	r3, r7, #3
    4018:	781b      	ldrb	r3, [r3, #0]
    401a:	2b00      	cmp	r3, #0
    401c:	d101      	bne.n	4022 <appCmdHandle+0x1e>
		return false;
    401e:	2300      	movs	r3, #0
    4020:	e03e      	b.n	40a0 <appCmdHandle+0x9c>
	}

	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    4022:	68fb      	ldr	r3, [r7, #12]
    4024:	781b      	ldrb	r3, [r3, #0]
    4026:	2b10      	cmp	r3, #16
    4028:	d139      	bne.n	409e <appCmdHandle+0x9a>
		AppCmdIdentify_t *req = (AppCmdIdentify_t *)data;
    402a:	687b      	ldr	r3, [r7, #4]
    402c:	60bb      	str	r3, [r7, #8]

		if (sizeof(AppCmdIdentify_t) != size) {
    402e:	1cfb      	adds	r3, r7, #3
    4030:	781b      	ldrb	r3, [r3, #0]
    4032:	2b05      	cmp	r3, #5
    4034:	d001      	beq.n	403a <appCmdHandle+0x36>
			return false;
    4036:	2300      	movs	r3, #0
    4038:	e032      	b.n	40a0 <appCmdHandle+0x9c>
		}

		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    403a:	4b1b      	ldr	r3, [pc, #108]	; (40a8 <appCmdHandle+0xa4>)
    403c:	0018      	movs	r0, r3
    403e:	4b1b      	ldr	r3, [pc, #108]	; (40ac <appCmdHandle+0xa8>)
    4040:	4798      	blx	r3
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    4042:	4b1b      	ldr	r3, [pc, #108]	; (40b0 <appCmdHandle+0xac>)
    4044:	0018      	movs	r0, r3
    4046:	4b19      	ldr	r3, [pc, #100]	; (40ac <appCmdHandle+0xa8>)
    4048:	4798      	blx	r3

		appCmdIdentifyDurationTimer.interval = req->duration;
    404a:	68bb      	ldr	r3, [r7, #8]
    404c:	785a      	ldrb	r2, [r3, #1]
    404e:	789b      	ldrb	r3, [r3, #2]
    4050:	021b      	lsls	r3, r3, #8
    4052:	4313      	orrs	r3, r2
    4054:	b29b      	uxth	r3, r3
    4056:	001a      	movs	r2, r3
    4058:	4b13      	ldr	r3, [pc, #76]	; (40a8 <appCmdHandle+0xa4>)
    405a:	609a      	str	r2, [r3, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    405c:	4b12      	ldr	r3, [pc, #72]	; (40a8 <appCmdHandle+0xa4>)
    405e:	2200      	movs	r2, #0
    4060:	731a      	strb	r2, [r3, #12]
		appCmdIdentifyDurationTimer.handler
			= appCmdIdentifyDurationTimerHandler;
    4062:	4b11      	ldr	r3, [pc, #68]	; (40a8 <appCmdHandle+0xa4>)
    4064:	4a13      	ldr	r2, [pc, #76]	; (40b4 <appCmdHandle+0xb0>)
    4066:	611a      	str	r2, [r3, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    4068:	4b0f      	ldr	r3, [pc, #60]	; (40a8 <appCmdHandle+0xa4>)
    406a:	0018      	movs	r0, r3
    406c:	4b12      	ldr	r3, [pc, #72]	; (40b8 <appCmdHandle+0xb4>)
    406e:	4798      	blx	r3

		appCmdIdentifyPeriodTimer.interval = req->period;
    4070:	68bb      	ldr	r3, [r7, #8]
    4072:	78da      	ldrb	r2, [r3, #3]
    4074:	791b      	ldrb	r3, [r3, #4]
    4076:	021b      	lsls	r3, r3, #8
    4078:	4313      	orrs	r3, r2
    407a:	b29b      	uxth	r3, r3
    407c:	001a      	movs	r2, r3
    407e:	4b0c      	ldr	r3, [pc, #48]	; (40b0 <appCmdHandle+0xac>)
    4080:	609a      	str	r2, [r3, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    4082:	4b0b      	ldr	r3, [pc, #44]	; (40b0 <appCmdHandle+0xac>)
    4084:	2201      	movs	r2, #1
    4086:	731a      	strb	r2, [r3, #12]
		appCmdIdentifyPeriodTimer.handler
			= appCmdIdentifyPeriodTimerHandler;
    4088:	4b09      	ldr	r3, [pc, #36]	; (40b0 <appCmdHandle+0xac>)
    408a:	4a0c      	ldr	r2, [pc, #48]	; (40bc <appCmdHandle+0xb8>)
    408c:	611a      	str	r2, [r3, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    408e:	4b08      	ldr	r3, [pc, #32]	; (40b0 <appCmdHandle+0xac>)
    4090:	0018      	movs	r0, r3
    4092:	4b09      	ldr	r3, [pc, #36]	; (40b8 <appCmdHandle+0xb4>)
    4094:	4798      	blx	r3
#if (LED_COUNT > 0)
		LED_On(LED_IDENTIFY);
#endif
		NWK_Lock();
    4096:	4b0a      	ldr	r3, [pc, #40]	; (40c0 <appCmdHandle+0xbc>)
    4098:	4798      	blx	r3

		return true;
    409a:	2301      	movs	r3, #1
    409c:	e000      	b.n	40a0 <appCmdHandle+0x9c>
	}

	return false;
    409e:	2300      	movs	r3, #0
}
    40a0:	0018      	movs	r0, r3
    40a2:	46bd      	mov	sp, r7
    40a4:	b004      	add	sp, #16
    40a6:	bd80      	pop	{r7, pc}
    40a8:	200000d8 	.word	0x200000d8
    40ac:	000061e9 	.word	0x000061e9
    40b0:	200000ec 	.word	0x200000ec
    40b4:	000040c5 	.word	0x000040c5
    40b8:	000061b1 	.word	0x000061b1
    40bc:	000040ed 	.word	0x000040ed
    40c0:	00006b71 	.word	0x00006b71

000040c4 <appCmdIdentifyDurationTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdIdentifyDurationTimerHandler(SYS_Timer_t *timer)
{
    40c4:	b580      	push	{r7, lr}
    40c6:	b082      	sub	sp, #8
    40c8:	af00      	add	r7, sp, #0
    40ca:	6078      	str	r0, [r7, #4]
	NWK_Unlock();
    40cc:	4b04      	ldr	r3, [pc, #16]	; (40e0 <appCmdIdentifyDurationTimerHandler+0x1c>)
    40ce:	4798      	blx	r3
#if (LED_COUNT > 0)
	LED_Off(LED_IDENTIFY);
#endif
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    40d0:	4b04      	ldr	r3, [pc, #16]	; (40e4 <appCmdIdentifyDurationTimerHandler+0x20>)
    40d2:	0018      	movs	r0, r3
    40d4:	4b04      	ldr	r3, [pc, #16]	; (40e8 <appCmdIdentifyDurationTimerHandler+0x24>)
    40d6:	4798      	blx	r3
	(void)timer;
}
    40d8:	46c0      	nop			; (mov r8, r8)
    40da:	46bd      	mov	sp, r7
    40dc:	b002      	add	sp, #8
    40de:	bd80      	pop	{r7, pc}
    40e0:	00006b91 	.word	0x00006b91
    40e4:	200000ec 	.word	0x200000ec
    40e8:	000061e9 	.word	0x000061e9

000040ec <appCmdIdentifyPeriodTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdIdentifyPeriodTimerHandler(SYS_Timer_t *timer)
{
    40ec:	b580      	push	{r7, lr}
    40ee:	b082      	sub	sp, #8
    40f0:	af00      	add	r7, sp, #0
    40f2:	6078      	str	r0, [r7, #4]
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    40f4:	46c0      	nop			; (mov r8, r8)
    40f6:	46bd      	mov	sp, r7
    40f8:	b002      	add	sp, #8
    40fa:	bd80      	pop	{r7, pc}

000040fc <appDataInd>:
#endif

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    40fc:	b580      	push	{r7, lr}
    40fe:	b084      	sub	sp, #16
    4100:	af00      	add	r7, sp, #0
    4102:	6078      	str	r0, [r7, #4]
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    4104:	687b      	ldr	r3, [r7, #4]
    4106:	689b      	ldr	r3, [r3, #8]
    4108:	60fb      	str	r3, [r7, #12]
#if (LED_COUNT > 0)
	LED_Toggle(LED_DATA);
#endif
	msg->lqi = ind->lqi;
    410a:	687b      	ldr	r3, [r7, #4]
    410c:	7b5a      	ldrb	r2, [r3, #13]
    410e:	68fb      	ldr	r3, [r7, #12]
    4110:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->rssi;
    4112:	687b      	ldr	r3, [r7, #4]
    4114:	220e      	movs	r2, #14
    4116:	569a      	ldrsb	r2, [r3, r2]
    4118:	68fb      	ldr	r3, [r7, #12]
    411a:	769a      	strb	r2, [r3, #26]

	if (APP_CommandsPending(ind->srcAddr)) {
		NWK_SetAckControl(APP_COMMAND_PENDING);
	}
#endif
	return true;
    411c:	2301      	movs	r3, #1
}
    411e:	0018      	movs	r0, r3
    4120:	46bd      	mov	sp, r7
    4122:	b004      	add	sp, #16
    4124:	bd80      	pop	{r7, pc}
    4126:	46c0      	nop			; (mov r8, r8)

00004128 <appDataSendingTimerHandler>:

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
    4128:	b580      	push	{r7, lr}
    412a:	b082      	sub	sp, #8
    412c:	af00      	add	r7, sp, #0
    412e:	6078      	str	r0, [r7, #4]
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    4130:	4b07      	ldr	r3, [pc, #28]	; (4150 <appDataSendingTimerHandler+0x28>)
    4132:	781b      	ldrb	r3, [r3, #0]
    4134:	2b04      	cmp	r3, #4
    4136:	d103      	bne.n	4140 <appDataSendingTimerHandler+0x18>
		appState = APP_STATE_SEND;
    4138:	4b05      	ldr	r3, [pc, #20]	; (4150 <appDataSendingTimerHandler+0x28>)
    413a:	2201      	movs	r2, #1
    413c:	701a      	strb	r2, [r3, #0]
	} else {
		SYS_TimerStart(&appDataSendingTimer);
	}

	(void)timer;
}
    413e:	e003      	b.n	4148 <appDataSendingTimerHandler+0x20>
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
		appState = APP_STATE_SEND;
	} else {
		SYS_TimerStart(&appDataSendingTimer);
    4140:	4b04      	ldr	r3, [pc, #16]	; (4154 <appDataSendingTimerHandler+0x2c>)
    4142:	0018      	movs	r0, r3
    4144:	4b04      	ldr	r3, [pc, #16]	; (4158 <appDataSendingTimerHandler+0x30>)
    4146:	4798      	blx	r3
	}

	(void)timer;
}
    4148:	46c0      	nop			; (mov r8, r8)
    414a:	46bd      	mov	sp, r7
    414c:	b002      	add	sp, #8
    414e:	bd80      	pop	{r7, pc}
    4150:	20000154 	.word	0x20000154
    4154:	200001e4 	.word	0x200001e4
    4158:	000061b1 	.word	0x000061b1

0000415c <appNetworkStatusTimerHandler>:
#if APP_ROUTER || APP_ENDDEVICE

/*****************************************************************************
*****************************************************************************/
static void appNetworkStatusTimerHandler(SYS_Timer_t *timer)
{
    415c:	b580      	push	{r7, lr}
    415e:	b082      	sub	sp, #8
    4160:	af00      	add	r7, sp, #0
    4162:	6078      	str	r0, [r7, #4]
#if (LED_COUNT > 0)
	LED_Toggle(LED_NETWORK);
#endif
	(void)timer;
}
    4164:	46c0      	nop			; (mov r8, r8)
    4166:	46bd      	mov	sp, r7
    4168:	b002      	add	sp, #8
    416a:	bd80      	pop	{r7, pc}

0000416c <appCommandWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void appCommandWaitTimerHandler(SYS_Timer_t *timer)
{
    416c:	b580      	push	{r7, lr}
    416e:	b082      	sub	sp, #8
    4170:	af00      	add	r7, sp, #0
    4172:	6078      	str	r0, [r7, #4]
	appState = APP_STATE_SENDING_DONE;
    4174:	4b03      	ldr	r3, [pc, #12]	; (4184 <appCommandWaitTimerHandler+0x18>)
    4176:	2203      	movs	r2, #3
    4178:	701a      	strb	r2, [r3, #0]
	(void)timer;
}
    417a:	46c0      	nop			; (mov r8, r8)
    417c:	46bd      	mov	sp, r7
    417e:	b002      	add	sp, #8
    4180:	bd80      	pop	{r7, pc}
    4182:	46c0      	nop			; (mov r8, r8)
    4184:	20000154 	.word	0x20000154

00004188 <appDataConf>:

/*****************************************************************************
*****************************************************************************/
#if APP_ROUTER || APP_ENDDEVICE
static void appDataConf(NWK_DataReq_t *req)
{
    4188:	b580      	push	{r7, lr}
    418a:	b082      	sub	sp, #8
    418c:	af00      	add	r7, sp, #0
    418e:	6078      	str	r0, [r7, #4]
#if (LED_COUNT > 0)
	LED_Off(LED_DATA);
#endif

	if (NWK_SUCCESS_STATUS == req->status) {
    4190:	687b      	ldr	r3, [r7, #4]
    4192:	7f1b      	ldrb	r3, [r3, #28]
    4194:	2b00      	cmp	r3, #0
    4196:	d10e      	bne.n	41b6 <appDataConf+0x2e>
		if (!appNetworkStatus) {
    4198:	4b16      	ldr	r3, [pc, #88]	; (41f4 <appDataConf+0x6c>)
    419a:	781b      	ldrb	r3, [r3, #0]
    419c:	2201      	movs	r2, #1
    419e:	4053      	eors	r3, r2
    41a0:	b2db      	uxtb	r3, r3
    41a2:	2b00      	cmp	r3, #0
    41a4:	d012      	beq.n	41cc <appDataConf+0x44>
#if (LED_COUNT > 0)
			LED_On(LED_NETWORK);
#endif
			SYS_TimerStop(&appNetworkStatusTimer);
    41a6:	4b14      	ldr	r3, [pc, #80]	; (41f8 <appDataConf+0x70>)
    41a8:	0018      	movs	r0, r3
    41aa:	4b14      	ldr	r3, [pc, #80]	; (41fc <appDataConf+0x74>)
    41ac:	4798      	blx	r3
			appNetworkStatus = true;
    41ae:	4b11      	ldr	r3, [pc, #68]	; (41f4 <appDataConf+0x6c>)
    41b0:	2201      	movs	r2, #1
    41b2:	701a      	strb	r2, [r3, #0]
    41b4:	e00a      	b.n	41cc <appDataConf+0x44>
		}
	} else {
		if (appNetworkStatus) {
    41b6:	4b0f      	ldr	r3, [pc, #60]	; (41f4 <appDataConf+0x6c>)
    41b8:	781b      	ldrb	r3, [r3, #0]
    41ba:	2b00      	cmp	r3, #0
    41bc:	d006      	beq.n	41cc <appDataConf+0x44>
#if (LED_COUNT > 0)
			LED_Off(LED_NETWORK);
#endif
			SYS_TimerStart(&appNetworkStatusTimer);
    41be:	4b0e      	ldr	r3, [pc, #56]	; (41f8 <appDataConf+0x70>)
    41c0:	0018      	movs	r0, r3
    41c2:	4b0f      	ldr	r3, [pc, #60]	; (4200 <appDataConf+0x78>)
    41c4:	4798      	blx	r3
			appNetworkStatus = false;
    41c6:	4b0b      	ldr	r3, [pc, #44]	; (41f4 <appDataConf+0x6c>)
    41c8:	2200      	movs	r2, #0
    41ca:	701a      	strb	r2, [r3, #0]
		}
	}

	if (APP_COMMAND_PENDING == req->control) {
    41cc:	687b      	ldr	r3, [r7, #4]
    41ce:	7f5b      	ldrb	r3, [r3, #29]
    41d0:	2b01      	cmp	r3, #1
    41d2:	d107      	bne.n	41e4 <appDataConf+0x5c>
		SYS_TimerStart(&appCommandWaitTimer);
    41d4:	4b0b      	ldr	r3, [pc, #44]	; (4204 <appDataConf+0x7c>)
    41d6:	0018      	movs	r0, r3
    41d8:	4b09      	ldr	r3, [pc, #36]	; (4200 <appDataConf+0x78>)
    41da:	4798      	blx	r3
#if (LED_COUNT > 0)
		LED_Toggle(LED_NETWORK);
#endif
		appState = APP_STATE_WAIT_COMMAND_TIMER;
    41dc:	4b0a      	ldr	r3, [pc, #40]	; (4208 <appDataConf+0x80>)
    41de:	2205      	movs	r2, #5
    41e0:	701a      	strb	r2, [r3, #0]
	} else {
		appState = APP_STATE_SENDING_DONE;
	}
}
    41e2:	e002      	b.n	41ea <appDataConf+0x62>
#if (LED_COUNT > 0)
		LED_Toggle(LED_NETWORK);
#endif
		appState = APP_STATE_WAIT_COMMAND_TIMER;
	} else {
		appState = APP_STATE_SENDING_DONE;
    41e4:	4b08      	ldr	r3, [pc, #32]	; (4208 <appDataConf+0x80>)
    41e6:	2203      	movs	r2, #3
    41e8:	701a      	strb	r2, [r3, #0]
	}
}
    41ea:	46c0      	nop			; (mov r8, r8)
    41ec:	46bd      	mov	sp, r7
    41ee:	b002      	add	sp, #8
    41f0:	bd80      	pop	{r7, pc}
    41f2:	46c0      	nop			; (mov r8, r8)
    41f4:	200001a0 	.word	0x200001a0
    41f8:	20000178 	.word	0x20000178
    41fc:	000061e9 	.word	0x000061e9
    4200:	000061b1 	.word	0x000061b1
    4204:	2000018c 	.word	0x2000018c
    4208:	20000154 	.word	0x20000154

0000420c <appSendData>:
#endif

/*****************************************************************************
*****************************************************************************/
static void appSendData(void)
{
    420c:	b590      	push	{r4, r7, lr}
    420e:	b083      	sub	sp, #12
    4210:	af00      	add	r7, sp, #0
#ifdef NWK_ENABLE_ROUTING
	appMsg.parentShortAddr = NWK_RouteNextHop(0, 0);
    4212:	2100      	movs	r1, #0
    4214:	2000      	movs	r0, #0
    4216:	4b7d      	ldr	r3, [pc, #500]	; (440c <appSendData+0x200>)
    4218:	4798      	blx	r3
    421a:	0003      	movs	r3, r0
    421c:	001a      	movs	r2, r3
    421e:	4b7c      	ldr	r3, [pc, #496]	; (4410 <appSendData+0x204>)
    4220:	3317      	adds	r3, #23
    4222:	21ff      	movs	r1, #255	; 0xff
    4224:	4011      	ands	r1, r2
    4226:	000c      	movs	r4, r1
    4228:	7819      	ldrb	r1, [r3, #0]
    422a:	2000      	movs	r0, #0
    422c:	4001      	ands	r1, r0
    422e:	1c08      	adds	r0, r1, #0
    4230:	1c21      	adds	r1, r4, #0
    4232:	4301      	orrs	r1, r0
    4234:	7019      	strb	r1, [r3, #0]
    4236:	0a12      	lsrs	r2, r2, #8
    4238:	b290      	uxth	r0, r2
    423a:	785a      	ldrb	r2, [r3, #1]
    423c:	2100      	movs	r1, #0
    423e:	400a      	ands	r2, r1
    4240:	1c11      	adds	r1, r2, #0
    4242:	1c02      	adds	r2, r0, #0
    4244:	430a      	orrs	r2, r1
    4246:	705a      	strb	r2, [r3, #1]
#else
	appMsg.parentShortAddr = 0;
#endif
	
    float temp = HTU21D_readTemperature();
    4248:	4b72      	ldr	r3, [pc, #456]	; (4414 <appSendData+0x208>)
    424a:	4798      	blx	r3
    424c:	1c03      	adds	r3, r0, #0
    424e:	607b      	str	r3, [r7, #4]
	float humid = HTU21D_readHumidity();
    4250:	4b71      	ldr	r3, [pc, #452]	; (4418 <appSendData+0x20c>)
    4252:	4798      	blx	r3
    4254:	1c03      	adds	r3, r0, #0
    4256:	603b      	str	r3, [r7, #0]
	
	appMsg.sensors.battery     = rand() & 0xffff;
    4258:	4b70      	ldr	r3, [pc, #448]	; (441c <appSendData+0x210>)
    425a:	4798      	blx	r3
    425c:	0003      	movs	r3, r0
    425e:	041b      	lsls	r3, r3, #16
    4260:	0c1a      	lsrs	r2, r3, #16
    4262:	4b6b      	ldr	r3, [pc, #428]	; (4410 <appSendData+0x204>)
    4264:	331d      	adds	r3, #29
    4266:	21ff      	movs	r1, #255	; 0xff
    4268:	4011      	ands	r1, r2
    426a:	000c      	movs	r4, r1
    426c:	7819      	ldrb	r1, [r3, #0]
    426e:	2000      	movs	r0, #0
    4270:	4001      	ands	r1, r0
    4272:	1c08      	adds	r0, r1, #0
    4274:	1c21      	adds	r1, r4, #0
    4276:	4301      	orrs	r1, r0
    4278:	7019      	strb	r1, [r3, #0]
    427a:	0a11      	lsrs	r1, r2, #8
    427c:	20ff      	movs	r0, #255	; 0xff
    427e:	4001      	ands	r1, r0
    4280:	000c      	movs	r4, r1
    4282:	7859      	ldrb	r1, [r3, #1]
    4284:	2000      	movs	r0, #0
    4286:	4001      	ands	r1, r0
    4288:	1c08      	adds	r0, r1, #0
    428a:	1c21      	adds	r1, r4, #0
    428c:	4301      	orrs	r1, r0
    428e:	7059      	strb	r1, [r3, #1]
    4290:	0c11      	lsrs	r1, r2, #16
    4292:	20ff      	movs	r0, #255	; 0xff
    4294:	4001      	ands	r1, r0
    4296:	000c      	movs	r4, r1
    4298:	7899      	ldrb	r1, [r3, #2]
    429a:	2000      	movs	r0, #0
    429c:	4001      	ands	r1, r0
    429e:	1c08      	adds	r0, r1, #0
    42a0:	1c21      	adds	r1, r4, #0
    42a2:	4301      	orrs	r1, r0
    42a4:	7099      	strb	r1, [r3, #2]
    42a6:	0e10      	lsrs	r0, r2, #24
    42a8:	78da      	ldrb	r2, [r3, #3]
    42aa:	2100      	movs	r1, #0
    42ac:	400a      	ands	r2, r1
    42ae:	1c11      	adds	r1, r2, #0
    42b0:	1c02      	adds	r2, r0, #0
    42b2:	430a      	orrs	r2, r1
    42b4:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = temp;
    42b6:	4b5a      	ldr	r3, [pc, #360]	; (4420 <appSendData+0x214>)
    42b8:	6878      	ldr	r0, [r7, #4]
    42ba:	4798      	blx	r3
    42bc:	0002      	movs	r2, r0
    42be:	4b54      	ldr	r3, [pc, #336]	; (4410 <appSendData+0x204>)
    42c0:	3321      	adds	r3, #33	; 0x21
    42c2:	21ff      	movs	r1, #255	; 0xff
    42c4:	4011      	ands	r1, r2
    42c6:	000c      	movs	r4, r1
    42c8:	7819      	ldrb	r1, [r3, #0]
    42ca:	2000      	movs	r0, #0
    42cc:	4001      	ands	r1, r0
    42ce:	1c08      	adds	r0, r1, #0
    42d0:	1c21      	adds	r1, r4, #0
    42d2:	4301      	orrs	r1, r0
    42d4:	7019      	strb	r1, [r3, #0]
    42d6:	0a11      	lsrs	r1, r2, #8
    42d8:	20ff      	movs	r0, #255	; 0xff
    42da:	4001      	ands	r1, r0
    42dc:	000c      	movs	r4, r1
    42de:	7859      	ldrb	r1, [r3, #1]
    42e0:	2000      	movs	r0, #0
    42e2:	4001      	ands	r1, r0
    42e4:	1c08      	adds	r0, r1, #0
    42e6:	1c21      	adds	r1, r4, #0
    42e8:	4301      	orrs	r1, r0
    42ea:	7059      	strb	r1, [r3, #1]
    42ec:	0c11      	lsrs	r1, r2, #16
    42ee:	20ff      	movs	r0, #255	; 0xff
    42f0:	4001      	ands	r1, r0
    42f2:	000c      	movs	r4, r1
    42f4:	7899      	ldrb	r1, [r3, #2]
    42f6:	2000      	movs	r0, #0
    42f8:	4001      	ands	r1, r0
    42fa:	1c08      	adds	r0, r1, #0
    42fc:	1c21      	adds	r1, r4, #0
    42fe:	4301      	orrs	r1, r0
    4300:	7099      	strb	r1, [r3, #2]
    4302:	0e10      	lsrs	r0, r2, #24
    4304:	78da      	ldrb	r2, [r3, #3]
    4306:	2100      	movs	r1, #0
    4308:	400a      	ands	r2, r1
    430a:	1c11      	adds	r1, r2, #0
    430c:	1c02      	adds	r2, r0, #0
    430e:	430a      	orrs	r2, r1
    4310:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = rand() & 0xff;
    4312:	4b42      	ldr	r3, [pc, #264]	; (441c <appSendData+0x210>)
    4314:	4798      	blx	r3
    4316:	0002      	movs	r2, r0
    4318:	23ff      	movs	r3, #255	; 0xff
    431a:	401a      	ands	r2, r3
    431c:	4b3c      	ldr	r3, [pc, #240]	; (4410 <appSendData+0x204>)
    431e:	3325      	adds	r3, #37	; 0x25
    4320:	21ff      	movs	r1, #255	; 0xff
    4322:	4011      	ands	r1, r2
    4324:	000c      	movs	r4, r1
    4326:	7819      	ldrb	r1, [r3, #0]
    4328:	2000      	movs	r0, #0
    432a:	4001      	ands	r1, r0
    432c:	1c08      	adds	r0, r1, #0
    432e:	1c21      	adds	r1, r4, #0
    4330:	4301      	orrs	r1, r0
    4332:	7019      	strb	r1, [r3, #0]
    4334:	0a11      	lsrs	r1, r2, #8
    4336:	20ff      	movs	r0, #255	; 0xff
    4338:	4001      	ands	r1, r0
    433a:	000c      	movs	r4, r1
    433c:	7859      	ldrb	r1, [r3, #1]
    433e:	2000      	movs	r0, #0
    4340:	4001      	ands	r1, r0
    4342:	1c08      	adds	r0, r1, #0
    4344:	1c21      	adds	r1, r4, #0
    4346:	4301      	orrs	r1, r0
    4348:	7059      	strb	r1, [r3, #1]
    434a:	0c11      	lsrs	r1, r2, #16
    434c:	20ff      	movs	r0, #255	; 0xff
    434e:	4001      	ands	r1, r0
    4350:	000c      	movs	r4, r1
    4352:	7899      	ldrb	r1, [r3, #2]
    4354:	2000      	movs	r0, #0
    4356:	4001      	ands	r1, r0
    4358:	1c08      	adds	r0, r1, #0
    435a:	1c21      	adds	r1, r4, #0
    435c:	4301      	orrs	r1, r0
    435e:	7099      	strb	r1, [r3, #2]
    4360:	0e10      	lsrs	r0, r2, #24
    4362:	78da      	ldrb	r2, [r3, #3]
    4364:	2100      	movs	r1, #0
    4366:	400a      	ands	r2, r1
    4368:	1c11      	adds	r1, r2, #0
    436a:	1c02      	adds	r2, r0, #0
    436c:	430a      	orrs	r2, r1
    436e:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.humidity	   = humid;
    4370:	4b2b      	ldr	r3, [pc, #172]	; (4420 <appSendData+0x214>)
    4372:	6838      	ldr	r0, [r7, #0]
    4374:	4798      	blx	r3
    4376:	0002      	movs	r2, r0
    4378:	4b25      	ldr	r3, [pc, #148]	; (4410 <appSendData+0x204>)
    437a:	332d      	adds	r3, #45	; 0x2d
    437c:	21ff      	movs	r1, #255	; 0xff
    437e:	4011      	ands	r1, r2
    4380:	000c      	movs	r4, r1
    4382:	7819      	ldrb	r1, [r3, #0]
    4384:	2000      	movs	r0, #0
    4386:	4001      	ands	r1, r0
    4388:	1c08      	adds	r0, r1, #0
    438a:	1c21      	adds	r1, r4, #0
    438c:	4301      	orrs	r1, r0
    438e:	7019      	strb	r1, [r3, #0]
    4390:	0a11      	lsrs	r1, r2, #8
    4392:	20ff      	movs	r0, #255	; 0xff
    4394:	4001      	ands	r1, r0
    4396:	000c      	movs	r4, r1
    4398:	7859      	ldrb	r1, [r3, #1]
    439a:	2000      	movs	r0, #0
    439c:	4001      	ands	r1, r0
    439e:	1c08      	adds	r0, r1, #0
    43a0:	1c21      	adds	r1, r4, #0
    43a2:	4301      	orrs	r1, r0
    43a4:	7059      	strb	r1, [r3, #1]
    43a6:	0c11      	lsrs	r1, r2, #16
    43a8:	20ff      	movs	r0, #255	; 0xff
    43aa:	4001      	ands	r1, r0
    43ac:	000c      	movs	r4, r1
    43ae:	7899      	ldrb	r1, [r3, #2]
    43b0:	2000      	movs	r0, #0
    43b2:	4001      	ands	r1, r0
    43b4:	1c08      	adds	r0, r1, #0
    43b6:	1c21      	adds	r1, r4, #0
    43b8:	4301      	orrs	r1, r0
    43ba:	7099      	strb	r1, [r3, #2]
    43bc:	0e10      	lsrs	r0, r2, #24
    43be:	78da      	ldrb	r2, [r3, #3]
    43c0:	2100      	movs	r1, #0
    43c2:	400a      	ands	r2, r1
    43c4:	1c11      	adds	r1, r2, #0
    43c6:	1c02      	adds	r2, r0, #0
    43c8:	430a      	orrs	r2, r1
    43ca:	70da      	strb	r2, [r3, #3]
#if APP_COORDINATOR
	appUartSendMessage((uint8_t *)&appMsg, sizeof(appMsg));
	SYS_TimerStart(&appDataSendingTimer);
	appState = APP_STATE_WAIT_SEND_TIMER;
#else
	appNwkDataReq.dstAddr = 0;
    43cc:	4b15      	ldr	r3, [pc, #84]	; (4424 <appSendData+0x218>)
    43ce:	2200      	movs	r2, #0
    43d0:	815a      	strh	r2, [r3, #10]
	appNwkDataReq.dstEndpoint = APP_ENDPOINT;
    43d2:	4b14      	ldr	r3, [pc, #80]	; (4424 <appSendData+0x218>)
    43d4:	2201      	movs	r2, #1
    43d6:	731a      	strb	r2, [r3, #12]
	appNwkDataReq.srcEndpoint = APP_ENDPOINT;
    43d8:	4b12      	ldr	r3, [pc, #72]	; (4424 <appSendData+0x218>)
    43da:	2201      	movs	r2, #1
    43dc:	735a      	strb	r2, [r3, #13]
	appNwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    43de:	4b11      	ldr	r3, [pc, #68]	; (4424 <appSendData+0x218>)
    43e0:	2203      	movs	r2, #3
    43e2:	739a      	strb	r2, [r3, #14]
	appNwkDataReq.data = (uint8_t *)&appMsg;
    43e4:	4b0f      	ldr	r3, [pc, #60]	; (4424 <appSendData+0x218>)
    43e6:	4a0a      	ldr	r2, [pc, #40]	; (4410 <appSendData+0x204>)
    43e8:	611a      	str	r2, [r3, #16]
	appNwkDataReq.size = sizeof(appMsg);
    43ea:	4b0e      	ldr	r3, [pc, #56]	; (4424 <appSendData+0x218>)
    43ec:	223d      	movs	r2, #61	; 0x3d
    43ee:	751a      	strb	r2, [r3, #20]
	appNwkDataReq.confirm = appDataConf;
    43f0:	4b0c      	ldr	r3, [pc, #48]	; (4424 <appSendData+0x218>)
    43f2:	4a0d      	ldr	r2, [pc, #52]	; (4428 <appSendData+0x21c>)
    43f4:	619a      	str	r2, [r3, #24]
#if (LED_COUNT > 0)
	LED_On(LED_DATA);
#endif
	NWK_DataReq(&appNwkDataReq);
    43f6:	4b0b      	ldr	r3, [pc, #44]	; (4424 <appSendData+0x218>)
    43f8:	0018      	movs	r0, r3
    43fa:	4b0c      	ldr	r3, [pc, #48]	; (442c <appSendData+0x220>)
    43fc:	4798      	blx	r3

	appState = APP_STATE_WAIT_CONF;
    43fe:	4b0c      	ldr	r3, [pc, #48]	; (4430 <appSendData+0x224>)
    4400:	2202      	movs	r2, #2
    4402:	701a      	strb	r2, [r3, #0]
#endif
}
    4404:	46c0      	nop			; (mov r8, r8)
    4406:	46bd      	mov	sp, r7
    4408:	b003      	add	sp, #12
    440a:	bd90      	pop	{r4, r7, pc}
    440c:	00007375 	.word	0x00007375
    4410:	200001a4 	.word	0x200001a4
    4414:	00002a55 	.word	0x00002a55
    4418:	00002b35 	.word	0x00002b35
    441c:	0000e545 	.word	0x0000e545
    4420:	0000ca89 	.word	0x0000ca89
    4424:	20000158 	.word	0x20000158
    4428:	00004189 	.word	0x00004189
    442c:	00006c19 	.word	0x00006c19
    4430:	20000154 	.word	0x20000154

00004434 <appInit>:

/*************************************************************************//**
*****************************************************************************/
static void appInit(void)
{
    4434:	b580      	push	{r7, lr}
    4436:	af00      	add	r7, sp, #0
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    4438:	4b68      	ldr	r3, [pc, #416]	; (45dc <appInit+0x1a8>)
    443a:	2201      	movs	r2, #1
    443c:	701a      	strb	r2, [r3, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    443e:	4b67      	ldr	r3, [pc, #412]	; (45dc <appInit+0x1a8>)
    4440:	2202      	movs	r2, #2
    4442:	705a      	strb	r2, [r3, #1]
	appMsg.extAddr              = APP_ADDR;
    4444:	4b65      	ldr	r3, [pc, #404]	; (45dc <appInit+0x1a8>)
    4446:	3302      	adds	r3, #2
    4448:	881a      	ldrh	r2, [r3, #0]
    444a:	2100      	movs	r1, #0
    444c:	400a      	ands	r2, r1
    444e:	1c11      	adds	r1, r2, #0
    4450:	4a63      	ldr	r2, [pc, #396]	; (45e0 <appInit+0x1ac>)
    4452:	430a      	orrs	r2, r1
    4454:	801a      	strh	r2, [r3, #0]
    4456:	885a      	ldrh	r2, [r3, #2]
    4458:	2100      	movs	r1, #0
    445a:	400a      	ands	r2, r1
    445c:	805a      	strh	r2, [r3, #2]
    445e:	889a      	ldrh	r2, [r3, #4]
    4460:	2100      	movs	r1, #0
    4462:	400a      	ands	r2, r1
    4464:	809a      	strh	r2, [r3, #4]
    4466:	88da      	ldrh	r2, [r3, #6]
    4468:	2100      	movs	r1, #0
    446a:	400a      	ands	r2, r1
    446c:	80da      	strh	r2, [r3, #6]
	appMsg.shortAddr            = APP_ADDR;
    446e:	4b5b      	ldr	r3, [pc, #364]	; (45dc <appInit+0x1a8>)
    4470:	4a5b      	ldr	r2, [pc, #364]	; (45e0 <appInit+0x1ac>)
    4472:	815a      	strh	r2, [r3, #10]
	appMsg.softVersion          = 0x01010100;
    4474:	4b59      	ldr	r3, [pc, #356]	; (45dc <appInit+0x1a8>)
    4476:	4a5b      	ldr	r2, [pc, #364]	; (45e4 <appInit+0x1b0>)
    4478:	60da      	str	r2, [r3, #12]
	appMsg.channelMask          = (1L << APP_CHANNEL);
    447a:	4b58      	ldr	r3, [pc, #352]	; (45dc <appInit+0x1a8>)
    447c:	2280      	movs	r2, #128	; 0x80
    447e:	0212      	lsls	r2, r2, #8
    4480:	611a      	str	r2, [r3, #16]
	appMsg.panId                = APP_PANID;
    4482:	4b56      	ldr	r3, [pc, #344]	; (45dc <appInit+0x1a8>)
    4484:	4a58      	ldr	r2, [pc, #352]	; (45e8 <appInit+0x1b4>)
    4486:	829a      	strh	r2, [r3, #20]
	appMsg.workingChannel       = APP_CHANNEL;
    4488:	4b54      	ldr	r3, [pc, #336]	; (45dc <appInit+0x1a8>)
    448a:	220f      	movs	r2, #15
    448c:	759a      	strb	r2, [r3, #22]
	appMsg.parentShortAddr      = 0;
    448e:	4b53      	ldr	r3, [pc, #332]	; (45dc <appInit+0x1a8>)
    4490:	3317      	adds	r3, #23
    4492:	781a      	ldrb	r2, [r3, #0]
    4494:	2100      	movs	r1, #0
    4496:	400a      	ands	r2, r1
    4498:	701a      	strb	r2, [r3, #0]
    449a:	785a      	ldrb	r2, [r3, #1]
    449c:	2100      	movs	r1, #0
    449e:	400a      	ands	r2, r1
    44a0:	705a      	strb	r2, [r3, #1]
	appMsg.lqi                  = 0;
    44a2:	4b4e      	ldr	r3, [pc, #312]	; (45dc <appInit+0x1a8>)
    44a4:	2200      	movs	r2, #0
    44a6:	765a      	strb	r2, [r3, #25]
	appMsg.rssi                 = 0;
    44a8:	4b4c      	ldr	r3, [pc, #304]	; (45dc <appInit+0x1a8>)
    44aa:	2200      	movs	r2, #0
    44ac:	769a      	strb	r2, [r3, #26]

	appMsg.sensors.type        = 1;
    44ae:	4b4b      	ldr	r3, [pc, #300]	; (45dc <appInit+0x1a8>)
    44b0:	2201      	movs	r2, #1
    44b2:	76da      	strb	r2, [r3, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    44b4:	4b49      	ldr	r3, [pc, #292]	; (45dc <appInit+0x1a8>)
    44b6:	220c      	movs	r2, #12
    44b8:	771a      	strb	r2, [r3, #28]
	appMsg.sensors.battery     = 0;
    44ba:	4b48      	ldr	r3, [pc, #288]	; (45dc <appInit+0x1a8>)
    44bc:	331d      	adds	r3, #29
    44be:	781a      	ldrb	r2, [r3, #0]
    44c0:	2100      	movs	r1, #0
    44c2:	400a      	ands	r2, r1
    44c4:	701a      	strb	r2, [r3, #0]
    44c6:	785a      	ldrb	r2, [r3, #1]
    44c8:	2100      	movs	r1, #0
    44ca:	400a      	ands	r2, r1
    44cc:	705a      	strb	r2, [r3, #1]
    44ce:	789a      	ldrb	r2, [r3, #2]
    44d0:	2100      	movs	r1, #0
    44d2:	400a      	ands	r2, r1
    44d4:	709a      	strb	r2, [r3, #2]
    44d6:	78da      	ldrb	r2, [r3, #3]
    44d8:	2100      	movs	r1, #0
    44da:	400a      	ands	r2, r1
    44dc:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    44de:	4b3f      	ldr	r3, [pc, #252]	; (45dc <appInit+0x1a8>)
    44e0:	3321      	adds	r3, #33	; 0x21
    44e2:	781a      	ldrb	r2, [r3, #0]
    44e4:	2100      	movs	r1, #0
    44e6:	400a      	ands	r2, r1
    44e8:	701a      	strb	r2, [r3, #0]
    44ea:	785a      	ldrb	r2, [r3, #1]
    44ec:	2100      	movs	r1, #0
    44ee:	400a      	ands	r2, r1
    44f0:	705a      	strb	r2, [r3, #1]
    44f2:	789a      	ldrb	r2, [r3, #2]
    44f4:	2100      	movs	r1, #0
    44f6:	400a      	ands	r2, r1
    44f8:	709a      	strb	r2, [r3, #2]
    44fa:	78da      	ldrb	r2, [r3, #3]
    44fc:	2100      	movs	r1, #0
    44fe:	400a      	ands	r2, r1
    4500:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    4502:	4b36      	ldr	r3, [pc, #216]	; (45dc <appInit+0x1a8>)
    4504:	3325      	adds	r3, #37	; 0x25
    4506:	781a      	ldrb	r2, [r3, #0]
    4508:	2100      	movs	r1, #0
    450a:	400a      	ands	r2, r1
    450c:	701a      	strb	r2, [r3, #0]
    450e:	785a      	ldrb	r2, [r3, #1]
    4510:	2100      	movs	r1, #0
    4512:	400a      	ands	r2, r1
    4514:	705a      	strb	r2, [r3, #1]
    4516:	789a      	ldrb	r2, [r3, #2]
    4518:	2100      	movs	r1, #0
    451a:	400a      	ands	r2, r1
    451c:	709a      	strb	r2, [r3, #2]
    451e:	78da      	ldrb	r2, [r3, #3]
    4520:	2100      	movs	r1, #0
    4522:	400a      	ands	r2, r1
    4524:	70da      	strb	r2, [r3, #3]

	appMsg.caption.type         = 32;
    4526:	4b2d      	ldr	r3, [pc, #180]	; (45dc <appInit+0x1a8>)
    4528:	2231      	movs	r2, #49	; 0x31
    452a:	2120      	movs	r1, #32
    452c:	5499      	strb	r1, [r3, r2]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    452e:	4b2b      	ldr	r3, [pc, #172]	; (45dc <appInit+0x1a8>)
    4530:	2232      	movs	r2, #50	; 0x32
    4532:	210a      	movs	r1, #10
    4534:	5499      	strb	r1, [r3, r2]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    4536:	4b29      	ldr	r3, [pc, #164]	; (45dc <appInit+0x1a8>)
    4538:	2233      	movs	r2, #51	; 0x33
    453a:	492c      	ldr	r1, [pc, #176]	; (45ec <appInit+0x1b8>)
    453c:	189b      	adds	r3, r3, r2
    453e:	220a      	movs	r2, #10
    4540:	0018      	movs	r0, r3
    4542:	4b2b      	ldr	r3, [pc, #172]	; (45f0 <appInit+0x1bc>)
    4544:	4798      	blx	r3

	NWK_SetAddr(APP_ADDR);
    4546:	4b2b      	ldr	r3, [pc, #172]	; (45f4 <appInit+0x1c0>)
    4548:	0018      	movs	r0, r3
    454a:	4b2b      	ldr	r3, [pc, #172]	; (45f8 <appInit+0x1c4>)
    454c:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);
    454e:	4b26      	ldr	r3, [pc, #152]	; (45e8 <appInit+0x1b4>)
    4550:	0018      	movs	r0, r3
    4552:	4b2a      	ldr	r3, [pc, #168]	; (45fc <appInit+0x1c8>)
    4554:	4798      	blx	r3
	PHY_SetChannel(APP_CHANNEL);
    4556:	200f      	movs	r0, #15
    4558:	4b29      	ldr	r3, [pc, #164]	; (4600 <appInit+0x1cc>)
    455a:	4798      	blx	r3
#if (defined(PHY_AT86RF212B) || defined(PHY_AT86RF212))
	PHY_SetBand(APP_BAND);
	PHY_SetModulation(APP_MODULATION);
#endif
	PHY_SetRxState(true);
    455c:	2001      	movs	r0, #1
    455e:	4b29      	ldr	r3, [pc, #164]	; (4604 <appInit+0x1d0>)
    4560:	4798      	blx	r3

#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
    4562:	4b29      	ldr	r3, [pc, #164]	; (4608 <appInit+0x1d4>)
    4564:	0018      	movs	r0, r3
    4566:	4b29      	ldr	r3, [pc, #164]	; (460c <appInit+0x1d8>)
    4568:	4798      	blx	r3
#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    456a:	4b29      	ldr	r3, [pc, #164]	; (4610 <appInit+0x1dc>)
    456c:	0019      	movs	r1, r3
    456e:	2001      	movs	r0, #1
    4570:	4b28      	ldr	r3, [pc, #160]	; (4614 <appInit+0x1e0>)
    4572:	4798      	blx	r3

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    4574:	4b28      	ldr	r3, [pc, #160]	; (4618 <appInit+0x1e4>)
    4576:	22fa      	movs	r2, #250	; 0xfa
    4578:	00d2      	lsls	r2, r2, #3
    457a:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    457c:	4b26      	ldr	r3, [pc, #152]	; (4618 <appInit+0x1e4>)
    457e:	2200      	movs	r2, #0
    4580:	731a      	strb	r2, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    4582:	4b25      	ldr	r3, [pc, #148]	; (4618 <appInit+0x1e4>)
    4584:	4a25      	ldr	r2, [pc, #148]	; (461c <appInit+0x1e8>)
    4586:	611a      	str	r2, [r3, #16]

#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
    4588:	4b25      	ldr	r3, [pc, #148]	; (4620 <appInit+0x1ec>)
    458a:	2200      	movs	r2, #0
    458c:	701a      	strb	r2, [r3, #0]
	appNetworkStatusTimer.interval = 500;
    458e:	4b25      	ldr	r3, [pc, #148]	; (4624 <appInit+0x1f0>)
    4590:	22fa      	movs	r2, #250	; 0xfa
    4592:	0052      	lsls	r2, r2, #1
    4594:	609a      	str	r2, [r3, #8]
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    4596:	4b23      	ldr	r3, [pc, #140]	; (4624 <appInit+0x1f0>)
    4598:	2201      	movs	r2, #1
    459a:	731a      	strb	r2, [r3, #12]
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    459c:	4b21      	ldr	r3, [pc, #132]	; (4624 <appInit+0x1f0>)
    459e:	4a22      	ldr	r2, [pc, #136]	; (4628 <appInit+0x1f4>)
    45a0:	611a      	str	r2, [r3, #16]
	SYS_TimerStart(&appNetworkStatusTimer);
    45a2:	4b20      	ldr	r3, [pc, #128]	; (4624 <appInit+0x1f0>)
    45a4:	0018      	movs	r0, r3
    45a6:	4b21      	ldr	r3, [pc, #132]	; (462c <appInit+0x1f8>)
    45a8:	4798      	blx	r3

	appCommandWaitTimer.interval = NWK_ACK_WAIT_TIME;
    45aa:	4b21      	ldr	r3, [pc, #132]	; (4630 <appInit+0x1fc>)
    45ac:	22fa      	movs	r2, #250	; 0xfa
    45ae:	0092      	lsls	r2, r2, #2
    45b0:	609a      	str	r2, [r3, #8]
	appCommandWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    45b2:	4b1f      	ldr	r3, [pc, #124]	; (4630 <appInit+0x1fc>)
    45b4:	2200      	movs	r2, #0
    45b6:	731a      	strb	r2, [r3, #12]
	appCommandWaitTimer.handler = appCommandWaitTimerHandler;
    45b8:	4b1d      	ldr	r3, [pc, #116]	; (4630 <appInit+0x1fc>)
    45ba:	4a1e      	ldr	r2, [pc, #120]	; (4634 <appInit+0x200>)
    45bc:	611a      	str	r2, [r3, #16]
	LED_On(LED_NETWORK);
#endif
#endif

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	srand(PHY_RandomReq());
    45be:	4b1e      	ldr	r3, [pc, #120]	; (4638 <appInit+0x204>)
    45c0:	4798      	blx	r3
    45c2:	0003      	movs	r3, r0
    45c4:	0018      	movs	r0, r3
    45c6:	4b1d      	ldr	r3, [pc, #116]	; (463c <appInit+0x208>)
    45c8:	4798      	blx	r3
#endif

	APP_CommandsInit();
    45ca:	4b1d      	ldr	r3, [pc, #116]	; (4640 <appInit+0x20c>)
    45cc:	4798      	blx	r3

	appState = APP_STATE_SEND;
    45ce:	4b1d      	ldr	r3, [pc, #116]	; (4644 <appInit+0x210>)
    45d0:	2201      	movs	r2, #1
    45d2:	701a      	strb	r2, [r3, #0]
}
    45d4:	46c0      	nop			; (mov r8, r8)
    45d6:	46bd      	mov	sp, r7
    45d8:	bd80      	pop	{r7, pc}
    45da:	46c0      	nop			; (mov r8, r8)
    45dc:	200001a4 	.word	0x200001a4
    45e0:	ffff8001 	.word	0xffff8001
    45e4:	01010100 	.word	0x01010100
    45e8:	00001234 	.word	0x00001234
    45ec:	0000f55c 	.word	0x0000f55c
    45f0:	0000e491 	.word	0x0000e491
    45f4:	00008001 	.word	0x00008001
    45f8:	00006acd 	.word	0x00006acd
    45fc:	00006afd 	.word	0x00006afd
    4600:	000065a9 	.word	0x000065a9
    4604:	00006581 	.word	0x00006581
    4608:	0000f568 	.word	0x0000f568
    460c:	00008c69 	.word	0x00008c69
    4610:	000040fd 	.word	0x000040fd
    4614:	00006b2d 	.word	0x00006b2d
    4618:	200001e4 	.word	0x200001e4
    461c:	00004129 	.word	0x00004129
    4620:	200001a0 	.word	0x200001a0
    4624:	20000178 	.word	0x20000178
    4628:	0000415d 	.word	0x0000415d
    462c:	000061b1 	.word	0x000061b1
    4630:	2000018c 	.word	0x2000018c
    4634:	0000416d 	.word	0x0000416d
    4638:	00006731 	.word	0x00006731
    463c:	0000e4e9 	.word	0x0000e4e9
    4640:	00003e19 	.word	0x00003e19
    4644:	20000154 	.word	0x20000154

00004648 <APP_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
    4648:	b580      	push	{r7, lr}
    464a:	af00      	add	r7, sp, #0
	switch (appState) {
    464c:	4b1a      	ldr	r3, [pc, #104]	; (46b8 <APP_TaskHandler+0x70>)
    464e:	781b      	ldrb	r3, [r3, #0]
    4650:	2b08      	cmp	r3, #8
    4652:	d82a      	bhi.n	46aa <APP_TaskHandler+0x62>
    4654:	009a      	lsls	r2, r3, #2
    4656:	4b19      	ldr	r3, [pc, #100]	; (46bc <APP_TaskHandler+0x74>)
    4658:	18d3      	adds	r3, r2, r3
    465a:	681b      	ldr	r3, [r3, #0]
    465c:	469f      	mov	pc, r3
	case APP_STATE_INITIAL:
	{
		appInit();
    465e:	4b18      	ldr	r3, [pc, #96]	; (46c0 <APP_TaskHandler+0x78>)
    4660:	4798      	blx	r3
	}
	break;
    4662:	e025      	b.n	46b0 <APP_TaskHandler+0x68>

	case APP_STATE_SEND:
	{
		appSendData();
    4664:	4b17      	ldr	r3, [pc, #92]	; (46c4 <APP_TaskHandler+0x7c>)
    4666:	4798      	blx	r3
	}
	break;
    4668:	e022      	b.n	46b0 <APP_TaskHandler+0x68>

	case APP_STATE_SENDING_DONE:
	{
#if APP_ENDDEVICE
		appState = APP_STATE_PREPARE_TO_SLEEP;
    466a:	4b13      	ldr	r3, [pc, #76]	; (46b8 <APP_TaskHandler+0x70>)
    466c:	2206      	movs	r2, #6
    466e:	701a      	strb	r2, [r3, #0]
#else
		SYS_TimerStart(&appDataSendingTimer);
		appState = APP_STATE_WAIT_SEND_TIMER;
#endif
	}
	break;
    4670:	e01e      	b.n	46b0 <APP_TaskHandler+0x68>

#if APP_ENDDEVICE
	case APP_STATE_PREPARE_TO_SLEEP:
	{
		if (!NWK_Busy()) {
    4672:	4b15      	ldr	r3, [pc, #84]	; (46c8 <APP_TaskHandler+0x80>)
    4674:	4798      	blx	r3
    4676:	0003      	movs	r3, r0
    4678:	001a      	movs	r2, r3
    467a:	2301      	movs	r3, #1
    467c:	4053      	eors	r3, r2
    467e:	b2db      	uxtb	r3, r3
    4680:	2b00      	cmp	r3, #0
    4682:	d014      	beq.n	46ae <APP_TaskHandler+0x66>
			NWK_SleepReq();
    4684:	4b11      	ldr	r3, [pc, #68]	; (46cc <APP_TaskHandler+0x84>)
    4686:	4798      	blx	r3
			appState = APP_STATE_SLEEP;
    4688:	4b0b      	ldr	r3, [pc, #44]	; (46b8 <APP_TaskHandler+0x70>)
    468a:	2207      	movs	r2, #7
    468c:	701a      	strb	r2, [r3, #0]
		}
	}
	break;
    468e:	e00e      	b.n	46ae <APP_TaskHandler+0x66>

	case APP_STATE_SLEEP:
	{
		sm_sleep(APP_SENDING_INTERVAL / 1000);
    4690:	2002      	movs	r0, #2
    4692:	4b0f      	ldr	r3, [pc, #60]	; (46d0 <APP_TaskHandler+0x88>)
    4694:	4798      	blx	r3
		appState = APP_STATE_WAKEUP;
    4696:	4b08      	ldr	r3, [pc, #32]	; (46b8 <APP_TaskHandler+0x70>)
    4698:	2208      	movs	r2, #8
    469a:	701a      	strb	r2, [r3, #0]
	}
	break;
    469c:	e008      	b.n	46b0 <APP_TaskHandler+0x68>

	case APP_STATE_WAKEUP:
	{
		NWK_WakeupReq();
    469e:	4b0d      	ldr	r3, [pc, #52]	; (46d4 <APP_TaskHandler+0x8c>)
    46a0:	4798      	blx	r3
		/*
		 * #if (LED_COUNT > 0)
		 *    LED_On(LED_NETWORK);
		 #endif*/

		appState = APP_STATE_SEND;
    46a2:	4b05      	ldr	r3, [pc, #20]	; (46b8 <APP_TaskHandler+0x70>)
    46a4:	2201      	movs	r2, #1
    46a6:	701a      	strb	r2, [r3, #0]
	}
	break;
    46a8:	e002      	b.n	46b0 <APP_TaskHandler+0x68>
#endif
	default:
		break;
    46aa:	46c0      	nop			; (mov r8, r8)
    46ac:	e000      	b.n	46b0 <APP_TaskHandler+0x68>
		if (!NWK_Busy()) {
			NWK_SleepReq();
			appState = APP_STATE_SLEEP;
		}
	}
	break;
    46ae:	46c0      	nop			; (mov r8, r8)
	uint16_t bytes;
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
	}
#endif
}
    46b0:	46c0      	nop			; (mov r8, r8)
    46b2:	46bd      	mov	sp, r7
    46b4:	bd80      	pop	{r7, pc}
    46b6:	46c0      	nop			; (mov r8, r8)
    46b8:	20000154 	.word	0x20000154
    46bc:	0000f57c 	.word	0x0000f57c
    46c0:	00004435 	.word	0x00004435
    46c4:	0000420d 	.word	0x0000420d
    46c8:	00006b55 	.word	0x00006b55
    46cc:	00006bb1 	.word	0x00006bb1
    46d0:	00003015 	.word	0x00003015
    46d4:	00006bc5 	.word	0x00006bc5

000046d8 <wsndemo_init>:

/**
 * Init function of the WSNDemo application
 */
void wsndemo_init(void)
{
    46d8:	b580      	push	{r7, lr}
    46da:	af00      	add	r7, sp, #0
	SYS_Init();
    46dc:	4b06      	ldr	r3, [pc, #24]	; (46f8 <wsndemo_init+0x20>)
    46de:	4798      	blx	r3
#if APP_ENDDEVICE
	sm_init();
    46e0:	4b06      	ldr	r3, [pc, #24]	; (46fc <wsndemo_init+0x24>)
    46e2:	4798      	blx	r3
	configure_adc_averaging();
    46e4:	4b06      	ldr	r3, [pc, #24]	; (4700 <wsndemo_init+0x28>)
    46e6:	4798      	blx	r3
	i2c_init();
    46e8:	4b06      	ldr	r3, [pc, #24]	; (4704 <wsndemo_init+0x2c>)
    46ea:	4798      	blx	r3
	HTU21D_Init();
    46ec:	4b06      	ldr	r3, [pc, #24]	; (4708 <wsndemo_init+0x30>)
    46ee:	4798      	blx	r3
#endif
#if APP_COORDINATOR
	//stdio_usb_init(void)
	sio2host_init();
#endif
}
    46f0:	46c0      	nop			; (mov r8, r8)
    46f2:	46bd      	mov	sp, r7
    46f4:	bd80      	pop	{r7, pc}
    46f6:	46c0      	nop			; (mov r8, r8)
    46f8:	00006075 	.word	0x00006075
    46fc:	00002fc9 	.word	0x00002fc9
    4700:	00002975 	.word	0x00002975
    4704:	00002d3d 	.word	0x00002d3d
    4708:	00002a41 	.word	0x00002a41

0000470c <wsndemo_task>:
/**
 * Task of the WSNDemo application
 * This task should be called in a while(1)
 */
void wsndemo_task(void)
{
    470c:	b580      	push	{r7, lr}
    470e:	af00      	add	r7, sp, #0
	SYS_TaskHandler();
    4710:	4b03      	ldr	r3, [pc, #12]	; (4720 <wsndemo_task+0x14>)
    4712:	4798      	blx	r3
	APP_TaskHandler();
    4714:	4b03      	ldr	r3, [pc, #12]	; (4724 <wsndemo_task+0x18>)
    4716:	4798      	blx	r3
}
    4718:	46c0      	nop			; (mov r8, r8)
    471a:	46bd      	mov	sp, r7
    471c:	bd80      	pop	{r7, pc}
    471e:	46c0      	nop			; (mov r8, r8)
    4720:	000060a1 	.word	0x000060a1
    4724:	00004649 	.word	0x00004649

00004728 <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    4728:	b580      	push	{r7, lr}
    472a:	af00      	add	r7, sp, #0
}
    472c:	46c0      	nop			; (mov r8, r8)
    472e:	46bd      	mov	sp, r7
    4730:	bd80      	pop	{r7, pc}
    4732:	46c0      	nop			; (mov r8, r8)

00004734 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    4734:	b580      	push	{r7, lr}
    4736:	b086      	sub	sp, #24
    4738:	af00      	add	r7, sp, #0
    473a:	6078      	str	r0, [r7, #4]
    473c:	0008      	movs	r0, r1
    473e:	0011      	movs	r1, r2
    4740:	1cfb      	adds	r3, r7, #3
    4742:	1c02      	adds	r2, r0, #0
    4744:	701a      	strb	r2, [r3, #0]
    4746:	1cbb      	adds	r3, r7, #2
    4748:	1c0a      	adds	r2, r1, #0
    474a:	701a      	strb	r2, [r3, #0]
	if (key != NULL) {
    474c:	687b      	ldr	r3, [r7, #4]
    474e:	2b00      	cmp	r3, #0
    4750:	d01c      	beq.n	478c <sal_aes_setup+0x58>
		/* Setup key. */
		dec_initialized = false;
    4752:	4b5e      	ldr	r3, [pc, #376]	; (48cc <sal_aes_setup+0x198>)
    4754:	2200      	movs	r2, #0
    4756:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    4758:	4b5d      	ldr	r3, [pc, #372]	; (48d0 <sal_aes_setup+0x19c>)
    475a:	2202      	movs	r2, #2
    475c:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    475e:	4a5d      	ldr	r2, [pc, #372]	; (48d4 <sal_aes_setup+0x1a0>)
    4760:	687b      	ldr	r3, [r7, #4]
    4762:	0010      	movs	r0, r2
    4764:	0019      	movs	r1, r3
    4766:	2310      	movs	r3, #16
    4768:	001a      	movs	r2, r3
    476a:	4b5b      	ldr	r3, [pc, #364]	; (48d8 <sal_aes_setup+0x1a4>)
    476c:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    476e:	4b5b      	ldr	r3, [pc, #364]	; (48dc <sal_aes_setup+0x1a8>)
    4770:	2210      	movs	r2, #16
    4772:	701a      	strb	r2, [r3, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    4774:	4b5a      	ldr	r3, [pc, #360]	; (48e0 <sal_aes_setup+0x1ac>)
    4776:	6879      	ldr	r1, [r7, #4]
    4778:	2210      	movs	r2, #16
    477a:	0018      	movs	r0, r3
    477c:	4b56      	ldr	r3, [pc, #344]	; (48d8 <sal_aes_setup+0x1a4>)
    477e:	4798      	blx	r3

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4780:	4b56      	ldr	r3, [pc, #344]	; (48dc <sal_aes_setup+0x1a8>)
    4782:	2211      	movs	r2, #17
    4784:	0019      	movs	r1, r3
    4786:	2083      	movs	r0, #131	; 0x83
    4788:	4b56      	ldr	r3, [pc, #344]	; (48e4 <sal_aes_setup+0x1b0>)
    478a:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    478c:	1cbb      	adds	r3, r7, #2
    478e:	781b      	ldrb	r3, [r3, #0]
    4790:	2b00      	cmp	r3, #0
    4792:	d002      	beq.n	479a <sal_aes_setup+0x66>
    4794:	2b01      	cmp	r3, #1
    4796:	d016      	beq.n	47c6 <sal_aes_setup+0x92>
    4798:	e053      	b.n	4842 <sal_aes_setup+0x10e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    479a:	4b4d      	ldr	r3, [pc, #308]	; (48d0 <sal_aes_setup+0x19c>)
    479c:	781b      	ldrb	r3, [r3, #0]
    479e:	2b01      	cmp	r3, #1
    47a0:	d151      	bne.n	4846 <sal_aes_setup+0x112>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    47a2:	4b4e      	ldr	r3, [pc, #312]	; (48dc <sal_aes_setup+0x1a8>)
    47a4:	2210      	movs	r2, #16
    47a6:	701a      	strb	r2, [r3, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    47a8:	4a4d      	ldr	r2, [pc, #308]	; (48e0 <sal_aes_setup+0x1ac>)
    47aa:	4b4a      	ldr	r3, [pc, #296]	; (48d4 <sal_aes_setup+0x1a0>)
    47ac:	0010      	movs	r0, r2
    47ae:	0019      	movs	r1, r3
    47b0:	2310      	movs	r3, #16
    47b2:	001a      	movs	r2, r3
    47b4:	4b48      	ldr	r3, [pc, #288]	; (48d8 <sal_aes_setup+0x1a4>)
    47b6:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    47b8:	4b48      	ldr	r3, [pc, #288]	; (48dc <sal_aes_setup+0x1a8>)
    47ba:	2211      	movs	r2, #17
    47bc:	0019      	movs	r1, r3
    47be:	2083      	movs	r0, #131	; 0x83
    47c0:	4b48      	ldr	r3, [pc, #288]	; (48e4 <sal_aes_setup+0x1b0>)
    47c2:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);
		}

		break;
    47c4:	e03f      	b.n	4846 <sal_aes_setup+0x112>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    47c6:	4b42      	ldr	r3, [pc, #264]	; (48d0 <sal_aes_setup+0x19c>)
    47c8:	781b      	ldrb	r3, [r3, #0]
    47ca:	2b01      	cmp	r3, #1
    47cc:	d03d      	beq.n	484a <sal_aes_setup+0x116>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    47ce:	4b43      	ldr	r3, [pc, #268]	; (48dc <sal_aes_setup+0x1a8>)
    47d0:	2210      	movs	r2, #16
    47d2:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    47d4:	4b3d      	ldr	r3, [pc, #244]	; (48cc <sal_aes_setup+0x198>)
    47d6:	781b      	ldrb	r3, [r3, #0]
    47d8:	2201      	movs	r2, #1
    47da:	4053      	eors	r3, r2
    47dc:	b2db      	uxtb	r3, r3
    47de:	2b00      	cmp	r3, #0
    47e0:	d01d      	beq.n	481e <sal_aes_setup+0xea>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    47e2:	4b3e      	ldr	r3, [pc, #248]	; (48dc <sal_aes_setup+0x1a8>)
    47e4:	2200      	movs	r2, #0
    47e6:	701a      	strb	r2, [r3, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    47e8:	4b3c      	ldr	r3, [pc, #240]	; (48dc <sal_aes_setup+0x1a8>)
    47ea:	2280      	movs	r2, #128	; 0x80
    47ec:	745a      	strb	r2, [r3, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    47ee:	4b3e      	ldr	r3, [pc, #248]	; (48e8 <sal_aes_setup+0x1b4>)
    47f0:	2201      	movs	r2, #1
    47f2:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    47f4:	2308      	movs	r3, #8
    47f6:	18fb      	adds	r3, r7, r3
    47f8:	2100      	movs	r1, #0
    47fa:	0018      	movs	r0, r3
    47fc:	4b3b      	ldr	r3, [pc, #236]	; (48ec <sal_aes_setup+0x1b8>)
    47fe:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4800:	4b36      	ldr	r3, [pc, #216]	; (48dc <sal_aes_setup+0x1a8>)
    4802:	2210      	movs	r2, #16
    4804:	701a      	strb	r2, [r3, #0]
				trx_sram_write(
    4806:	4b35      	ldr	r3, [pc, #212]	; (48dc <sal_aes_setup+0x1a8>)
    4808:	2201      	movs	r2, #1
    480a:	0019      	movs	r1, r3
    480c:	2083      	movs	r0, #131	; 0x83
    480e:	4b35      	ldr	r3, [pc, #212]	; (48e4 <sal_aes_setup+0x1b0>)
    4810:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    4812:	4b37      	ldr	r3, [pc, #220]	; (48f0 <sal_aes_setup+0x1bc>)
    4814:	2210      	movs	r2, #16
    4816:	0019      	movs	r1, r3
    4818:	2084      	movs	r0, #132	; 0x84
    481a:	4b36      	ldr	r3, [pc, #216]	; (48f4 <sal_aes_setup+0x1c0>)
    481c:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    481e:	4a30      	ldr	r2, [pc, #192]	; (48e0 <sal_aes_setup+0x1ac>)
    4820:	4b33      	ldr	r3, [pc, #204]	; (48f0 <sal_aes_setup+0x1bc>)
    4822:	0010      	movs	r0, r2
    4824:	0019      	movs	r1, r3
    4826:	2310      	movs	r3, #16
    4828:	001a      	movs	r2, r3
    482a:	4b2b      	ldr	r3, [pc, #172]	; (48d8 <sal_aes_setup+0x1a4>)
    482c:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    482e:	4b2b      	ldr	r3, [pc, #172]	; (48dc <sal_aes_setup+0x1a8>)
    4830:	2211      	movs	r2, #17
    4832:	0019      	movs	r1, r3
    4834:	2083      	movs	r0, #131	; 0x83
    4836:	4b2b      	ldr	r3, [pc, #172]	; (48e4 <sal_aes_setup+0x1b0>)
    4838:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    483a:	4b24      	ldr	r3, [pc, #144]	; (48cc <sal_aes_setup+0x198>)
    483c:	2201      	movs	r2, #1
    483e:	701a      	strb	r2, [r3, #0]
		}

		break;
    4840:	e003      	b.n	484a <sal_aes_setup+0x116>

	default:
		return false;
    4842:	2300      	movs	r3, #0
    4844:	e03d      	b.n	48c2 <sal_aes_setup+0x18e>
			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
					aes_buf, AES_BLOCKSIZE + 1);
		}

		break;
    4846:	46c0      	nop			; (mov r8, r8)
    4848:	e000      	b.n	484c <sal_aes_setup+0x118>
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
		}

		break;
    484a:	46c0      	nop			; (mov r8, r8)

	default:
		return false;
	}

	last_dir = dir;
    484c:	4b20      	ldr	r3, [pc, #128]	; (48d0 <sal_aes_setup+0x19c>)
    484e:	1cba      	adds	r2, r7, #2
    4850:	7812      	ldrb	r2, [r2, #0]
    4852:	701a      	strb	r2, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    4854:	1cfb      	adds	r3, r7, #3
    4856:	781b      	ldrb	r3, [r3, #0]
    4858:	2b00      	cmp	r3, #0
    485a:	d001      	beq.n	4860 <sal_aes_setup+0x12c>
    485c:	2b02      	cmp	r3, #2
    485e:	d12f      	bne.n	48c0 <sal_aes_setup+0x18c>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4860:	1cfb      	adds	r3, r7, #3
    4862:	781b      	ldrb	r3, [r3, #0]
    4864:	011b      	lsls	r3, r3, #4
    4866:	b25b      	sxtb	r3, r3
    4868:	2270      	movs	r2, #112	; 0x70
    486a:	4013      	ands	r3, r2
    486c:	b25a      	sxtb	r2, r3
				SR_MASK(SR_AES_DIR, dir);
    486e:	1cbb      	adds	r3, r7, #2
    4870:	781b      	ldrb	r3, [r3, #0]
    4872:	00db      	lsls	r3, r3, #3
	/* Set encryption mode. */
	switch (enc_mode) {
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4874:	b25b      	sxtb	r3, r3
    4876:	2108      	movs	r1, #8
    4878:	400b      	ands	r3, r1
    487a:	b25b      	sxtb	r3, r3
    487c:	4313      	orrs	r3, r2
    487e:	b25b      	sxtb	r3, r3
    4880:	b2da      	uxtb	r2, r3
    4882:	4b16      	ldr	r3, [pc, #88]	; (48dc <sal_aes_setup+0x1a8>)
    4884:	701a      	strb	r2, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    4886:	1cfb      	adds	r3, r7, #3
    4888:	781b      	ldrb	r3, [r3, #0]
    488a:	011b      	lsls	r3, r3, #4
    488c:	b25b      	sxtb	r3, r3
    488e:	2270      	movs	r2, #112	; 0x70
    4890:	4013      	ands	r3, r2
    4892:	b25a      	sxtb	r2, r3
				SR_MASK(SR_AES_DIR, dir) |
    4894:	1cbb      	adds	r3, r7, #2
    4896:	781b      	ldrb	r3, [r3, #0]
    4898:	00db      	lsls	r3, r3, #3
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    489a:	b25b      	sxtb	r3, r3
    489c:	2108      	movs	r1, #8
    489e:	400b      	ands	r3, r1
    48a0:	b25b      	sxtb	r3, r3
    48a2:	4313      	orrs	r3, r2
    48a4:	b25b      	sxtb	r3, r3
    48a6:	2280      	movs	r2, #128	; 0x80
    48a8:	4252      	negs	r2, r2
    48aa:	4313      	orrs	r3, r2
    48ac:	b25b      	sxtb	r3, r3
    48ae:	b2da      	uxtb	r2, r3
    48b0:	4b0a      	ldr	r3, [pc, #40]	; (48dc <sal_aes_setup+0x1a8>)
    48b2:	745a      	strb	r2, [r3, #17]
				SR_MASK(SR_AES_DIR, dir) |
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;
    48b4:	46c0      	nop			; (mov r8, r8)

	default:
		return (false);
	}

	setup_flag = true;
    48b6:	4b0c      	ldr	r3, [pc, #48]	; (48e8 <sal_aes_setup+0x1b4>)
    48b8:	2201      	movs	r2, #1
    48ba:	701a      	strb	r2, [r3, #0]

	return (true);
    48bc:	2301      	movs	r3, #1
    48be:	e000      	b.n	48c2 <sal_aes_setup+0x18e>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    48c0:	2300      	movs	r3, #0
	}

	setup_flag = true;

	return (true);
}
    48c2:	0018      	movs	r0, r3
    48c4:	46bd      	mov	sp, r7
    48c6:	b006      	add	sp, #24
    48c8:	bd80      	pop	{r7, pc}
    48ca:	46c0      	nop			; (mov r8, r8)
    48cc:	200001f9 	.word	0x200001f9
    48d0:	20000014 	.word	0x20000014
    48d4:	20000210 	.word	0x20000210
    48d8:	0000e491 	.word	0x0000e491
    48dc:	200001fc 	.word	0x200001fc
    48e0:	200001fd 	.word	0x200001fd
    48e4:	00005581 	.word	0x00005581
    48e8:	200001f8 	.word	0x200001f8
    48ec:	000048f9 	.word	0x000048f9
    48f0:	20000220 	.word	0x20000220
    48f4:	00005745 	.word	0x00005745

000048f8 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    48f8:	b580      	push	{r7, lr}
    48fa:	b084      	sub	sp, #16
    48fc:	af00      	add	r7, sp, #0
    48fe:	6078      	str	r0, [r7, #4]
    4900:	6039      	str	r1, [r7, #0]
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    4902:	4b1a      	ldr	r3, [pc, #104]	; (496c <sal_aes_wrrd+0x74>)
    4904:	6879      	ldr	r1, [r7, #4]
    4906:	2210      	movs	r2, #16
    4908:	0018      	movs	r0, r3
    490a:	4b19      	ldr	r3, [pc, #100]	; (4970 <sal_aes_wrrd+0x78>)
    490c:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    490e:	230f      	movs	r3, #15
    4910:	18fb      	adds	r3, r7, r3
    4912:	4a18      	ldr	r2, [pc, #96]	; (4974 <sal_aes_wrrd+0x7c>)
    4914:	7c52      	ldrb	r2, [r2, #17]
    4916:	701a      	strb	r2, [r3, #0]

	if (setup_flag) {
    4918:	4b17      	ldr	r3, [pc, #92]	; (4978 <sal_aes_wrrd+0x80>)
    491a:	781b      	ldrb	r3, [r3, #0]
    491c:	2b00      	cmp	r3, #0
    491e:	d009      	beq.n	4934 <sal_aes_wrrd+0x3c>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4920:	4b14      	ldr	r3, [pc, #80]	; (4974 <sal_aes_wrrd+0x7c>)
    4922:	2212      	movs	r2, #18
    4924:	0019      	movs	r1, r3
    4926:	2083      	movs	r0, #131	; 0x83
    4928:	4b14      	ldr	r3, [pc, #80]	; (497c <sal_aes_wrrd+0x84>)
    492a:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    492c:	4b12      	ldr	r3, [pc, #72]	; (4978 <sal_aes_wrrd+0x80>)
    492e:	2200      	movs	r2, #0
    4930:	701a      	strb	r2, [r3, #0]
    4932:	e005      	b.n	4940 <sal_aes_wrrd+0x48>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    4934:	4b0d      	ldr	r3, [pc, #52]	; (496c <sal_aes_wrrd+0x74>)
    4936:	2211      	movs	r2, #17
    4938:	0019      	movs	r1, r3
    493a:	2084      	movs	r0, #132	; 0x84
    493c:	4b0f      	ldr	r3, [pc, #60]	; (497c <sal_aes_wrrd+0x84>)
    493e:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4940:	683b      	ldr	r3, [r7, #0]
    4942:	2b00      	cmp	r3, #0
    4944:	d005      	beq.n	4952 <sal_aes_wrrd+0x5a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    4946:	4909      	ldr	r1, [pc, #36]	; (496c <sal_aes_wrrd+0x74>)
    4948:	683b      	ldr	r3, [r7, #0]
    494a:	2210      	movs	r2, #16
    494c:	0018      	movs	r0, r3
    494e:	4b08      	ldr	r3, [pc, #32]	; (4970 <sal_aes_wrrd+0x78>)
    4950:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    4952:	4b08      	ldr	r3, [pc, #32]	; (4974 <sal_aes_wrrd+0x7c>)
    4954:	220f      	movs	r2, #15
    4956:	18ba      	adds	r2, r7, r2
    4958:	7812      	ldrb	r2, [r2, #0]
    495a:	745a      	strb	r2, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    495c:	2018      	movs	r0, #24
    495e:	4b08      	ldr	r3, [pc, #32]	; (4980 <sal_aes_wrrd+0x88>)
    4960:	4798      	blx	r3
}
    4962:	46c0      	nop			; (mov r8, r8)
    4964:	46bd      	mov	sp, r7
    4966:	b004      	add	sp, #16
    4968:	bd80      	pop	{r7, pc}
    496a:	46c0      	nop			; (mov r8, r8)
    496c:	200001fd 	.word	0x200001fd
    4970:	0000e491 	.word	0x0000e491
    4974:	200001fc 	.word	0x200001fc
    4978:	200001f8 	.word	0x200001f8
    497c:	0000591d 	.word	0x0000591d
    4980:	0000a9f1 	.word	0x0000a9f1

00004984 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    4984:	b580      	push	{r7, lr}
    4986:	b082      	sub	sp, #8
    4988:	af00      	add	r7, sp, #0
    498a:	6078      	str	r0, [r7, #4]
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    498c:	687b      	ldr	r3, [r7, #4]
    498e:	2210      	movs	r2, #16
    4990:	0019      	movs	r1, r3
    4992:	2084      	movs	r0, #132	; 0x84
    4994:	4b02      	ldr	r3, [pc, #8]	; (49a0 <sal_aes_read+0x1c>)
    4996:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    4998:	46c0      	nop			; (mov r8, r8)
    499a:	46bd      	mov	sp, r7
    499c:	b002      	add	sp, #8
    499e:	bd80      	pop	{r7, pc}
    49a0:	00005745 	.word	0x00005745

000049a4 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
    49a4:	b580      	push	{r7, lr}
    49a6:	b082      	sub	sp, #8
    49a8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    49aa:	f3ef 8310 	mrs	r3, PRIMASK
    49ae:	607b      	str	r3, [r7, #4]
  return(result);
    49b0:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
    49b2:	425a      	negs	r2, r3
    49b4:	4153      	adcs	r3, r2
    49b6:	b2db      	uxtb	r3, r3
    49b8:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    49ba:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    49bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    49c0:	4b03      	ldr	r3, [pc, #12]	; (49d0 <cpu_irq_save+0x2c>)
    49c2:	2200      	movs	r2, #0
    49c4:	701a      	strb	r2, [r3, #0]
	return flags;
    49c6:	683b      	ldr	r3, [r7, #0]
}
    49c8:	0018      	movs	r0, r3
    49ca:	46bd      	mov	sp, r7
    49cc:	b002      	add	sp, #8
    49ce:	bd80      	pop	{r7, pc}
    49d0:	20000024 	.word	0x20000024

000049d4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
    49d4:	b580      	push	{r7, lr}
    49d6:	b082      	sub	sp, #8
    49d8:	af00      	add	r7, sp, #0
    49da:	6078      	str	r0, [r7, #4]
	return (flags);
    49dc:	687b      	ldr	r3, [r7, #4]
    49de:	1e5a      	subs	r2, r3, #1
    49e0:	4193      	sbcs	r3, r2
    49e2:	b2db      	uxtb	r3, r3
}
    49e4:	0018      	movs	r0, r3
    49e6:	46bd      	mov	sp, r7
    49e8:	b002      	add	sp, #8
    49ea:	bd80      	pop	{r7, pc}

000049ec <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    49ec:	b580      	push	{r7, lr}
    49ee:	b082      	sub	sp, #8
    49f0:	af00      	add	r7, sp, #0
    49f2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
    49f4:	687b      	ldr	r3, [r7, #4]
    49f6:	0018      	movs	r0, r3
    49f8:	4b06      	ldr	r3, [pc, #24]	; (4a14 <cpu_irq_restore+0x28>)
    49fa:	4798      	blx	r3
    49fc:	1e03      	subs	r3, r0, #0
    49fe:	d005      	beq.n	4a0c <cpu_irq_restore+0x20>
		cpu_irq_enable();
    4a00:	4b05      	ldr	r3, [pc, #20]	; (4a18 <cpu_irq_restore+0x2c>)
    4a02:	2201      	movs	r2, #1
    4a04:	701a      	strb	r2, [r3, #0]
    4a06:	f3bf 8f5f 	dmb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4a0a:	b662      	cpsie	i
}
    4a0c:	46c0      	nop			; (mov r8, r8)
    4a0e:	46bd      	mov	sp, r7
    4a10:	b002      	add	sp, #8
    4a12:	bd80      	pop	{r7, pc}
    4a14:	000049d5 	.word	0x000049d5
    4a18:	20000024 	.word	0x20000024

00004a1c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    4a1c:	b580      	push	{r7, lr}
    4a1e:	b084      	sub	sp, #16
    4a20:	af00      	add	r7, sp, #0
    4a22:	0002      	movs	r2, r0
    4a24:	1dfb      	adds	r3, r7, #7
    4a26:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    4a28:	230f      	movs	r3, #15
    4a2a:	18fb      	adds	r3, r7, r3
    4a2c:	1dfa      	adds	r2, r7, #7
    4a2e:	7812      	ldrb	r2, [r2, #0]
    4a30:	09d2      	lsrs	r2, r2, #7
    4a32:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    4a34:	230e      	movs	r3, #14
    4a36:	18fb      	adds	r3, r7, r3
    4a38:	1dfa      	adds	r2, r7, #7
    4a3a:	7812      	ldrb	r2, [r2, #0]
    4a3c:	0952      	lsrs	r2, r2, #5
    4a3e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    4a40:	4b0d      	ldr	r3, [pc, #52]	; (4a78 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    4a42:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    4a44:	230f      	movs	r3, #15
    4a46:	18fb      	adds	r3, r7, r3
    4a48:	781b      	ldrb	r3, [r3, #0]
    4a4a:	2b00      	cmp	r3, #0
    4a4c:	d10f      	bne.n	4a6e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    4a4e:	230f      	movs	r3, #15
    4a50:	18fb      	adds	r3, r7, r3
    4a52:	781b      	ldrb	r3, [r3, #0]
    4a54:	009b      	lsls	r3, r3, #2
    4a56:	2210      	movs	r2, #16
    4a58:	4694      	mov	ip, r2
    4a5a:	44bc      	add	ip, r7
    4a5c:	4463      	add	r3, ip
    4a5e:	3b08      	subs	r3, #8
    4a60:	681a      	ldr	r2, [r3, #0]
    4a62:	230e      	movs	r3, #14
    4a64:	18fb      	adds	r3, r7, r3
    4a66:	781b      	ldrb	r3, [r3, #0]
    4a68:	01db      	lsls	r3, r3, #7
    4a6a:	18d3      	adds	r3, r2, r3
    4a6c:	e000      	b.n	4a70 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    4a6e:	2300      	movs	r3, #0
	}
}
    4a70:	0018      	movs	r0, r3
    4a72:	46bd      	mov	sp, r7
    4a74:	b004      	add	sp, #16
    4a76:	bd80      	pop	{r7, pc}
    4a78:	41004400 	.word	0x41004400

00004a7c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    4a7c:	b580      	push	{r7, lr}
    4a7e:	b082      	sub	sp, #8
    4a80:	af00      	add	r7, sp, #0
    4a82:	0002      	movs	r2, r0
    4a84:	1dfb      	adds	r3, r7, #7
    4a86:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    4a88:	1dfb      	adds	r3, r7, #7
    4a8a:	781b      	ldrb	r3, [r3, #0]
    4a8c:	0018      	movs	r0, r3
    4a8e:	4b03      	ldr	r3, [pc, #12]	; (4a9c <port_get_group_from_gpio_pin+0x20>)
    4a90:	4798      	blx	r3
    4a92:	0003      	movs	r3, r0
}
    4a94:	0018      	movs	r0, r3
    4a96:	46bd      	mov	sp, r7
    4a98:	b002      	add	sp, #8
    4a9a:	bd80      	pop	{r7, pc}
    4a9c:	00004a1d 	.word	0x00004a1d

00004aa0 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    4aa0:	b580      	push	{r7, lr}
    4aa2:	b082      	sub	sp, #8
    4aa4:	af00      	add	r7, sp, #0
    4aa6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    4aa8:	687b      	ldr	r3, [r7, #4]
    4aaa:	2200      	movs	r2, #0
    4aac:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    4aae:	687b      	ldr	r3, [r7, #4]
    4ab0:	2201      	movs	r2, #1
    4ab2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    4ab4:	687b      	ldr	r3, [r7, #4]
    4ab6:	2200      	movs	r2, #0
    4ab8:	709a      	strb	r2, [r3, #2]
}
    4aba:	46c0      	nop			; (mov r8, r8)
    4abc:	46bd      	mov	sp, r7
    4abe:	b002      	add	sp, #8
    4ac0:	bd80      	pop	{r7, pc}
    4ac2:	46c0      	nop			; (mov r8, r8)

00004ac4 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    4ac4:	b580      	push	{r7, lr}
    4ac6:	b084      	sub	sp, #16
    4ac8:	af00      	add	r7, sp, #0
    4aca:	0002      	movs	r2, r0
    4acc:	1dfb      	adds	r3, r7, #7
    4ace:	701a      	strb	r2, [r3, #0]
    4ad0:	1dbb      	adds	r3, r7, #6
    4ad2:	1c0a      	adds	r2, r1, #0
    4ad4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    4ad6:	1dfb      	adds	r3, r7, #7
    4ad8:	781b      	ldrb	r3, [r3, #0]
    4ada:	0018      	movs	r0, r3
    4adc:	4b0d      	ldr	r3, [pc, #52]	; (4b14 <port_pin_set_output_level+0x50>)
    4ade:	4798      	blx	r3
    4ae0:	0003      	movs	r3, r0
    4ae2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4ae4:	1dfb      	adds	r3, r7, #7
    4ae6:	781b      	ldrb	r3, [r3, #0]
    4ae8:	221f      	movs	r2, #31
    4aea:	4013      	ands	r3, r2
    4aec:	2201      	movs	r2, #1
    4aee:	409a      	lsls	r2, r3
    4af0:	0013      	movs	r3, r2
    4af2:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    4af4:	1dbb      	adds	r3, r7, #6
    4af6:	781b      	ldrb	r3, [r3, #0]
    4af8:	2b00      	cmp	r3, #0
    4afa:	d003      	beq.n	4b04 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    4afc:	68fb      	ldr	r3, [r7, #12]
    4afe:	68ba      	ldr	r2, [r7, #8]
    4b00:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    4b02:	e002      	b.n	4b0a <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4b04:	68fb      	ldr	r3, [r7, #12]
    4b06:	68ba      	ldr	r2, [r7, #8]
    4b08:	615a      	str	r2, [r3, #20]
	}
}
    4b0a:	46c0      	nop			; (mov r8, r8)
    4b0c:	46bd      	mov	sp, r7
    4b0e:	b004      	add	sp, #16
    4b10:	bd80      	pop	{r7, pc}
    4b12:	46c0      	nop			; (mov r8, r8)
    4b14:	00004a7d 	.word	0x00004a7d

00004b18 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    4b18:	b580      	push	{r7, lr}
    4b1a:	b082      	sub	sp, #8
    4b1c:	af00      	add	r7, sp, #0
    4b1e:	0002      	movs	r2, r0
    4b20:	1dfb      	adds	r3, r7, #7
    4b22:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4b24:	4b06      	ldr	r3, [pc, #24]	; (4b40 <system_interrupt_enable+0x28>)
    4b26:	1dfa      	adds	r2, r7, #7
    4b28:	7812      	ldrb	r2, [r2, #0]
    4b2a:	0011      	movs	r1, r2
    4b2c:	221f      	movs	r2, #31
    4b2e:	400a      	ands	r2, r1
    4b30:	2101      	movs	r1, #1
    4b32:	4091      	lsls	r1, r2
    4b34:	000a      	movs	r2, r1
    4b36:	601a      	str	r2, [r3, #0]
}
    4b38:	46c0      	nop			; (mov r8, r8)
    4b3a:	46bd      	mov	sp, r7
    4b3c:	b002      	add	sp, #8
    4b3e:	bd80      	pop	{r7, pc}
    4b40:	e000e100 	.word	0xe000e100

00004b44 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    4b44:	b580      	push	{r7, lr}
    4b46:	b084      	sub	sp, #16
    4b48:	af00      	add	r7, sp, #0
    4b4a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b4c:	687b      	ldr	r3, [r7, #4]
    4b4e:	681b      	ldr	r3, [r3, #0]
    4b50:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    4b52:	68fb      	ldr	r3, [r7, #12]
    4b54:	69db      	ldr	r3, [r3, #28]
    4b56:	1e5a      	subs	r2, r3, #1
    4b58:	4193      	sbcs	r3, r2
    4b5a:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    4b5c:	0018      	movs	r0, r3
    4b5e:	46bd      	mov	sp, r7
    4b60:	b004      	add	sp, #16
    4b62:	bd80      	pop	{r7, pc}

00004b64 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    4b64:	b580      	push	{r7, lr}
    4b66:	b082      	sub	sp, #8
    4b68:	af00      	add	r7, sp, #0
    4b6a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    4b6c:	687b      	ldr	r3, [r7, #4]
    4b6e:	2201      	movs	r2, #1
    4b70:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4b72:	687b      	ldr	r3, [r7, #4]
    4b74:	2200      	movs	r2, #0
    4b76:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    4b78:	687b      	ldr	r3, [r7, #4]
    4b7a:	2200      	movs	r2, #0
    4b7c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    4b7e:	687b      	ldr	r3, [r7, #4]
    4b80:	22c0      	movs	r2, #192	; 0xc0
    4b82:	0392      	lsls	r2, r2, #14
    4b84:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    4b86:	687b      	ldr	r3, [r7, #4]
    4b88:	2200      	movs	r2, #0
    4b8a:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    4b8c:	687b      	ldr	r3, [r7, #4]
    4b8e:	2200      	movs	r2, #0
    4b90:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    4b92:	687b      	ldr	r3, [r7, #4]
    4b94:	2201      	movs	r2, #1
    4b96:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    4b98:	687b      	ldr	r3, [r7, #4]
    4b9a:	2201      	movs	r2, #1
    4b9c:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    4b9e:	687b      	ldr	r3, [r7, #4]
    4ba0:	2200      	movs	r2, #0
    4ba2:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    4ba4:	687b      	ldr	r3, [r7, #4]
    4ba6:	2224      	movs	r2, #36	; 0x24
    4ba8:	2100      	movs	r1, #0
    4baa:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    4bac:	687b      	ldr	r3, [r7, #4]
    4bae:	3318      	adds	r3, #24
    4bb0:	220c      	movs	r2, #12
    4bb2:	2100      	movs	r1, #0
    4bb4:	0018      	movs	r0, r3
    4bb6:	4b0a      	ldr	r3, [pc, #40]	; (4be0 <spi_get_config_defaults+0x7c>)
    4bb8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    4bba:	687b      	ldr	r3, [r7, #4]
    4bbc:	4a09      	ldr	r2, [pc, #36]	; (4be4 <spi_get_config_defaults+0x80>)
    4bbe:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    4bc0:	687b      	ldr	r3, [r7, #4]
    4bc2:	2200      	movs	r2, #0
    4bc4:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    4bc6:	687b      	ldr	r3, [r7, #4]
    4bc8:	2200      	movs	r2, #0
    4bca:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    4bcc:	687b      	ldr	r3, [r7, #4]
    4bce:	2200      	movs	r2, #0
    4bd0:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    4bd2:	687b      	ldr	r3, [r7, #4]
    4bd4:	2200      	movs	r2, #0
    4bd6:	635a      	str	r2, [r3, #52]	; 0x34

};
    4bd8:	46c0      	nop			; (mov r8, r8)
    4bda:	46bd      	mov	sp, r7
    4bdc:	b002      	add	sp, #8
    4bde:	bd80      	pop	{r7, pc}
    4be0:	0000e4a3 	.word	0x0000e4a3
    4be4:	000186a0 	.word	0x000186a0

00004be8 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    4be8:	b580      	push	{r7, lr}
    4bea:	b082      	sub	sp, #8
    4bec:	af00      	add	r7, sp, #0
    4bee:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    4bf0:	687b      	ldr	r3, [r7, #4]
    4bf2:	220a      	movs	r2, #10
    4bf4:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    4bf6:	687b      	ldr	r3, [r7, #4]
    4bf8:	2200      	movs	r2, #0
    4bfa:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    4bfc:	687b      	ldr	r3, [r7, #4]
    4bfe:	2200      	movs	r2, #0
    4c00:	709a      	strb	r2, [r3, #2]
}
    4c02:	46c0      	nop			; (mov r8, r8)
    4c04:	46bd      	mov	sp, r7
    4c06:	b002      	add	sp, #8
    4c08:	bd80      	pop	{r7, pc}
    4c0a:	46c0      	nop			; (mov r8, r8)

00004c0c <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    4c0c:	b580      	push	{r7, lr}
    4c0e:	b084      	sub	sp, #16
    4c10:	af00      	add	r7, sp, #0
    4c12:	6078      	str	r0, [r7, #4]
    4c14:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    4c16:	683b      	ldr	r3, [r7, #0]
    4c18:	781a      	ldrb	r2, [r3, #0]
    4c1a:	687b      	ldr	r3, [r7, #4]
    4c1c:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    4c1e:	683b      	ldr	r3, [r7, #0]
    4c20:	785a      	ldrb	r2, [r3, #1]
    4c22:	687b      	ldr	r3, [r7, #4]
    4c24:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    4c26:	683b      	ldr	r3, [r7, #0]
    4c28:	789a      	ldrb	r2, [r3, #2]
    4c2a:	687b      	ldr	r3, [r7, #4]
    4c2c:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    4c2e:	230c      	movs	r3, #12
    4c30:	18fb      	adds	r3, r7, r3
    4c32:	0018      	movs	r0, r3
    4c34:	4b0b      	ldr	r3, [pc, #44]	; (4c64 <spi_attach_slave+0x58>)
    4c36:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4c38:	230c      	movs	r3, #12
    4c3a:	18fb      	adds	r3, r7, r3
    4c3c:	2201      	movs	r2, #1
    4c3e:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    4c40:	687b      	ldr	r3, [r7, #4]
    4c42:	781b      	ldrb	r3, [r3, #0]
    4c44:	220c      	movs	r2, #12
    4c46:	18ba      	adds	r2, r7, r2
    4c48:	0011      	movs	r1, r2
    4c4a:	0018      	movs	r0, r3
    4c4c:	4b06      	ldr	r3, [pc, #24]	; (4c68 <spi_attach_slave+0x5c>)
    4c4e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4c50:	687b      	ldr	r3, [r7, #4]
    4c52:	781b      	ldrb	r3, [r3, #0]
    4c54:	2101      	movs	r1, #1
    4c56:	0018      	movs	r0, r3
    4c58:	4b04      	ldr	r3, [pc, #16]	; (4c6c <spi_attach_slave+0x60>)
    4c5a:	4798      	blx	r3
}
    4c5c:	46c0      	nop			; (mov r8, r8)
    4c5e:	46bd      	mov	sp, r7
    4c60:	b004      	add	sp, #16
    4c62:	bd80      	pop	{r7, pc}
    4c64:	00004aa1 	.word	0x00004aa1
    4c68:	0000aa79 	.word	0x0000aa79
    4c6c:	00004ac5 	.word	0x00004ac5

00004c70 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    4c70:	b580      	push	{r7, lr}
    4c72:	b084      	sub	sp, #16
    4c74:	af00      	add	r7, sp, #0
    4c76:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c78:	687b      	ldr	r3, [r7, #4]
    4c7a:	681b      	ldr	r3, [r3, #0]
    4c7c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4c7e:	687b      	ldr	r3, [r7, #4]
    4c80:	681b      	ldr	r3, [r3, #0]
    4c82:	0018      	movs	r0, r3
    4c84:	4b0b      	ldr	r3, [pc, #44]	; (4cb4 <spi_enable+0x44>)
    4c86:	4798      	blx	r3
    4c88:	0003      	movs	r3, r0
    4c8a:	0018      	movs	r0, r3
    4c8c:	4b0a      	ldr	r3, [pc, #40]	; (4cb8 <spi_enable+0x48>)
    4c8e:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    4c90:	46c0      	nop			; (mov r8, r8)
    4c92:	687b      	ldr	r3, [r7, #4]
    4c94:	0018      	movs	r0, r3
    4c96:	4b09      	ldr	r3, [pc, #36]	; (4cbc <spi_enable+0x4c>)
    4c98:	4798      	blx	r3
    4c9a:	1e03      	subs	r3, r0, #0
    4c9c:	d1f9      	bne.n	4c92 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4c9e:	68fb      	ldr	r3, [r7, #12]
    4ca0:	681b      	ldr	r3, [r3, #0]
    4ca2:	2202      	movs	r2, #2
    4ca4:	431a      	orrs	r2, r3
    4ca6:	68fb      	ldr	r3, [r7, #12]
    4ca8:	601a      	str	r2, [r3, #0]
}
    4caa:	46c0      	nop			; (mov r8, r8)
    4cac:	46bd      	mov	sp, r7
    4cae:	b004      	add	sp, #16
    4cb0:	bd80      	pop	{r7, pc}
    4cb2:	46c0      	nop			; (mov r8, r8)
    4cb4:	0000a65d 	.word	0x0000a65d
    4cb8:	00004b19 	.word	0x00004b19
    4cbc:	00004b45 	.word	0x00004b45

00004cc0 <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    4cc0:	b580      	push	{r7, lr}
    4cc2:	b084      	sub	sp, #16
    4cc4:	af00      	add	r7, sp, #0
    4cc6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4cc8:	687b      	ldr	r3, [r7, #4]
    4cca:	681b      	ldr	r3, [r3, #0]
    4ccc:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cce:	68fb      	ldr	r3, [r7, #12]
    4cd0:	7e1b      	ldrb	r3, [r3, #24]
    4cd2:	b2db      	uxtb	r3, r3
    4cd4:	001a      	movs	r2, r3
    4cd6:	2302      	movs	r3, #2
    4cd8:	4013      	ands	r3, r2
    4cda:	1e5a      	subs	r2, r3, #1
    4cdc:	4193      	sbcs	r3, r2
    4cde:	b2db      	uxtb	r3, r3
}
    4ce0:	0018      	movs	r0, r3
    4ce2:	46bd      	mov	sp, r7
    4ce4:	b004      	add	sp, #16
    4ce6:	bd80      	pop	{r7, pc}

00004ce8 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    4ce8:	b580      	push	{r7, lr}
    4cea:	b084      	sub	sp, #16
    4cec:	af00      	add	r7, sp, #0
    4cee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4cf0:	687b      	ldr	r3, [r7, #4]
    4cf2:	681b      	ldr	r3, [r3, #0]
    4cf4:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4cf6:	68fb      	ldr	r3, [r7, #12]
    4cf8:	7e1b      	ldrb	r3, [r3, #24]
    4cfa:	b2db      	uxtb	r3, r3
    4cfc:	001a      	movs	r2, r3
    4cfe:	2301      	movs	r3, #1
    4d00:	4013      	ands	r3, r2
    4d02:	1e5a      	subs	r2, r3, #1
    4d04:	4193      	sbcs	r3, r2
    4d06:	b2db      	uxtb	r3, r3
}
    4d08:	0018      	movs	r0, r3
    4d0a:	46bd      	mov	sp, r7
    4d0c:	b004      	add	sp, #16
    4d0e:	bd80      	pop	{r7, pc}

00004d10 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    4d10:	b580      	push	{r7, lr}
    4d12:	b084      	sub	sp, #16
    4d14:	af00      	add	r7, sp, #0
    4d16:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d18:	687b      	ldr	r3, [r7, #4]
    4d1a:	681b      	ldr	r3, [r3, #0]
    4d1c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d1e:	68fb      	ldr	r3, [r7, #12]
    4d20:	7e1b      	ldrb	r3, [r3, #24]
    4d22:	b2db      	uxtb	r3, r3
    4d24:	001a      	movs	r2, r3
    4d26:	2304      	movs	r3, #4
    4d28:	4013      	ands	r3, r2
    4d2a:	1e5a      	subs	r2, r3, #1
    4d2c:	4193      	sbcs	r3, r2
    4d2e:	b2db      	uxtb	r3, r3
}
    4d30:	0018      	movs	r0, r3
    4d32:	46bd      	mov	sp, r7
    4d34:	b004      	add	sp, #16
    4d36:	bd80      	pop	{r7, pc}

00004d38 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    4d38:	b580      	push	{r7, lr}
    4d3a:	b084      	sub	sp, #16
    4d3c:	af00      	add	r7, sp, #0
    4d3e:	6078      	str	r0, [r7, #4]
    4d40:	000a      	movs	r2, r1
    4d42:	1cbb      	adds	r3, r7, #2
    4d44:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d46:	687b      	ldr	r3, [r7, #4]
    4d48:	681b      	ldr	r3, [r3, #0]
    4d4a:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4d4c:	687b      	ldr	r3, [r7, #4]
    4d4e:	0018      	movs	r0, r3
    4d50:	4b0a      	ldr	r3, [pc, #40]	; (4d7c <spi_write+0x44>)
    4d52:	4798      	blx	r3
    4d54:	0003      	movs	r3, r0
    4d56:	001a      	movs	r2, r3
    4d58:	2301      	movs	r3, #1
    4d5a:	4053      	eors	r3, r2
    4d5c:	b2db      	uxtb	r3, r3
    4d5e:	2b00      	cmp	r3, #0
    4d60:	d001      	beq.n	4d66 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    4d62:	2305      	movs	r3, #5
    4d64:	e006      	b.n	4d74 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d66:	1cbb      	adds	r3, r7, #2
    4d68:	881b      	ldrh	r3, [r3, #0]
    4d6a:	05db      	lsls	r3, r3, #23
    4d6c:	0dda      	lsrs	r2, r3, #23
    4d6e:	68fb      	ldr	r3, [r7, #12]
    4d70:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    4d72:	2300      	movs	r3, #0
}
    4d74:	0018      	movs	r0, r3
    4d76:	46bd      	mov	sp, r7
    4d78:	b004      	add	sp, #16
    4d7a:	bd80      	pop	{r7, pc}
    4d7c:	00004ce9 	.word	0x00004ce9

00004d80 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    4d80:	b580      	push	{r7, lr}
    4d82:	b084      	sub	sp, #16
    4d84:	af00      	add	r7, sp, #0
    4d86:	6078      	str	r0, [r7, #4]
    4d88:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d8a:	687b      	ldr	r3, [r7, #4]
    4d8c:	681b      	ldr	r3, [r3, #0]
    4d8e:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4d90:	687b      	ldr	r3, [r7, #4]
    4d92:	0018      	movs	r0, r3
    4d94:	4b1b      	ldr	r3, [pc, #108]	; (4e04 <spi_read+0x84>)
    4d96:	4798      	blx	r3
    4d98:	0003      	movs	r3, r0
    4d9a:	001a      	movs	r2, r3
    4d9c:	2301      	movs	r3, #1
    4d9e:	4053      	eors	r3, r2
    4da0:	b2db      	uxtb	r3, r3
    4da2:	2b00      	cmp	r3, #0
    4da4:	d001      	beq.n	4daa <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    4da6:	2310      	movs	r3, #16
    4da8:	e027      	b.n	4dfa <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    4daa:	230f      	movs	r3, #15
    4dac:	18fb      	adds	r3, r7, r3
    4dae:	2200      	movs	r2, #0
    4db0:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4db2:	68bb      	ldr	r3, [r7, #8]
    4db4:	8b5b      	ldrh	r3, [r3, #26]
    4db6:	b29b      	uxth	r3, r3
    4db8:	001a      	movs	r2, r3
    4dba:	2304      	movs	r3, #4
    4dbc:	4013      	ands	r3, r2
    4dbe:	d006      	beq.n	4dce <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    4dc0:	230f      	movs	r3, #15
    4dc2:	18fb      	adds	r3, r7, r3
    4dc4:	221e      	movs	r2, #30
    4dc6:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4dc8:	68bb      	ldr	r3, [r7, #8]
    4dca:	2204      	movs	r2, #4
    4dcc:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4dce:	687b      	ldr	r3, [r7, #4]
    4dd0:	799b      	ldrb	r3, [r3, #6]
    4dd2:	2b01      	cmp	r3, #1
    4dd4:	d108      	bne.n	4de8 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4dd6:	68bb      	ldr	r3, [r7, #8]
    4dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4dda:	b29b      	uxth	r3, r3
    4ddc:	05db      	lsls	r3, r3, #23
    4dde:	0ddb      	lsrs	r3, r3, #23
    4de0:	b29a      	uxth	r2, r3
    4de2:	683b      	ldr	r3, [r7, #0]
    4de4:	801a      	strh	r2, [r3, #0]
    4de6:	e005      	b.n	4df4 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4de8:	68bb      	ldr	r3, [r7, #8]
    4dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4dec:	b2db      	uxtb	r3, r3
    4dee:	b29a      	uxth	r2, r3
    4df0:	683b      	ldr	r3, [r7, #0]
    4df2:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    4df4:	230f      	movs	r3, #15
    4df6:	18fb      	adds	r3, r7, r3
    4df8:	781b      	ldrb	r3, [r3, #0]
}
    4dfa:	0018      	movs	r0, r3
    4dfc:	46bd      	mov	sp, r7
    4dfe:	b004      	add	sp, #16
    4e00:	bd80      	pop	{r7, pc}
    4e02:	46c0      	nop			; (mov r8, r8)
    4e04:	00004d11 	.word	0x00004d11

00004e08 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    4e08:	b580      	push	{r7, lr}
    4e0a:	b084      	sub	sp, #16
    4e0c:	af00      	add	r7, sp, #0
    4e0e:	0002      	movs	r2, r0
    4e10:	1dfb      	adds	r3, r7, #7
    4e12:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    4e14:	230f      	movs	r3, #15
    4e16:	18fb      	adds	r3, r7, r3
    4e18:	1dfa      	adds	r2, r7, #7
    4e1a:	7812      	ldrb	r2, [r2, #0]
    4e1c:	0952      	lsrs	r2, r2, #5
    4e1e:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    4e20:	230f      	movs	r3, #15
    4e22:	18fb      	adds	r3, r7, r3
    4e24:	781b      	ldrb	r3, [r3, #0]
    4e26:	2b00      	cmp	r3, #0
    4e28:	d10c      	bne.n	4e44 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    4e2a:	4b09      	ldr	r3, [pc, #36]	; (4e50 <_extint_get_eic_from_channel+0x48>)
    4e2c:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    4e2e:	230f      	movs	r3, #15
    4e30:	18fb      	adds	r3, r7, r3
    4e32:	781b      	ldrb	r3, [r3, #0]
    4e34:	009b      	lsls	r3, r3, #2
    4e36:	2210      	movs	r2, #16
    4e38:	4694      	mov	ip, r2
    4e3a:	44bc      	add	ip, r7
    4e3c:	4463      	add	r3, ip
    4e3e:	3b08      	subs	r3, #8
    4e40:	681b      	ldr	r3, [r3, #0]
    4e42:	e000      	b.n	4e46 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    4e44:	2300      	movs	r3, #0
	}
}
    4e46:	0018      	movs	r0, r3
    4e48:	46bd      	mov	sp, r7
    4e4a:	b004      	add	sp, #16
    4e4c:	bd80      	pop	{r7, pc}
    4e4e:	46c0      	nop			; (mov r8, r8)
    4e50:	40001800 	.word	0x40001800

00004e54 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    4e54:	b580      	push	{r7, lr}
    4e56:	b084      	sub	sp, #16
    4e58:	af00      	add	r7, sp, #0
    4e5a:	0002      	movs	r2, r0
    4e5c:	1dfb      	adds	r3, r7, #7
    4e5e:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    4e60:	1dfb      	adds	r3, r7, #7
    4e62:	781b      	ldrb	r3, [r3, #0]
    4e64:	0018      	movs	r0, r3
    4e66:	4b09      	ldr	r3, [pc, #36]	; (4e8c <extint_chan_clear_detected+0x38>)
    4e68:	4798      	blx	r3
    4e6a:	0003      	movs	r3, r0
    4e6c:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    4e6e:	1dfb      	adds	r3, r7, #7
    4e70:	781b      	ldrb	r3, [r3, #0]
    4e72:	221f      	movs	r2, #31
    4e74:	4013      	ands	r3, r2
    4e76:	2201      	movs	r2, #1
    4e78:	409a      	lsls	r2, r3
    4e7a:	0013      	movs	r3, r2
    4e7c:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    4e7e:	68fb      	ldr	r3, [r7, #12]
    4e80:	68ba      	ldr	r2, [r7, #8]
    4e82:	611a      	str	r2, [r3, #16]
}
    4e84:	46c0      	nop			; (mov r8, r8)
    4e86:	46bd      	mov	sp, r7
    4e88:	b004      	add	sp, #16
    4e8a:	bd80      	pop	{r7, pc}
    4e8c:	00004e09 	.word	0x00004e09

00004e90 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    4e90:	b580      	push	{r7, lr}
    4e92:	af00      	add	r7, sp, #0
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
    4e94:	2000      	movs	r0, #0
    4e96:	4b06      	ldr	r3, [pc, #24]	; (4eb0 <AT86RFX_ISR+0x20>)
    4e98:	4798      	blx	r3
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    4e9a:	4b06      	ldr	r3, [pc, #24]	; (4eb4 <AT86RFX_ISR+0x24>)
    4e9c:	681b      	ldr	r3, [r3, #0]
    4e9e:	2b00      	cmp	r3, #0
    4ea0:	d002      	beq.n	4ea8 <AT86RFX_ISR+0x18>
		irq_hdl_trx();
    4ea2:	4b04      	ldr	r3, [pc, #16]	; (4eb4 <AT86RFX_ISR+0x24>)
    4ea4:	681b      	ldr	r3, [r3, #0]
    4ea6:	4798      	blx	r3
	}
}
    4ea8:	46c0      	nop			; (mov r8, r8)
    4eaa:	46bd      	mov	sp, r7
    4eac:	bd80      	pop	{r7, pc}
    4eae:	46c0      	nop			; (mov r8, r8)
    4eb0:	00004e55 	.word	0x00004e55
    4eb4:	20000230 	.word	0x20000230

00004eb8 <trx_spi_init>:

void trx_spi_init(void)
{
    4eb8:	b580      	push	{r7, lr}
    4eba:	b084      	sub	sp, #16
    4ebc:	af00      	add	r7, sp, #0
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
    4ebe:	4b35      	ldr	r3, [pc, #212]	; (4f94 <trx_spi_init+0xdc>)
    4ec0:	0018      	movs	r0, r3
    4ec2:	4b35      	ldr	r3, [pc, #212]	; (4f98 <trx_spi_init+0xe0>)
    4ec4:	4798      	blx	r3
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4ec6:	4b33      	ldr	r3, [pc, #204]	; (4f94 <trx_spi_init+0xdc>)
    4ec8:	223f      	movs	r2, #63	; 0x3f
    4eca:	701a      	strb	r2, [r3, #0]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf); //Added as SPI does config the output of RST & SLP pins 
    4ecc:	230c      	movs	r3, #12
    4ece:	18fb      	adds	r3, r7, r3
    4ed0:	0018      	movs	r0, r3
    4ed2:	4b32      	ldr	r3, [pc, #200]	; (4f9c <trx_spi_init+0xe4>)
    4ed4:	4798      	blx	r3
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4ed6:	230c      	movs	r3, #12
    4ed8:	18fb      	adds	r3, r7, r3
    4eda:	2201      	movs	r2, #1
    4edc:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(AT86RFX_RST_PIN,&pin_conf);
    4ede:	230c      	movs	r3, #12
    4ee0:	18fb      	adds	r3, r7, r3
    4ee2:	0019      	movs	r1, r3
    4ee4:	202f      	movs	r0, #47	; 0x2f
    4ee6:	4b2e      	ldr	r3, [pc, #184]	; (4fa0 <trx_spi_init+0xe8>)
    4ee8:	4798      	blx	r3
	port_pin_set_config(AT86RFX_SLP_PIN,&pin_conf);
    4eea:	230c      	movs	r3, #12
    4eec:	18fb      	adds	r3, r7, r3
    4eee:	0019      	movs	r1, r3
    4ef0:	2014      	movs	r0, #20
    4ef2:	4b2b      	ldr	r3, [pc, #172]	; (4fa0 <trx_spi_init+0xe8>)
    4ef4:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
    4ef6:	4a27      	ldr	r2, [pc, #156]	; (4f94 <trx_spi_init+0xdc>)
    4ef8:	4b2a      	ldr	r3, [pc, #168]	; (4fa4 <trx_spi_init+0xec>)
    4efa:	0011      	movs	r1, r2
    4efc:	0018      	movs	r0, r3
    4efe:	4b2a      	ldr	r3, [pc, #168]	; (4fa8 <trx_spi_init+0xf0>)
    4f00:	4798      	blx	r3
	spi_get_config_defaults(&config);
    4f02:	4b2a      	ldr	r3, [pc, #168]	; (4fac <trx_spi_init+0xf4>)
    4f04:	0018      	movs	r0, r3
    4f06:	4b2a      	ldr	r3, [pc, #168]	; (4fb0 <trx_spi_init+0xf8>)
    4f08:	4798      	blx	r3
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    4f0a:	4b28      	ldr	r3, [pc, #160]	; (4fac <trx_spi_init+0xf4>)
    4f0c:	2280      	movs	r2, #128	; 0x80
    4f0e:	0252      	lsls	r2, r2, #9
    4f10:	60da      	str	r2, [r3, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    4f12:	4b26      	ldr	r3, [pc, #152]	; (4fac <trx_spi_init+0xf4>)
    4f14:	4a27      	ldr	r2, [pc, #156]	; (4fb4 <trx_spi_init+0xfc>)
    4f16:	619a      	str	r2, [r3, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    4f18:	4b24      	ldr	r3, [pc, #144]	; (4fac <trx_spi_init+0xf4>)
    4f1a:	4a27      	ldr	r2, [pc, #156]	; (4fb8 <trx_spi_init+0x100>)
    4f1c:	629a      	str	r2, [r3, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    4f1e:	4b23      	ldr	r3, [pc, #140]	; (4fac <trx_spi_init+0xf4>)
    4f20:	2201      	movs	r2, #1
    4f22:	4252      	negs	r2, r2
    4f24:	62da      	str	r2, [r3, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    4f26:	4b21      	ldr	r3, [pc, #132]	; (4fac <trx_spi_init+0xf4>)
    4f28:	4a24      	ldr	r2, [pc, #144]	; (4fbc <trx_spi_init+0x104>)
    4f2a:	631a      	str	r2, [r3, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    4f2c:	4b1f      	ldr	r3, [pc, #124]	; (4fac <trx_spi_init+0xf4>)
    4f2e:	4a24      	ldr	r2, [pc, #144]	; (4fc0 <trx_spi_init+0x108>)
    4f30:	635a      	str	r2, [r3, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    4f32:	4a1e      	ldr	r2, [pc, #120]	; (4fac <trx_spi_init+0xf4>)
    4f34:	4923      	ldr	r1, [pc, #140]	; (4fc4 <trx_spi_init+0x10c>)
    4f36:	4b24      	ldr	r3, [pc, #144]	; (4fc8 <trx_spi_init+0x110>)
    4f38:	0018      	movs	r0, r3
    4f3a:	4b24      	ldr	r3, [pc, #144]	; (4fcc <trx_spi_init+0x114>)
    4f3c:	4798      	blx	r3
	spi_enable(&master);
    4f3e:	4b22      	ldr	r3, [pc, #136]	; (4fc8 <trx_spi_init+0x110>)
    4f40:	0018      	movs	r0, r3
    4f42:	4b23      	ldr	r3, [pc, #140]	; (4fd0 <trx_spi_init+0x118>)
    4f44:	4798      	blx	r3

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    4f46:	003b      	movs	r3, r7
    4f48:	0018      	movs	r0, r3
    4f4a:	4b22      	ldr	r3, [pc, #136]	; (4fd4 <trx_spi_init+0x11c>)
    4f4c:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    4f4e:	003b      	movs	r3, r7
    4f50:	2220      	movs	r2, #32
    4f52:	601a      	str	r2, [r3, #0]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    4f54:	003b      	movs	r3, r7
    4f56:	2280      	movs	r2, #128	; 0x80
    4f58:	0392      	lsls	r2, r2, #14
    4f5a:	605a      	str	r2, [r3, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    4f5c:	003b      	movs	r3, r7
    4f5e:	2202      	movs	r2, #2
    4f60:	721a      	strb	r2, [r3, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    4f62:	003b      	movs	r3, r7
    4f64:	2201      	movs	r2, #1
    4f66:	725a      	strb	r2, [r3, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    4f68:	003b      	movs	r3, r7
    4f6a:	2200      	movs	r2, #0
    4f6c:	729a      	strb	r2, [r3, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    4f6e:	003b      	movs	r3, r7
    4f70:	2201      	movs	r2, #1
    4f72:	72da      	strb	r2, [r3, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    4f74:	003b      	movs	r3, r7
    4f76:	0019      	movs	r1, r3
    4f78:	2000      	movs	r0, #0
    4f7a:	4b17      	ldr	r3, [pc, #92]	; (4fd8 <trx_spi_init+0x120>)
    4f7c:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    4f7e:	4b17      	ldr	r3, [pc, #92]	; (4fdc <trx_spi_init+0x124>)
    4f80:	2200      	movs	r2, #0
    4f82:	2100      	movs	r1, #0
    4f84:	0018      	movs	r0, r3
    4f86:	4b16      	ldr	r3, [pc, #88]	; (4fe0 <trx_spi_init+0x128>)
    4f88:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    4f8a:	46c0      	nop			; (mov r8, r8)
    4f8c:	46bd      	mov	sp, r7
    4f8e:	b004      	add	sp, #16
    4f90:	bd80      	pop	{r7, pc}
    4f92:	46c0      	nop			; (mov r8, r8)
    4f94:	20000f54 	.word	0x20000f54
    4f98:	00004be9 	.word	0x00004be9
    4f9c:	00004aa1 	.word	0x00004aa1
    4fa0:	0000aa79 	.word	0x0000aa79
    4fa4:	20000f58 	.word	0x20000f58
    4fa8:	00004c0d 	.word	0x00004c0d
    4fac:	20000f5c 	.word	0x20000f5c
    4fb0:	00004b65 	.word	0x00004b65
    4fb4:	003d0900 	.word	0x003d0900
    4fb8:	00530005 	.word	0x00530005
    4fbc:	003e0005 	.word	0x003e0005
    4fc0:	00520005 	.word	0x00520005
    4fc4:	42001800 	.word	0x42001800
    4fc8:	20000f94 	.word	0x20000f94
    4fcc:	00009ee5 	.word	0x00009ee5
    4fd0:	00004c71 	.word	0x00004c71
    4fd4:	00003359 	.word	0x00003359
    4fd8:	0000338d 	.word	0x0000338d
    4fdc:	00004e91 	.word	0x00004e91
    4fe0:	0000a805 	.word	0x0000a805

00004fe4 <PhyReset>:

void PhyReset(void)
{
    4fe4:	b580      	push	{r7, lr}
    4fe6:	af00      	add	r7, sp, #0
	/* Ensure control lines have correct levels. */
	RST_HIGH();
    4fe8:	2101      	movs	r1, #1
    4fea:	202f      	movs	r0, #47	; 0x2f
    4fec:	4b0c      	ldr	r3, [pc, #48]	; (5020 <PhyReset+0x3c>)
    4fee:	4798      	blx	r3
	SLP_TR_LOW();
    4ff0:	2100      	movs	r1, #0
    4ff2:	2014      	movs	r0, #20
    4ff4:	4b0a      	ldr	r3, [pc, #40]	; (5020 <PhyReset+0x3c>)
    4ff6:	4798      	blx	r3

	/* Wait typical time of timer TR1. */
	delay_us(330);
    4ff8:	23a5      	movs	r3, #165	; 0xa5
    4ffa:	005b      	lsls	r3, r3, #1
    4ffc:	0018      	movs	r0, r3
    4ffe:	4b09      	ldr	r3, [pc, #36]	; (5024 <PhyReset+0x40>)
    5000:	4798      	blx	r3

	RST_LOW();
    5002:	2100      	movs	r1, #0
    5004:	202f      	movs	r0, #47	; 0x2f
    5006:	4b06      	ldr	r3, [pc, #24]	; (5020 <PhyReset+0x3c>)
    5008:	4798      	blx	r3
	delay_us(10);
    500a:	200a      	movs	r0, #10
    500c:	4b05      	ldr	r3, [pc, #20]	; (5024 <PhyReset+0x40>)
    500e:	4798      	blx	r3
	RST_HIGH();
    5010:	2101      	movs	r1, #1
    5012:	202f      	movs	r0, #47	; 0x2f
    5014:	4b02      	ldr	r3, [pc, #8]	; (5020 <PhyReset+0x3c>)
    5016:	4798      	blx	r3
}
    5018:	46c0      	nop			; (mov r8, r8)
    501a:	46bd      	mov	sp, r7
    501c:	bd80      	pop	{r7, pc}
    501e:	46c0      	nop			; (mov r8, r8)
    5020:	00004ac5 	.word	0x00004ac5
    5024:	0000a9f1 	.word	0x0000a9f1

00005028 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    5028:	b580      	push	{r7, lr}
    502a:	b084      	sub	sp, #16
    502c:	af00      	add	r7, sp, #0
    502e:	0002      	movs	r2, r0
    5030:	1dfb      	adds	r3, r7, #7
    5032:	701a      	strb	r2, [r3, #0]
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t register_value = 0;
    5034:	230c      	movs	r3, #12
    5036:	18fb      	adds	r3, r7, r3
    5038:	2200      	movs	r2, #0
    503a:	801a      	strh	r2, [r3, #0]
	uint8_t register_value = 0;
#endif

	/*Saving the current interrupt status & disabling the global interrupt
	**/
	ENTER_TRX_CRITICAL_REGION();
    503c:	4b44      	ldr	r3, [pc, #272]	; (5150 <trx_reg_read+0x128>)
    503e:	4798      	blx	r3
    5040:	0002      	movs	r2, r0
    5042:	230f      	movs	r3, #15
    5044:	18fb      	adds	r3, r7, r3
    5046:	701a      	strb	r2, [r3, #0]

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
    5048:	1dfb      	adds	r3, r7, #7
    504a:	1dfa      	adds	r2, r7, #7
    504c:	7812      	ldrb	r2, [r2, #0]
    504e:	2180      	movs	r1, #128	; 0x80
    5050:	4249      	negs	r1, r1
    5052:	430a      	orrs	r2, r1
    5054:	701a      	strb	r2, [r3, #0]

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    5056:	493f      	ldr	r1, [pc, #252]	; (5154 <trx_reg_read+0x12c>)
    5058:	4b3f      	ldr	r3, [pc, #252]	; (5158 <trx_reg_read+0x130>)
    505a:	2201      	movs	r2, #1
    505c:	0018      	movs	r0, r3
    505e:	4b3f      	ldr	r3, [pc, #252]	; (515c <trx_reg_read+0x134>)
    5060:	4798      	blx	r3

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    5062:	46c0      	nop			; (mov r8, r8)
    5064:	4b3c      	ldr	r3, [pc, #240]	; (5158 <trx_reg_read+0x130>)
    5066:	0018      	movs	r0, r3
    5068:	4b3d      	ldr	r3, [pc, #244]	; (5160 <trx_reg_read+0x138>)
    506a:	4798      	blx	r3
    506c:	0003      	movs	r3, r0
    506e:	001a      	movs	r2, r3
    5070:	2301      	movs	r3, #1
    5072:	4053      	eors	r3, r2
    5074:	b2db      	uxtb	r3, r3
    5076:	2b00      	cmp	r3, #0
    5078:	d1f4      	bne.n	5064 <trx_reg_read+0x3c>
	}
	spi_write(&master, addr);
    507a:	1dfb      	adds	r3, r7, #7
    507c:	781b      	ldrb	r3, [r3, #0]
    507e:	b29a      	uxth	r2, r3
    5080:	4b35      	ldr	r3, [pc, #212]	; (5158 <trx_reg_read+0x130>)
    5082:	0011      	movs	r1, r2
    5084:	0018      	movs	r0, r3
    5086:	4b37      	ldr	r3, [pc, #220]	; (5164 <trx_reg_read+0x13c>)
    5088:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    508a:	46c0      	nop			; (mov r8, r8)
    508c:	4b32      	ldr	r3, [pc, #200]	; (5158 <trx_reg_read+0x130>)
    508e:	0018      	movs	r0, r3
    5090:	4b35      	ldr	r3, [pc, #212]	; (5168 <trx_reg_read+0x140>)
    5092:	4798      	blx	r3
    5094:	0003      	movs	r3, r0
    5096:	001a      	movs	r2, r3
    5098:	2301      	movs	r3, #1
    509a:	4053      	eors	r3, r2
    509c:	b2db      	uxtb	r3, r3
    509e:	2b00      	cmp	r3, #0
    50a0:	d1f4      	bne.n	508c <trx_reg_read+0x64>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    50a2:	46c0      	nop			; (mov r8, r8)
    50a4:	4b2c      	ldr	r3, [pc, #176]	; (5158 <trx_reg_read+0x130>)
    50a6:	0018      	movs	r0, r3
    50a8:	4b30      	ldr	r3, [pc, #192]	; (516c <trx_reg_read+0x144>)
    50aa:	4798      	blx	r3
    50ac:	0003      	movs	r3, r0
    50ae:	001a      	movs	r2, r3
    50b0:	2301      	movs	r3, #1
    50b2:	4053      	eors	r3, r2
    50b4:	b2db      	uxtb	r3, r3
    50b6:	2b00      	cmp	r3, #0
    50b8:	d1f4      	bne.n	50a4 <trx_reg_read+0x7c>
	}
	spi_read(&master, &dummy_read);
    50ba:	4a2d      	ldr	r2, [pc, #180]	; (5170 <trx_reg_read+0x148>)
    50bc:	4b26      	ldr	r3, [pc, #152]	; (5158 <trx_reg_read+0x130>)
    50be:	0011      	movs	r1, r2
    50c0:	0018      	movs	r0, r3
    50c2:	4b2c      	ldr	r3, [pc, #176]	; (5174 <trx_reg_read+0x14c>)
    50c4:	4798      	blx	r3

	while (!spi_is_ready_to_write(&master)) {
    50c6:	46c0      	nop			; (mov r8, r8)
    50c8:	4b23      	ldr	r3, [pc, #140]	; (5158 <trx_reg_read+0x130>)
    50ca:	0018      	movs	r0, r3
    50cc:	4b24      	ldr	r3, [pc, #144]	; (5160 <trx_reg_read+0x138>)
    50ce:	4798      	blx	r3
    50d0:	0003      	movs	r3, r0
    50d2:	001a      	movs	r2, r3
    50d4:	2301      	movs	r3, #1
    50d6:	4053      	eors	r3, r2
    50d8:	b2db      	uxtb	r3, r3
    50da:	2b00      	cmp	r3, #0
    50dc:	d1f4      	bne.n	50c8 <trx_reg_read+0xa0>
	}
	spi_write(&master, 0);
    50de:	4b1e      	ldr	r3, [pc, #120]	; (5158 <trx_reg_read+0x130>)
    50e0:	2100      	movs	r1, #0
    50e2:	0018      	movs	r0, r3
    50e4:	4b1f      	ldr	r3, [pc, #124]	; (5164 <trx_reg_read+0x13c>)
    50e6:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    50e8:	46c0      	nop			; (mov r8, r8)
    50ea:	4b1b      	ldr	r3, [pc, #108]	; (5158 <trx_reg_read+0x130>)
    50ec:	0018      	movs	r0, r3
    50ee:	4b1e      	ldr	r3, [pc, #120]	; (5168 <trx_reg_read+0x140>)
    50f0:	4798      	blx	r3
    50f2:	0003      	movs	r3, r0
    50f4:	001a      	movs	r2, r3
    50f6:	2301      	movs	r3, #1
    50f8:	4053      	eors	r3, r2
    50fa:	b2db      	uxtb	r3, r3
    50fc:	2b00      	cmp	r3, #0
    50fe:	d1f4      	bne.n	50ea <trx_reg_read+0xc2>
	}
	while (!spi_is_ready_to_read(&master)) {
    5100:	46c0      	nop			; (mov r8, r8)
    5102:	4b15      	ldr	r3, [pc, #84]	; (5158 <trx_reg_read+0x130>)
    5104:	0018      	movs	r0, r3
    5106:	4b19      	ldr	r3, [pc, #100]	; (516c <trx_reg_read+0x144>)
    5108:	4798      	blx	r3
    510a:	0003      	movs	r3, r0
    510c:	001a      	movs	r2, r3
    510e:	2301      	movs	r3, #1
    5110:	4053      	eors	r3, r2
    5112:	b2db      	uxtb	r3, r3
    5114:	2b00      	cmp	r3, #0
    5116:	d1f4      	bne.n	5102 <trx_reg_read+0xda>
	}
	spi_read(&master, &register_value);
    5118:	230c      	movs	r3, #12
    511a:	18fa      	adds	r2, r7, r3
    511c:	4b0e      	ldr	r3, [pc, #56]	; (5158 <trx_reg_read+0x130>)
    511e:	0011      	movs	r1, r2
    5120:	0018      	movs	r0, r3
    5122:	4b14      	ldr	r3, [pc, #80]	; (5174 <trx_reg_read+0x14c>)
    5124:	4798      	blx	r3

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5126:	490b      	ldr	r1, [pc, #44]	; (5154 <trx_reg_read+0x12c>)
    5128:	4b0b      	ldr	r3, [pc, #44]	; (5158 <trx_reg_read+0x130>)
    512a:	2200      	movs	r2, #0
    512c:	0018      	movs	r0, r3
    512e:	4b0b      	ldr	r3, [pc, #44]	; (515c <trx_reg_read+0x134>)
    5130:	4798      	blx	r3
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
    5132:	230f      	movs	r3, #15
    5134:	18fb      	adds	r3, r7, r3
    5136:	781b      	ldrb	r3, [r3, #0]
    5138:	0018      	movs	r0, r3
    513a:	4b0f      	ldr	r3, [pc, #60]	; (5178 <trx_reg_read+0x150>)
    513c:	4798      	blx	r3

	return register_value;
    513e:	230c      	movs	r3, #12
    5140:	18fb      	adds	r3, r7, r3
    5142:	881b      	ldrh	r3, [r3, #0]
    5144:	b2db      	uxtb	r3, r3
}
    5146:	0018      	movs	r0, r3
    5148:	46bd      	mov	sp, r7
    514a:	b004      	add	sp, #16
    514c:	bd80      	pop	{r7, pc}
    514e:	46c0      	nop			; (mov r8, r8)
    5150:	000049a5 	.word	0x000049a5
    5154:	20000f58 	.word	0x20000f58
    5158:	20000f94 	.word	0x20000f94
    515c:	0000a089 	.word	0x0000a089
    5160:	00004ce9 	.word	0x00004ce9
    5164:	00004d39 	.word	0x00004d39
    5168:	00004cc1 	.word	0x00004cc1
    516c:	00004d11 	.word	0x00004d11
    5170:	20000f50 	.word	0x20000f50
    5174:	00004d81 	.word	0x00004d81
    5178:	000049ed 	.word	0x000049ed

0000517c <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    517c:	b580      	push	{r7, lr}
    517e:	b084      	sub	sp, #16
    5180:	af00      	add	r7, sp, #0
    5182:	0002      	movs	r2, r0
    5184:	1dfb      	adds	r3, r7, #7
    5186:	701a      	strb	r2, [r3, #0]
    5188:	1dbb      	adds	r3, r7, #6
    518a:	1c0a      	adds	r2, r1, #0
    518c:	701a      	strb	r2, [r3, #0]
	/*Saving the current interrupt status & disabling the global interrupt
	**/
	ENTER_TRX_CRITICAL_REGION();
    518e:	4b43      	ldr	r3, [pc, #268]	; (529c <trx_reg_write+0x120>)
    5190:	4798      	blx	r3
    5192:	0002      	movs	r2, r0
    5194:	230f      	movs	r3, #15
    5196:	18fb      	adds	r3, r7, r3
    5198:	701a      	strb	r2, [r3, #0]

	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;
    519a:	1dfb      	adds	r3, r7, #7
    519c:	1dfa      	adds	r2, r7, #7
    519e:	7812      	ldrb	r2, [r2, #0]
    51a0:	2140      	movs	r1, #64	; 0x40
    51a2:	4249      	negs	r1, r1
    51a4:	430a      	orrs	r2, r1
    51a6:	701a      	strb	r2, [r3, #0]

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    51a8:	493d      	ldr	r1, [pc, #244]	; (52a0 <trx_reg_write+0x124>)
    51aa:	4b3e      	ldr	r3, [pc, #248]	; (52a4 <trx_reg_write+0x128>)
    51ac:	2201      	movs	r2, #1
    51ae:	0018      	movs	r0, r3
    51b0:	4b3d      	ldr	r3, [pc, #244]	; (52a8 <trx_reg_write+0x12c>)
    51b2:	4798      	blx	r3

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    51b4:	46c0      	nop			; (mov r8, r8)
    51b6:	4b3b      	ldr	r3, [pc, #236]	; (52a4 <trx_reg_write+0x128>)
    51b8:	0018      	movs	r0, r3
    51ba:	4b3c      	ldr	r3, [pc, #240]	; (52ac <trx_reg_write+0x130>)
    51bc:	4798      	blx	r3
    51be:	0003      	movs	r3, r0
    51c0:	001a      	movs	r2, r3
    51c2:	2301      	movs	r3, #1
    51c4:	4053      	eors	r3, r2
    51c6:	b2db      	uxtb	r3, r3
    51c8:	2b00      	cmp	r3, #0
    51ca:	d1f4      	bne.n	51b6 <trx_reg_write+0x3a>
	}
	spi_write(&master, addr);
    51cc:	1dfb      	adds	r3, r7, #7
    51ce:	781b      	ldrb	r3, [r3, #0]
    51d0:	b29a      	uxth	r2, r3
    51d2:	4b34      	ldr	r3, [pc, #208]	; (52a4 <trx_reg_write+0x128>)
    51d4:	0011      	movs	r1, r2
    51d6:	0018      	movs	r0, r3
    51d8:	4b35      	ldr	r3, [pc, #212]	; (52b0 <trx_reg_write+0x134>)
    51da:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    51dc:	46c0      	nop			; (mov r8, r8)
    51de:	4b31      	ldr	r3, [pc, #196]	; (52a4 <trx_reg_write+0x128>)
    51e0:	0018      	movs	r0, r3
    51e2:	4b34      	ldr	r3, [pc, #208]	; (52b4 <trx_reg_write+0x138>)
    51e4:	4798      	blx	r3
    51e6:	0003      	movs	r3, r0
    51e8:	001a      	movs	r2, r3
    51ea:	2301      	movs	r3, #1
    51ec:	4053      	eors	r3, r2
    51ee:	b2db      	uxtb	r3, r3
    51f0:	2b00      	cmp	r3, #0
    51f2:	d1f4      	bne.n	51de <trx_reg_write+0x62>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    51f4:	46c0      	nop			; (mov r8, r8)
    51f6:	4b2b      	ldr	r3, [pc, #172]	; (52a4 <trx_reg_write+0x128>)
    51f8:	0018      	movs	r0, r3
    51fa:	4b2f      	ldr	r3, [pc, #188]	; (52b8 <trx_reg_write+0x13c>)
    51fc:	4798      	blx	r3
    51fe:	0003      	movs	r3, r0
    5200:	001a      	movs	r2, r3
    5202:	2301      	movs	r3, #1
    5204:	4053      	eors	r3, r2
    5206:	b2db      	uxtb	r3, r3
    5208:	2b00      	cmp	r3, #0
    520a:	d1f4      	bne.n	51f6 <trx_reg_write+0x7a>
	}
	spi_read(&master, &dummy_read);
    520c:	4a2b      	ldr	r2, [pc, #172]	; (52bc <trx_reg_write+0x140>)
    520e:	4b25      	ldr	r3, [pc, #148]	; (52a4 <trx_reg_write+0x128>)
    5210:	0011      	movs	r1, r2
    5212:	0018      	movs	r0, r3
    5214:	4b2a      	ldr	r3, [pc, #168]	; (52c0 <trx_reg_write+0x144>)
    5216:	4798      	blx	r3

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    5218:	46c0      	nop			; (mov r8, r8)
    521a:	4b22      	ldr	r3, [pc, #136]	; (52a4 <trx_reg_write+0x128>)
    521c:	0018      	movs	r0, r3
    521e:	4b23      	ldr	r3, [pc, #140]	; (52ac <trx_reg_write+0x130>)
    5220:	4798      	blx	r3
    5222:	0003      	movs	r3, r0
    5224:	001a      	movs	r2, r3
    5226:	2301      	movs	r3, #1
    5228:	4053      	eors	r3, r2
    522a:	b2db      	uxtb	r3, r3
    522c:	2b00      	cmp	r3, #0
    522e:	d1f4      	bne.n	521a <trx_reg_write+0x9e>
	}
	spi_write(&master, data);
    5230:	1dbb      	adds	r3, r7, #6
    5232:	781b      	ldrb	r3, [r3, #0]
    5234:	b29a      	uxth	r2, r3
    5236:	4b1b      	ldr	r3, [pc, #108]	; (52a4 <trx_reg_write+0x128>)
    5238:	0011      	movs	r1, r2
    523a:	0018      	movs	r0, r3
    523c:	4b1c      	ldr	r3, [pc, #112]	; (52b0 <trx_reg_write+0x134>)
    523e:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    5240:	46c0      	nop			; (mov r8, r8)
    5242:	4b18      	ldr	r3, [pc, #96]	; (52a4 <trx_reg_write+0x128>)
    5244:	0018      	movs	r0, r3
    5246:	4b1b      	ldr	r3, [pc, #108]	; (52b4 <trx_reg_write+0x138>)
    5248:	4798      	blx	r3
    524a:	0003      	movs	r3, r0
    524c:	001a      	movs	r2, r3
    524e:	2301      	movs	r3, #1
    5250:	4053      	eors	r3, r2
    5252:	b2db      	uxtb	r3, r3
    5254:	2b00      	cmp	r3, #0
    5256:	d1f4      	bne.n	5242 <trx_reg_write+0xc6>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5258:	46c0      	nop			; (mov r8, r8)
    525a:	4b12      	ldr	r3, [pc, #72]	; (52a4 <trx_reg_write+0x128>)
    525c:	0018      	movs	r0, r3
    525e:	4b16      	ldr	r3, [pc, #88]	; (52b8 <trx_reg_write+0x13c>)
    5260:	4798      	blx	r3
    5262:	0003      	movs	r3, r0
    5264:	001a      	movs	r2, r3
    5266:	2301      	movs	r3, #1
    5268:	4053      	eors	r3, r2
    526a:	b2db      	uxtb	r3, r3
    526c:	2b00      	cmp	r3, #0
    526e:	d1f4      	bne.n	525a <trx_reg_write+0xde>
	}
	spi_read(&master, &dummy_read);
    5270:	4a12      	ldr	r2, [pc, #72]	; (52bc <trx_reg_write+0x140>)
    5272:	4b0c      	ldr	r3, [pc, #48]	; (52a4 <trx_reg_write+0x128>)
    5274:	0011      	movs	r1, r2
    5276:	0018      	movs	r0, r3
    5278:	4b11      	ldr	r3, [pc, #68]	; (52c0 <trx_reg_write+0x144>)
    527a:	4798      	blx	r3

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    527c:	4908      	ldr	r1, [pc, #32]	; (52a0 <trx_reg_write+0x124>)
    527e:	4b09      	ldr	r3, [pc, #36]	; (52a4 <trx_reg_write+0x128>)
    5280:	2200      	movs	r2, #0
    5282:	0018      	movs	r0, r3
    5284:	4b08      	ldr	r3, [pc, #32]	; (52a8 <trx_reg_write+0x12c>)
    5286:	4798      	blx	r3
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
    5288:	230f      	movs	r3, #15
    528a:	18fb      	adds	r3, r7, r3
    528c:	781b      	ldrb	r3, [r3, #0]
    528e:	0018      	movs	r0, r3
    5290:	4b0c      	ldr	r3, [pc, #48]	; (52c4 <trx_reg_write+0x148>)
    5292:	4798      	blx	r3
}
    5294:	46c0      	nop			; (mov r8, r8)
    5296:	46bd      	mov	sp, r7
    5298:	b004      	add	sp, #16
    529a:	bd80      	pop	{r7, pc}
    529c:	000049a5 	.word	0x000049a5
    52a0:	20000f58 	.word	0x20000f58
    52a4:	20000f94 	.word	0x20000f94
    52a8:	0000a089 	.word	0x0000a089
    52ac:	00004ce9 	.word	0x00004ce9
    52b0:	00004d39 	.word	0x00004d39
    52b4:	00004cc1 	.word	0x00004cc1
    52b8:	00004d11 	.word	0x00004d11
    52bc:	20000f50 	.word	0x20000f50
    52c0:	00004d81 	.word	0x00004d81
    52c4:	000049ed 	.word	0x000049ed

000052c8 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    52c8:	b580      	push	{r7, lr}
    52ca:	b084      	sub	sp, #16
    52cc:	af00      	add	r7, sp, #0
    52ce:	6078      	str	r0, [r7, #4]
    52d0:	000a      	movs	r2, r1
    52d2:	1cfb      	adds	r3, r7, #3
    52d4:	701a      	strb	r2, [r3, #0]
	/*Saving the current interrupt status & disabling the global interrupt
	**/
	ENTER_TRX_CRITICAL_REGION();
    52d6:	4b49      	ldr	r3, [pc, #292]	; (53fc <trx_frame_read+0x134>)
    52d8:	4798      	blx	r3
    52da:	0002      	movs	r2, r0
    52dc:	230f      	movs	r3, #15
    52de:	18fb      	adds	r3, r7, r3
    52e0:	701a      	strb	r2, [r3, #0]

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    52e2:	4947      	ldr	r1, [pc, #284]	; (5400 <trx_frame_read+0x138>)
    52e4:	4b47      	ldr	r3, [pc, #284]	; (5404 <trx_frame_read+0x13c>)
    52e6:	2201      	movs	r2, #1
    52e8:	0018      	movs	r0, r3
    52ea:	4b47      	ldr	r3, [pc, #284]	; (5408 <trx_frame_read+0x140>)
    52ec:	4798      	blx	r3

	temp = TRX_CMD_FR;
    52ee:	230c      	movs	r3, #12
    52f0:	18fb      	adds	r3, r7, r3
    52f2:	2220      	movs	r2, #32
    52f4:	801a      	strh	r2, [r3, #0]

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    52f6:	46c0      	nop			; (mov r8, r8)
    52f8:	4b42      	ldr	r3, [pc, #264]	; (5404 <trx_frame_read+0x13c>)
    52fa:	0018      	movs	r0, r3
    52fc:	4b43      	ldr	r3, [pc, #268]	; (540c <trx_frame_read+0x144>)
    52fe:	4798      	blx	r3
    5300:	0003      	movs	r3, r0
    5302:	001a      	movs	r2, r3
    5304:	2301      	movs	r3, #1
    5306:	4053      	eors	r3, r2
    5308:	b2db      	uxtb	r3, r3
    530a:	2b00      	cmp	r3, #0
    530c:	d1f4      	bne.n	52f8 <trx_frame_read+0x30>
	}
	spi_write(&master, temp);
    530e:	230c      	movs	r3, #12
    5310:	18fb      	adds	r3, r7, r3
    5312:	881a      	ldrh	r2, [r3, #0]
    5314:	4b3b      	ldr	r3, [pc, #236]	; (5404 <trx_frame_read+0x13c>)
    5316:	0011      	movs	r1, r2
    5318:	0018      	movs	r0, r3
    531a:	4b3d      	ldr	r3, [pc, #244]	; (5410 <trx_frame_read+0x148>)
    531c:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    531e:	46c0      	nop			; (mov r8, r8)
    5320:	4b38      	ldr	r3, [pc, #224]	; (5404 <trx_frame_read+0x13c>)
    5322:	0018      	movs	r0, r3
    5324:	4b3b      	ldr	r3, [pc, #236]	; (5414 <trx_frame_read+0x14c>)
    5326:	4798      	blx	r3
    5328:	0003      	movs	r3, r0
    532a:	001a      	movs	r2, r3
    532c:	2301      	movs	r3, #1
    532e:	4053      	eors	r3, r2
    5330:	b2db      	uxtb	r3, r3
    5332:	2b00      	cmp	r3, #0
    5334:	d1f4      	bne.n	5320 <trx_frame_read+0x58>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5336:	46c0      	nop			; (mov r8, r8)
    5338:	4b32      	ldr	r3, [pc, #200]	; (5404 <trx_frame_read+0x13c>)
    533a:	0018      	movs	r0, r3
    533c:	4b36      	ldr	r3, [pc, #216]	; (5418 <trx_frame_read+0x150>)
    533e:	4798      	blx	r3
    5340:	0003      	movs	r3, r0
    5342:	001a      	movs	r2, r3
    5344:	2301      	movs	r3, #1
    5346:	4053      	eors	r3, r2
    5348:	b2db      	uxtb	r3, r3
    534a:	2b00      	cmp	r3, #0
    534c:	d1f4      	bne.n	5338 <trx_frame_read+0x70>
	}
	spi_read(&master, &dummy_read);
    534e:	4a33      	ldr	r2, [pc, #204]	; (541c <trx_frame_read+0x154>)
    5350:	4b2c      	ldr	r3, [pc, #176]	; (5404 <trx_frame_read+0x13c>)
    5352:	0011      	movs	r1, r2
    5354:	0018      	movs	r0, r3
    5356:	4b32      	ldr	r3, [pc, #200]	; (5420 <trx_frame_read+0x158>)
    5358:	4798      	blx	r3

	while (length--) {
    535a:	e038      	b.n	53ce <trx_frame_read+0x106>
		while (!spi_is_ready_to_write(&master)) {
    535c:	46c0      	nop			; (mov r8, r8)
    535e:	4b29      	ldr	r3, [pc, #164]	; (5404 <trx_frame_read+0x13c>)
    5360:	0018      	movs	r0, r3
    5362:	4b2a      	ldr	r3, [pc, #168]	; (540c <trx_frame_read+0x144>)
    5364:	4798      	blx	r3
    5366:	0003      	movs	r3, r0
    5368:	001a      	movs	r2, r3
    536a:	2301      	movs	r3, #1
    536c:	4053      	eors	r3, r2
    536e:	b2db      	uxtb	r3, r3
    5370:	2b00      	cmp	r3, #0
    5372:	d1f4      	bne.n	535e <trx_frame_read+0x96>
		}
		spi_write(&master, 0);
    5374:	4b23      	ldr	r3, [pc, #140]	; (5404 <trx_frame_read+0x13c>)
    5376:	2100      	movs	r1, #0
    5378:	0018      	movs	r0, r3
    537a:	4b25      	ldr	r3, [pc, #148]	; (5410 <trx_frame_read+0x148>)
    537c:	4798      	blx	r3
		while (!spi_is_write_complete(&master)) {
    537e:	46c0      	nop			; (mov r8, r8)
    5380:	4b20      	ldr	r3, [pc, #128]	; (5404 <trx_frame_read+0x13c>)
    5382:	0018      	movs	r0, r3
    5384:	4b23      	ldr	r3, [pc, #140]	; (5414 <trx_frame_read+0x14c>)
    5386:	4798      	blx	r3
    5388:	0003      	movs	r3, r0
    538a:	001a      	movs	r2, r3
    538c:	2301      	movs	r3, #1
    538e:	4053      	eors	r3, r2
    5390:	b2db      	uxtb	r3, r3
    5392:	2b00      	cmp	r3, #0
    5394:	d1f4      	bne.n	5380 <trx_frame_read+0xb8>
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5396:	46c0      	nop			; (mov r8, r8)
    5398:	4b1a      	ldr	r3, [pc, #104]	; (5404 <trx_frame_read+0x13c>)
    539a:	0018      	movs	r0, r3
    539c:	4b1e      	ldr	r3, [pc, #120]	; (5418 <trx_frame_read+0x150>)
    539e:	4798      	blx	r3
    53a0:	0003      	movs	r3, r0
    53a2:	001a      	movs	r2, r3
    53a4:	2301      	movs	r3, #1
    53a6:	4053      	eors	r3, r2
    53a8:	b2db      	uxtb	r3, r3
    53aa:	2b00      	cmp	r3, #0
    53ac:	d1f4      	bne.n	5398 <trx_frame_read+0xd0>
		}
		spi_read(&master, &temp);
    53ae:	230c      	movs	r3, #12
    53b0:	18fa      	adds	r2, r7, r3
    53b2:	4b14      	ldr	r3, [pc, #80]	; (5404 <trx_frame_read+0x13c>)
    53b4:	0011      	movs	r1, r2
    53b6:	0018      	movs	r0, r3
    53b8:	4b19      	ldr	r3, [pc, #100]	; (5420 <trx_frame_read+0x158>)
    53ba:	4798      	blx	r3
		*data = temp;
    53bc:	230c      	movs	r3, #12
    53be:	18fb      	adds	r3, r7, r3
    53c0:	881b      	ldrh	r3, [r3, #0]
    53c2:	b2da      	uxtb	r2, r3
    53c4:	687b      	ldr	r3, [r7, #4]
    53c6:	701a      	strb	r2, [r3, #0]
		data++;
    53c8:	687b      	ldr	r3, [r7, #4]
    53ca:	3301      	adds	r3, #1
    53cc:	607b      	str	r3, [r7, #4]
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    53ce:	1cfb      	adds	r3, r7, #3
    53d0:	781b      	ldrb	r3, [r3, #0]
    53d2:	1cfa      	adds	r2, r7, #3
    53d4:	1e59      	subs	r1, r3, #1
    53d6:	7011      	strb	r1, [r2, #0]
    53d8:	2b00      	cmp	r3, #0
    53da:	d1bf      	bne.n	535c <trx_frame_read+0x94>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    53dc:	4908      	ldr	r1, [pc, #32]	; (5400 <trx_frame_read+0x138>)
    53de:	4b09      	ldr	r3, [pc, #36]	; (5404 <trx_frame_read+0x13c>)
    53e0:	2200      	movs	r2, #0
    53e2:	0018      	movs	r0, r3
    53e4:	4b08      	ldr	r3, [pc, #32]	; (5408 <trx_frame_read+0x140>)
    53e6:	4798      	blx	r3
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
    53e8:	230f      	movs	r3, #15
    53ea:	18fb      	adds	r3, r7, r3
    53ec:	781b      	ldrb	r3, [r3, #0]
    53ee:	0018      	movs	r0, r3
    53f0:	4b0c      	ldr	r3, [pc, #48]	; (5424 <trx_frame_read+0x15c>)
    53f2:	4798      	blx	r3
}
    53f4:	46c0      	nop			; (mov r8, r8)
    53f6:	46bd      	mov	sp, r7
    53f8:	b004      	add	sp, #16
    53fa:	bd80      	pop	{r7, pc}
    53fc:	000049a5 	.word	0x000049a5
    5400:	20000f58 	.word	0x20000f58
    5404:	20000f94 	.word	0x20000f94
    5408:	0000a089 	.word	0x0000a089
    540c:	00004ce9 	.word	0x00004ce9
    5410:	00004d39 	.word	0x00004d39
    5414:	00004cc1 	.word	0x00004cc1
    5418:	00004d11 	.word	0x00004d11
    541c:	20000f50 	.word	0x20000f50
    5420:	00004d81 	.word	0x00004d81
    5424:	000049ed 	.word	0x000049ed

00005428 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    5428:	b580      	push	{r7, lr}
    542a:	b084      	sub	sp, #16
    542c:	af00      	add	r7, sp, #0
    542e:	6078      	str	r0, [r7, #4]
    5430:	000a      	movs	r2, r1
    5432:	1cfb      	adds	r3, r7, #3
    5434:	701a      	strb	r2, [r3, #0]
	uint8_t temp;

	/*Saving the current interrupt status & disabling the global interrupt
	**/
	ENTER_TRX_CRITICAL_REGION();
    5436:	4b47      	ldr	r3, [pc, #284]	; (5554 <trx_frame_write+0x12c>)
    5438:	4798      	blx	r3
    543a:	0002      	movs	r2, r0
    543c:	230f      	movs	r3, #15
    543e:	18fb      	adds	r3, r7, r3
    5440:	701a      	strb	r2, [r3, #0]

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    5442:	4945      	ldr	r1, [pc, #276]	; (5558 <trx_frame_write+0x130>)
    5444:	4b45      	ldr	r3, [pc, #276]	; (555c <trx_frame_write+0x134>)
    5446:	2201      	movs	r2, #1
    5448:	0018      	movs	r0, r3
    544a:	4b45      	ldr	r3, [pc, #276]	; (5560 <trx_frame_write+0x138>)
    544c:	4798      	blx	r3

	temp = TRX_CMD_FW;
    544e:	230e      	movs	r3, #14
    5450:	18fb      	adds	r3, r7, r3
    5452:	2260      	movs	r2, #96	; 0x60
    5454:	701a      	strb	r2, [r3, #0]

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    5456:	46c0      	nop			; (mov r8, r8)
    5458:	4b40      	ldr	r3, [pc, #256]	; (555c <trx_frame_write+0x134>)
    545a:	0018      	movs	r0, r3
    545c:	4b41      	ldr	r3, [pc, #260]	; (5564 <trx_frame_write+0x13c>)
    545e:	4798      	blx	r3
    5460:	0003      	movs	r3, r0
    5462:	001a      	movs	r2, r3
    5464:	2301      	movs	r3, #1
    5466:	4053      	eors	r3, r2
    5468:	b2db      	uxtb	r3, r3
    546a:	2b00      	cmp	r3, #0
    546c:	d1f4      	bne.n	5458 <trx_frame_write+0x30>
	}
	spi_write(&master, temp);
    546e:	230e      	movs	r3, #14
    5470:	18fb      	adds	r3, r7, r3
    5472:	781b      	ldrb	r3, [r3, #0]
    5474:	b29a      	uxth	r2, r3
    5476:	4b39      	ldr	r3, [pc, #228]	; (555c <trx_frame_write+0x134>)
    5478:	0011      	movs	r1, r2
    547a:	0018      	movs	r0, r3
    547c:	4b3a      	ldr	r3, [pc, #232]	; (5568 <trx_frame_write+0x140>)
    547e:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    5480:	46c0      	nop			; (mov r8, r8)
    5482:	4b36      	ldr	r3, [pc, #216]	; (555c <trx_frame_write+0x134>)
    5484:	0018      	movs	r0, r3
    5486:	4b39      	ldr	r3, [pc, #228]	; (556c <trx_frame_write+0x144>)
    5488:	4798      	blx	r3
    548a:	0003      	movs	r3, r0
    548c:	001a      	movs	r2, r3
    548e:	2301      	movs	r3, #1
    5490:	4053      	eors	r3, r2
    5492:	b2db      	uxtb	r3, r3
    5494:	2b00      	cmp	r3, #0
    5496:	d1f4      	bne.n	5482 <trx_frame_write+0x5a>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5498:	46c0      	nop			; (mov r8, r8)
    549a:	4b30      	ldr	r3, [pc, #192]	; (555c <trx_frame_write+0x134>)
    549c:	0018      	movs	r0, r3
    549e:	4b34      	ldr	r3, [pc, #208]	; (5570 <trx_frame_write+0x148>)
    54a0:	4798      	blx	r3
    54a2:	0003      	movs	r3, r0
    54a4:	001a      	movs	r2, r3
    54a6:	2301      	movs	r3, #1
    54a8:	4053      	eors	r3, r2
    54aa:	b2db      	uxtb	r3, r3
    54ac:	2b00      	cmp	r3, #0
    54ae:	d1f4      	bne.n	549a <trx_frame_write+0x72>
	}
	spi_read(&master, &dummy_read);
    54b0:	4a30      	ldr	r2, [pc, #192]	; (5574 <trx_frame_write+0x14c>)
    54b2:	4b2a      	ldr	r3, [pc, #168]	; (555c <trx_frame_write+0x134>)
    54b4:	0011      	movs	r1, r2
    54b6:	0018      	movs	r0, r3
    54b8:	4b2f      	ldr	r3, [pc, #188]	; (5578 <trx_frame_write+0x150>)
    54ba:	4798      	blx	r3
	while (length--) {
    54bc:	e033      	b.n	5526 <trx_frame_write+0xfe>
		while (!spi_is_ready_to_write(&master)) {
    54be:	46c0      	nop			; (mov r8, r8)
    54c0:	4b26      	ldr	r3, [pc, #152]	; (555c <trx_frame_write+0x134>)
    54c2:	0018      	movs	r0, r3
    54c4:	4b27      	ldr	r3, [pc, #156]	; (5564 <trx_frame_write+0x13c>)
    54c6:	4798      	blx	r3
    54c8:	0003      	movs	r3, r0
    54ca:	001a      	movs	r2, r3
    54cc:	2301      	movs	r3, #1
    54ce:	4053      	eors	r3, r2
    54d0:	b2db      	uxtb	r3, r3
    54d2:	2b00      	cmp	r3, #0
    54d4:	d1f4      	bne.n	54c0 <trx_frame_write+0x98>
		}
		spi_write(&master, *data++);
    54d6:	687b      	ldr	r3, [r7, #4]
    54d8:	1c5a      	adds	r2, r3, #1
    54da:	607a      	str	r2, [r7, #4]
    54dc:	781b      	ldrb	r3, [r3, #0]
    54de:	b29a      	uxth	r2, r3
    54e0:	4b1e      	ldr	r3, [pc, #120]	; (555c <trx_frame_write+0x134>)
    54e2:	0011      	movs	r1, r2
    54e4:	0018      	movs	r0, r3
    54e6:	4b20      	ldr	r3, [pc, #128]	; (5568 <trx_frame_write+0x140>)
    54e8:	4798      	blx	r3
		while (!spi_is_write_complete(&master)) {
    54ea:	46c0      	nop			; (mov r8, r8)
    54ec:	4b1b      	ldr	r3, [pc, #108]	; (555c <trx_frame_write+0x134>)
    54ee:	0018      	movs	r0, r3
    54f0:	4b1e      	ldr	r3, [pc, #120]	; (556c <trx_frame_write+0x144>)
    54f2:	4798      	blx	r3
    54f4:	0003      	movs	r3, r0
    54f6:	001a      	movs	r2, r3
    54f8:	2301      	movs	r3, #1
    54fa:	4053      	eors	r3, r2
    54fc:	b2db      	uxtb	r3, r3
    54fe:	2b00      	cmp	r3, #0
    5500:	d1f4      	bne.n	54ec <trx_frame_write+0xc4>
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5502:	46c0      	nop			; (mov r8, r8)
    5504:	4b15      	ldr	r3, [pc, #84]	; (555c <trx_frame_write+0x134>)
    5506:	0018      	movs	r0, r3
    5508:	4b19      	ldr	r3, [pc, #100]	; (5570 <trx_frame_write+0x148>)
    550a:	4798      	blx	r3
    550c:	0003      	movs	r3, r0
    550e:	001a      	movs	r2, r3
    5510:	2301      	movs	r3, #1
    5512:	4053      	eors	r3, r2
    5514:	b2db      	uxtb	r3, r3
    5516:	2b00      	cmp	r3, #0
    5518:	d1f4      	bne.n	5504 <trx_frame_write+0xdc>
		}
		spi_read(&master, &dummy_read);
    551a:	4a16      	ldr	r2, [pc, #88]	; (5574 <trx_frame_write+0x14c>)
    551c:	4b0f      	ldr	r3, [pc, #60]	; (555c <trx_frame_write+0x134>)
    551e:	0011      	movs	r1, r2
    5520:	0018      	movs	r0, r3
    5522:	4b15      	ldr	r3, [pc, #84]	; (5578 <trx_frame_write+0x150>)
    5524:	4798      	blx	r3
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    5526:	1cfb      	adds	r3, r7, #3
    5528:	781b      	ldrb	r3, [r3, #0]
    552a:	1cfa      	adds	r2, r7, #3
    552c:	1e59      	subs	r1, r3, #1
    552e:	7011      	strb	r1, [r2, #0]
    5530:	2b00      	cmp	r3, #0
    5532:	d1c4      	bne.n	54be <trx_frame_write+0x96>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5534:	4908      	ldr	r1, [pc, #32]	; (5558 <trx_frame_write+0x130>)
    5536:	4b09      	ldr	r3, [pc, #36]	; (555c <trx_frame_write+0x134>)
    5538:	2200      	movs	r2, #0
    553a:	0018      	movs	r0, r3
    553c:	4b08      	ldr	r3, [pc, #32]	; (5560 <trx_frame_write+0x138>)
    553e:	4798      	blx	r3
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
    5540:	230f      	movs	r3, #15
    5542:	18fb      	adds	r3, r7, r3
    5544:	781b      	ldrb	r3, [r3, #0]
    5546:	0018      	movs	r0, r3
    5548:	4b0c      	ldr	r3, [pc, #48]	; (557c <trx_frame_write+0x154>)
    554a:	4798      	blx	r3
}
    554c:	46c0      	nop			; (mov r8, r8)
    554e:	46bd      	mov	sp, r7
    5550:	b004      	add	sp, #16
    5552:	bd80      	pop	{r7, pc}
    5554:	000049a5 	.word	0x000049a5
    5558:	20000f58 	.word	0x20000f58
    555c:	20000f94 	.word	0x20000f94
    5560:	0000a089 	.word	0x0000a089
    5564:	00004ce9 	.word	0x00004ce9
    5568:	00004d39 	.word	0x00004d39
    556c:	00004cc1 	.word	0x00004cc1
    5570:	00004d11 	.word	0x00004d11
    5574:	20000f50 	.word	0x20000f50
    5578:	00004d81 	.word	0x00004d81
    557c:	000049ed 	.word	0x000049ed

00005580 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    5580:	b580      	push	{r7, lr}
    5582:	b084      	sub	sp, #16
    5584:	af00      	add	r7, sp, #0
    5586:	6039      	str	r1, [r7, #0]
    5588:	0011      	movs	r1, r2
    558a:	1dfb      	adds	r3, r7, #7
    558c:	1c02      	adds	r2, r0, #0
    558e:	701a      	strb	r2, [r3, #0]
    5590:	1dbb      	adds	r3, r7, #6
    5592:	1c0a      	adds	r2, r1, #0
    5594:	701a      	strb	r2, [r3, #0]
	uint8_t temp;

	/*Saving the current interrupt status & disabling the global interrupt
	**/
	ENTER_TRX_CRITICAL_REGION();
    5596:	4b60      	ldr	r3, [pc, #384]	; (5718 <trx_sram_write+0x198>)
    5598:	4798      	blx	r3
    559a:	0002      	movs	r2, r0
    559c:	230f      	movs	r3, #15
    559e:	18fb      	adds	r3, r7, r3
    55a0:	701a      	strb	r2, [r3, #0]

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    55a2:	495e      	ldr	r1, [pc, #376]	; (571c <trx_sram_write+0x19c>)
    55a4:	4b5e      	ldr	r3, [pc, #376]	; (5720 <trx_sram_write+0x1a0>)
    55a6:	2201      	movs	r2, #1
    55a8:	0018      	movs	r0, r3
    55aa:	4b5e      	ldr	r3, [pc, #376]	; (5724 <trx_sram_write+0x1a4>)
    55ac:	4798      	blx	r3

	/* Send the command byte */
	temp = TRX_CMD_SW;
    55ae:	230e      	movs	r3, #14
    55b0:	18fb      	adds	r3, r7, r3
    55b2:	2240      	movs	r2, #64	; 0x40
    55b4:	701a      	strb	r2, [r3, #0]

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    55b6:	46c0      	nop			; (mov r8, r8)
    55b8:	4b59      	ldr	r3, [pc, #356]	; (5720 <trx_sram_write+0x1a0>)
    55ba:	0018      	movs	r0, r3
    55bc:	4b5a      	ldr	r3, [pc, #360]	; (5728 <trx_sram_write+0x1a8>)
    55be:	4798      	blx	r3
    55c0:	0003      	movs	r3, r0
    55c2:	001a      	movs	r2, r3
    55c4:	2301      	movs	r3, #1
    55c6:	4053      	eors	r3, r2
    55c8:	b2db      	uxtb	r3, r3
    55ca:	2b00      	cmp	r3, #0
    55cc:	d1f4      	bne.n	55b8 <trx_sram_write+0x38>
	}
	spi_write(&master, temp);
    55ce:	230e      	movs	r3, #14
    55d0:	18fb      	adds	r3, r7, r3
    55d2:	781b      	ldrb	r3, [r3, #0]
    55d4:	b29a      	uxth	r2, r3
    55d6:	4b52      	ldr	r3, [pc, #328]	; (5720 <trx_sram_write+0x1a0>)
    55d8:	0011      	movs	r1, r2
    55da:	0018      	movs	r0, r3
    55dc:	4b53      	ldr	r3, [pc, #332]	; (572c <trx_sram_write+0x1ac>)
    55de:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    55e0:	46c0      	nop			; (mov r8, r8)
    55e2:	4b4f      	ldr	r3, [pc, #316]	; (5720 <trx_sram_write+0x1a0>)
    55e4:	0018      	movs	r0, r3
    55e6:	4b52      	ldr	r3, [pc, #328]	; (5730 <trx_sram_write+0x1b0>)
    55e8:	4798      	blx	r3
    55ea:	0003      	movs	r3, r0
    55ec:	001a      	movs	r2, r3
    55ee:	2301      	movs	r3, #1
    55f0:	4053      	eors	r3, r2
    55f2:	b2db      	uxtb	r3, r3
    55f4:	2b00      	cmp	r3, #0
    55f6:	d1f4      	bne.n	55e2 <trx_sram_write+0x62>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    55f8:	46c0      	nop			; (mov r8, r8)
    55fa:	4b49      	ldr	r3, [pc, #292]	; (5720 <trx_sram_write+0x1a0>)
    55fc:	0018      	movs	r0, r3
    55fe:	4b4d      	ldr	r3, [pc, #308]	; (5734 <trx_sram_write+0x1b4>)
    5600:	4798      	blx	r3
    5602:	0003      	movs	r3, r0
    5604:	001a      	movs	r2, r3
    5606:	2301      	movs	r3, #1
    5608:	4053      	eors	r3, r2
    560a:	b2db      	uxtb	r3, r3
    560c:	2b00      	cmp	r3, #0
    560e:	d1f4      	bne.n	55fa <trx_sram_write+0x7a>
	}
	spi_read(&master, &dummy_read);
    5610:	4a49      	ldr	r2, [pc, #292]	; (5738 <trx_sram_write+0x1b8>)
    5612:	4b43      	ldr	r3, [pc, #268]	; (5720 <trx_sram_write+0x1a0>)
    5614:	0011      	movs	r1, r2
    5616:	0018      	movs	r0, r3
    5618:	4b48      	ldr	r3, [pc, #288]	; (573c <trx_sram_write+0x1bc>)
    561a:	4798      	blx	r3

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    561c:	46c0      	nop			; (mov r8, r8)
    561e:	4b40      	ldr	r3, [pc, #256]	; (5720 <trx_sram_write+0x1a0>)
    5620:	0018      	movs	r0, r3
    5622:	4b41      	ldr	r3, [pc, #260]	; (5728 <trx_sram_write+0x1a8>)
    5624:	4798      	blx	r3
    5626:	0003      	movs	r3, r0
    5628:	001a      	movs	r2, r3
    562a:	2301      	movs	r3, #1
    562c:	4053      	eors	r3, r2
    562e:	b2db      	uxtb	r3, r3
    5630:	2b00      	cmp	r3, #0
    5632:	d1f4      	bne.n	561e <trx_sram_write+0x9e>
	}
	spi_write(&master, addr);
    5634:	1dfb      	adds	r3, r7, #7
    5636:	781b      	ldrb	r3, [r3, #0]
    5638:	b29a      	uxth	r2, r3
    563a:	4b39      	ldr	r3, [pc, #228]	; (5720 <trx_sram_write+0x1a0>)
    563c:	0011      	movs	r1, r2
    563e:	0018      	movs	r0, r3
    5640:	4b3a      	ldr	r3, [pc, #232]	; (572c <trx_sram_write+0x1ac>)
    5642:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    5644:	46c0      	nop			; (mov r8, r8)
    5646:	4b36      	ldr	r3, [pc, #216]	; (5720 <trx_sram_write+0x1a0>)
    5648:	0018      	movs	r0, r3
    564a:	4b39      	ldr	r3, [pc, #228]	; (5730 <trx_sram_write+0x1b0>)
    564c:	4798      	blx	r3
    564e:	0003      	movs	r3, r0
    5650:	001a      	movs	r2, r3
    5652:	2301      	movs	r3, #1
    5654:	4053      	eors	r3, r2
    5656:	b2db      	uxtb	r3, r3
    5658:	2b00      	cmp	r3, #0
    565a:	d1f4      	bne.n	5646 <trx_sram_write+0xc6>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    565c:	46c0      	nop			; (mov r8, r8)
    565e:	4b30      	ldr	r3, [pc, #192]	; (5720 <trx_sram_write+0x1a0>)
    5660:	0018      	movs	r0, r3
    5662:	4b34      	ldr	r3, [pc, #208]	; (5734 <trx_sram_write+0x1b4>)
    5664:	4798      	blx	r3
    5666:	0003      	movs	r3, r0
    5668:	001a      	movs	r2, r3
    566a:	2301      	movs	r3, #1
    566c:	4053      	eors	r3, r2
    566e:	b2db      	uxtb	r3, r3
    5670:	2b00      	cmp	r3, #0
    5672:	d1f4      	bne.n	565e <trx_sram_write+0xde>
	}
	spi_read(&master, &dummy_read);
    5674:	4a30      	ldr	r2, [pc, #192]	; (5738 <trx_sram_write+0x1b8>)
    5676:	4b2a      	ldr	r3, [pc, #168]	; (5720 <trx_sram_write+0x1a0>)
    5678:	0011      	movs	r1, r2
    567a:	0018      	movs	r0, r3
    567c:	4b2f      	ldr	r3, [pc, #188]	; (573c <trx_sram_write+0x1bc>)
    567e:	4798      	blx	r3

	while (length--) {
    5680:	e033      	b.n	56ea <trx_sram_write+0x16a>
		while (!spi_is_ready_to_write(&master)) {
    5682:	46c0      	nop			; (mov r8, r8)
    5684:	4b26      	ldr	r3, [pc, #152]	; (5720 <trx_sram_write+0x1a0>)
    5686:	0018      	movs	r0, r3
    5688:	4b27      	ldr	r3, [pc, #156]	; (5728 <trx_sram_write+0x1a8>)
    568a:	4798      	blx	r3
    568c:	0003      	movs	r3, r0
    568e:	001a      	movs	r2, r3
    5690:	2301      	movs	r3, #1
    5692:	4053      	eors	r3, r2
    5694:	b2db      	uxtb	r3, r3
    5696:	2b00      	cmp	r3, #0
    5698:	d1f4      	bne.n	5684 <trx_sram_write+0x104>
		}
		spi_write(&master, *data++);
    569a:	683b      	ldr	r3, [r7, #0]
    569c:	1c5a      	adds	r2, r3, #1
    569e:	603a      	str	r2, [r7, #0]
    56a0:	781b      	ldrb	r3, [r3, #0]
    56a2:	b29a      	uxth	r2, r3
    56a4:	4b1e      	ldr	r3, [pc, #120]	; (5720 <trx_sram_write+0x1a0>)
    56a6:	0011      	movs	r1, r2
    56a8:	0018      	movs	r0, r3
    56aa:	4b20      	ldr	r3, [pc, #128]	; (572c <trx_sram_write+0x1ac>)
    56ac:	4798      	blx	r3
		while (!spi_is_write_complete(&master)) {
    56ae:	46c0      	nop			; (mov r8, r8)
    56b0:	4b1b      	ldr	r3, [pc, #108]	; (5720 <trx_sram_write+0x1a0>)
    56b2:	0018      	movs	r0, r3
    56b4:	4b1e      	ldr	r3, [pc, #120]	; (5730 <trx_sram_write+0x1b0>)
    56b6:	4798      	blx	r3
    56b8:	0003      	movs	r3, r0
    56ba:	001a      	movs	r2, r3
    56bc:	2301      	movs	r3, #1
    56be:	4053      	eors	r3, r2
    56c0:	b2db      	uxtb	r3, r3
    56c2:	2b00      	cmp	r3, #0
    56c4:	d1f4      	bne.n	56b0 <trx_sram_write+0x130>
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    56c6:	46c0      	nop			; (mov r8, r8)
    56c8:	4b15      	ldr	r3, [pc, #84]	; (5720 <trx_sram_write+0x1a0>)
    56ca:	0018      	movs	r0, r3
    56cc:	4b19      	ldr	r3, [pc, #100]	; (5734 <trx_sram_write+0x1b4>)
    56ce:	4798      	blx	r3
    56d0:	0003      	movs	r3, r0
    56d2:	001a      	movs	r2, r3
    56d4:	2301      	movs	r3, #1
    56d6:	4053      	eors	r3, r2
    56d8:	b2db      	uxtb	r3, r3
    56da:	2b00      	cmp	r3, #0
    56dc:	d1f4      	bne.n	56c8 <trx_sram_write+0x148>
		}
		spi_read(&master, &dummy_read);
    56de:	4a16      	ldr	r2, [pc, #88]	; (5738 <trx_sram_write+0x1b8>)
    56e0:	4b0f      	ldr	r3, [pc, #60]	; (5720 <trx_sram_write+0x1a0>)
    56e2:	0011      	movs	r1, r2
    56e4:	0018      	movs	r0, r3
    56e6:	4b15      	ldr	r3, [pc, #84]	; (573c <trx_sram_write+0x1bc>)
    56e8:	4798      	blx	r3
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    56ea:	1dbb      	adds	r3, r7, #6
    56ec:	781b      	ldrb	r3, [r3, #0]
    56ee:	1dba      	adds	r2, r7, #6
    56f0:	1e59      	subs	r1, r3, #1
    56f2:	7011      	strb	r1, [r2, #0]
    56f4:	2b00      	cmp	r3, #0
    56f6:	d1c4      	bne.n	5682 <trx_sram_write+0x102>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    56f8:	4908      	ldr	r1, [pc, #32]	; (571c <trx_sram_write+0x19c>)
    56fa:	4b09      	ldr	r3, [pc, #36]	; (5720 <trx_sram_write+0x1a0>)
    56fc:	2200      	movs	r2, #0
    56fe:	0018      	movs	r0, r3
    5700:	4b08      	ldr	r3, [pc, #32]	; (5724 <trx_sram_write+0x1a4>)
    5702:	4798      	blx	r3
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
    5704:	230f      	movs	r3, #15
    5706:	18fb      	adds	r3, r7, r3
    5708:	781b      	ldrb	r3, [r3, #0]
    570a:	0018      	movs	r0, r3
    570c:	4b0c      	ldr	r3, [pc, #48]	; (5740 <trx_sram_write+0x1c0>)
    570e:	4798      	blx	r3
}
    5710:	46c0      	nop			; (mov r8, r8)
    5712:	46bd      	mov	sp, r7
    5714:	b004      	add	sp, #16
    5716:	bd80      	pop	{r7, pc}
    5718:	000049a5 	.word	0x000049a5
    571c:	20000f58 	.word	0x20000f58
    5720:	20000f94 	.word	0x20000f94
    5724:	0000a089 	.word	0x0000a089
    5728:	00004ce9 	.word	0x00004ce9
    572c:	00004d39 	.word	0x00004d39
    5730:	00004cc1 	.word	0x00004cc1
    5734:	00004d11 	.word	0x00004d11
    5738:	20000f50 	.word	0x20000f50
    573c:	00004d81 	.word	0x00004d81
    5740:	000049ed 	.word	0x000049ed

00005744 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    5744:	b580      	push	{r7, lr}
    5746:	b084      	sub	sp, #16
    5748:	af00      	add	r7, sp, #0
    574a:	6039      	str	r1, [r7, #0]
    574c:	0011      	movs	r1, r2
    574e:	1dfb      	adds	r3, r7, #7
    5750:	1c02      	adds	r2, r0, #0
    5752:	701a      	strb	r2, [r3, #0]
    5754:	1dbb      	adds	r3, r7, #6
    5756:	1c0a      	adds	r2, r1, #0
    5758:	701a      	strb	r2, [r3, #0]
	delay_us(1); /* wap_rf4ce */
    575a:	2001      	movs	r0, #1
    575c:	4b63      	ldr	r3, [pc, #396]	; (58ec <trx_sram_read+0x1a8>)
    575e:	4798      	blx	r3

	/*Saving the current interrupt status & disabling the global interrupt
	**/
	ENTER_TRX_CRITICAL_REGION();
    5760:	4b63      	ldr	r3, [pc, #396]	; (58f0 <trx_sram_read+0x1ac>)
    5762:	4798      	blx	r3
    5764:	0002      	movs	r2, r0
    5766:	230f      	movs	r3, #15
    5768:	18fb      	adds	r3, r7, r3
    576a:	701a      	strb	r2, [r3, #0]
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    576c:	4961      	ldr	r1, [pc, #388]	; (58f4 <trx_sram_read+0x1b0>)
    576e:	4b62      	ldr	r3, [pc, #392]	; (58f8 <trx_sram_read+0x1b4>)
    5770:	2201      	movs	r2, #1
    5772:	0018      	movs	r0, r3
    5774:	4b61      	ldr	r3, [pc, #388]	; (58fc <trx_sram_read+0x1b8>)
    5776:	4798      	blx	r3

	temp = TRX_CMD_SR;
    5778:	230c      	movs	r3, #12
    577a:	18fb      	adds	r3, r7, r3
    577c:	2200      	movs	r2, #0
    577e:	801a      	strh	r2, [r3, #0]

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    5780:	46c0      	nop			; (mov r8, r8)
    5782:	4b5d      	ldr	r3, [pc, #372]	; (58f8 <trx_sram_read+0x1b4>)
    5784:	0018      	movs	r0, r3
    5786:	4b5e      	ldr	r3, [pc, #376]	; (5900 <trx_sram_read+0x1bc>)
    5788:	4798      	blx	r3
    578a:	0003      	movs	r3, r0
    578c:	001a      	movs	r2, r3
    578e:	2301      	movs	r3, #1
    5790:	4053      	eors	r3, r2
    5792:	b2db      	uxtb	r3, r3
    5794:	2b00      	cmp	r3, #0
    5796:	d1f4      	bne.n	5782 <trx_sram_read+0x3e>
	}
	spi_write(&master, temp);
    5798:	230c      	movs	r3, #12
    579a:	18fb      	adds	r3, r7, r3
    579c:	881a      	ldrh	r2, [r3, #0]
    579e:	4b56      	ldr	r3, [pc, #344]	; (58f8 <trx_sram_read+0x1b4>)
    57a0:	0011      	movs	r1, r2
    57a2:	0018      	movs	r0, r3
    57a4:	4b57      	ldr	r3, [pc, #348]	; (5904 <trx_sram_read+0x1c0>)
    57a6:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    57a8:	46c0      	nop			; (mov r8, r8)
    57aa:	4b53      	ldr	r3, [pc, #332]	; (58f8 <trx_sram_read+0x1b4>)
    57ac:	0018      	movs	r0, r3
    57ae:	4b56      	ldr	r3, [pc, #344]	; (5908 <trx_sram_read+0x1c4>)
    57b0:	4798      	blx	r3
    57b2:	0003      	movs	r3, r0
    57b4:	001a      	movs	r2, r3
    57b6:	2301      	movs	r3, #1
    57b8:	4053      	eors	r3, r2
    57ba:	b2db      	uxtb	r3, r3
    57bc:	2b00      	cmp	r3, #0
    57be:	d1f4      	bne.n	57aa <trx_sram_read+0x66>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    57c0:	46c0      	nop			; (mov r8, r8)
    57c2:	4b4d      	ldr	r3, [pc, #308]	; (58f8 <trx_sram_read+0x1b4>)
    57c4:	0018      	movs	r0, r3
    57c6:	4b51      	ldr	r3, [pc, #324]	; (590c <trx_sram_read+0x1c8>)
    57c8:	4798      	blx	r3
    57ca:	0003      	movs	r3, r0
    57cc:	001a      	movs	r2, r3
    57ce:	2301      	movs	r3, #1
    57d0:	4053      	eors	r3, r2
    57d2:	b2db      	uxtb	r3, r3
    57d4:	2b00      	cmp	r3, #0
    57d6:	d1f4      	bne.n	57c2 <trx_sram_read+0x7e>
	}
	spi_read(&master, &dummy_read);
    57d8:	4a4d      	ldr	r2, [pc, #308]	; (5910 <trx_sram_read+0x1cc>)
    57da:	4b47      	ldr	r3, [pc, #284]	; (58f8 <trx_sram_read+0x1b4>)
    57dc:	0011      	movs	r1, r2
    57de:	0018      	movs	r0, r3
    57e0:	4b4c      	ldr	r3, [pc, #304]	; (5914 <trx_sram_read+0x1d0>)
    57e2:	4798      	blx	r3

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    57e4:	46c0      	nop			; (mov r8, r8)
    57e6:	4b44      	ldr	r3, [pc, #272]	; (58f8 <trx_sram_read+0x1b4>)
    57e8:	0018      	movs	r0, r3
    57ea:	4b45      	ldr	r3, [pc, #276]	; (5900 <trx_sram_read+0x1bc>)
    57ec:	4798      	blx	r3
    57ee:	0003      	movs	r3, r0
    57f0:	001a      	movs	r2, r3
    57f2:	2301      	movs	r3, #1
    57f4:	4053      	eors	r3, r2
    57f6:	b2db      	uxtb	r3, r3
    57f8:	2b00      	cmp	r3, #0
    57fa:	d1f4      	bne.n	57e6 <trx_sram_read+0xa2>
	}
	spi_write(&master, addr);
    57fc:	1dfb      	adds	r3, r7, #7
    57fe:	781b      	ldrb	r3, [r3, #0]
    5800:	b29a      	uxth	r2, r3
    5802:	4b3d      	ldr	r3, [pc, #244]	; (58f8 <trx_sram_read+0x1b4>)
    5804:	0011      	movs	r1, r2
    5806:	0018      	movs	r0, r3
    5808:	4b3e      	ldr	r3, [pc, #248]	; (5904 <trx_sram_read+0x1c0>)
    580a:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    580c:	46c0      	nop			; (mov r8, r8)
    580e:	4b3a      	ldr	r3, [pc, #232]	; (58f8 <trx_sram_read+0x1b4>)
    5810:	0018      	movs	r0, r3
    5812:	4b3d      	ldr	r3, [pc, #244]	; (5908 <trx_sram_read+0x1c4>)
    5814:	4798      	blx	r3
    5816:	0003      	movs	r3, r0
    5818:	001a      	movs	r2, r3
    581a:	2301      	movs	r3, #1
    581c:	4053      	eors	r3, r2
    581e:	b2db      	uxtb	r3, r3
    5820:	2b00      	cmp	r3, #0
    5822:	d1f4      	bne.n	580e <trx_sram_read+0xca>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5824:	46c0      	nop			; (mov r8, r8)
    5826:	4b34      	ldr	r3, [pc, #208]	; (58f8 <trx_sram_read+0x1b4>)
    5828:	0018      	movs	r0, r3
    582a:	4b38      	ldr	r3, [pc, #224]	; (590c <trx_sram_read+0x1c8>)
    582c:	4798      	blx	r3
    582e:	0003      	movs	r3, r0
    5830:	001a      	movs	r2, r3
    5832:	2301      	movs	r3, #1
    5834:	4053      	eors	r3, r2
    5836:	b2db      	uxtb	r3, r3
    5838:	2b00      	cmp	r3, #0
    583a:	d1f4      	bne.n	5826 <trx_sram_read+0xe2>
	}
	spi_read(&master, &dummy_read);
    583c:	4a34      	ldr	r2, [pc, #208]	; (5910 <trx_sram_read+0x1cc>)
    583e:	4b2e      	ldr	r3, [pc, #184]	; (58f8 <trx_sram_read+0x1b4>)
    5840:	0011      	movs	r1, r2
    5842:	0018      	movs	r0, r3
    5844:	4b33      	ldr	r3, [pc, #204]	; (5914 <trx_sram_read+0x1d0>)
    5846:	4798      	blx	r3

	/* Upload the received byte in the user provided location */
	while (length--) {
    5848:	e038      	b.n	58bc <trx_sram_read+0x178>
		while (!spi_is_ready_to_write(&master)) {
    584a:	46c0      	nop			; (mov r8, r8)
    584c:	4b2a      	ldr	r3, [pc, #168]	; (58f8 <trx_sram_read+0x1b4>)
    584e:	0018      	movs	r0, r3
    5850:	4b2b      	ldr	r3, [pc, #172]	; (5900 <trx_sram_read+0x1bc>)
    5852:	4798      	blx	r3
    5854:	0003      	movs	r3, r0
    5856:	001a      	movs	r2, r3
    5858:	2301      	movs	r3, #1
    585a:	4053      	eors	r3, r2
    585c:	b2db      	uxtb	r3, r3
    585e:	2b00      	cmp	r3, #0
    5860:	d1f4      	bne.n	584c <trx_sram_read+0x108>
		}
		spi_write(&master, 0);
    5862:	4b25      	ldr	r3, [pc, #148]	; (58f8 <trx_sram_read+0x1b4>)
    5864:	2100      	movs	r1, #0
    5866:	0018      	movs	r0, r3
    5868:	4b26      	ldr	r3, [pc, #152]	; (5904 <trx_sram_read+0x1c0>)
    586a:	4798      	blx	r3
		while (!spi_is_write_complete(&master)) {
    586c:	46c0      	nop			; (mov r8, r8)
    586e:	4b22      	ldr	r3, [pc, #136]	; (58f8 <trx_sram_read+0x1b4>)
    5870:	0018      	movs	r0, r3
    5872:	4b25      	ldr	r3, [pc, #148]	; (5908 <trx_sram_read+0x1c4>)
    5874:	4798      	blx	r3
    5876:	0003      	movs	r3, r0
    5878:	001a      	movs	r2, r3
    587a:	2301      	movs	r3, #1
    587c:	4053      	eors	r3, r2
    587e:	b2db      	uxtb	r3, r3
    5880:	2b00      	cmp	r3, #0
    5882:	d1f4      	bne.n	586e <trx_sram_read+0x12a>
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5884:	46c0      	nop			; (mov r8, r8)
    5886:	4b1c      	ldr	r3, [pc, #112]	; (58f8 <trx_sram_read+0x1b4>)
    5888:	0018      	movs	r0, r3
    588a:	4b20      	ldr	r3, [pc, #128]	; (590c <trx_sram_read+0x1c8>)
    588c:	4798      	blx	r3
    588e:	0003      	movs	r3, r0
    5890:	001a      	movs	r2, r3
    5892:	2301      	movs	r3, #1
    5894:	4053      	eors	r3, r2
    5896:	b2db      	uxtb	r3, r3
    5898:	2b00      	cmp	r3, #0
    589a:	d1f4      	bne.n	5886 <trx_sram_read+0x142>
		}
		spi_read(&master, &temp);
    589c:	230c      	movs	r3, #12
    589e:	18fa      	adds	r2, r7, r3
    58a0:	4b15      	ldr	r3, [pc, #84]	; (58f8 <trx_sram_read+0x1b4>)
    58a2:	0011      	movs	r1, r2
    58a4:	0018      	movs	r0, r3
    58a6:	4b1b      	ldr	r3, [pc, #108]	; (5914 <trx_sram_read+0x1d0>)
    58a8:	4798      	blx	r3
		*data = temp;
    58aa:	230c      	movs	r3, #12
    58ac:	18fb      	adds	r3, r7, r3
    58ae:	881b      	ldrh	r3, [r3, #0]
    58b0:	b2da      	uxtb	r2, r3
    58b2:	683b      	ldr	r3, [r7, #0]
    58b4:	701a      	strb	r2, [r3, #0]
		data++;
    58b6:	683b      	ldr	r3, [r7, #0]
    58b8:	3301      	adds	r3, #1
    58ba:	603b      	str	r3, [r7, #0]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    58bc:	1dbb      	adds	r3, r7, #6
    58be:	781b      	ldrb	r3, [r3, #0]
    58c0:	1dba      	adds	r2, r7, #6
    58c2:	1e59      	subs	r1, r3, #1
    58c4:	7011      	strb	r1, [r2, #0]
    58c6:	2b00      	cmp	r3, #0
    58c8:	d1bf      	bne.n	584a <trx_sram_read+0x106>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    58ca:	490a      	ldr	r1, [pc, #40]	; (58f4 <trx_sram_read+0x1b0>)
    58cc:	4b0a      	ldr	r3, [pc, #40]	; (58f8 <trx_sram_read+0x1b4>)
    58ce:	2200      	movs	r2, #0
    58d0:	0018      	movs	r0, r3
    58d2:	4b0a      	ldr	r3, [pc, #40]	; (58fc <trx_sram_read+0x1b8>)
    58d4:	4798      	blx	r3
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
    58d6:	230f      	movs	r3, #15
    58d8:	18fb      	adds	r3, r7, r3
    58da:	781b      	ldrb	r3, [r3, #0]
    58dc:	0018      	movs	r0, r3
    58de:	4b0e      	ldr	r3, [pc, #56]	; (5918 <trx_sram_read+0x1d4>)
    58e0:	4798      	blx	r3
}
    58e2:	46c0      	nop			; (mov r8, r8)
    58e4:	46bd      	mov	sp, r7
    58e6:	b004      	add	sp, #16
    58e8:	bd80      	pop	{r7, pc}
    58ea:	46c0      	nop			; (mov r8, r8)
    58ec:	0000a9f1 	.word	0x0000a9f1
    58f0:	000049a5 	.word	0x000049a5
    58f4:	20000f58 	.word	0x20000f58
    58f8:	20000f94 	.word	0x20000f94
    58fc:	0000a089 	.word	0x0000a089
    5900:	00004ce9 	.word	0x00004ce9
    5904:	00004d39 	.word	0x00004d39
    5908:	00004cc1 	.word	0x00004cc1
    590c:	00004d11 	.word	0x00004d11
    5910:	20000f50 	.word	0x20000f50
    5914:	00004d81 	.word	0x00004d81
    5918:	000049ed 	.word	0x000049ed

0000591c <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    591c:	b580      	push	{r7, lr}
    591e:	b084      	sub	sp, #16
    5920:	af00      	add	r7, sp, #0
    5922:	6039      	str	r1, [r7, #0]
    5924:	0011      	movs	r1, r2
    5926:	1dfb      	adds	r3, r7, #7
    5928:	1c02      	adds	r2, r0, #0
    592a:	701a      	strb	r2, [r3, #0]
    592c:	1dbb      	adds	r3, r7, #6
    592e:	1c0a      	adds	r2, r1, #0
    5930:	701a      	strb	r2, [r3, #0]
	uint8_t *odata;
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
    5932:	2308      	movs	r3, #8
    5934:	18fb      	adds	r3, r7, r3
    5936:	2200      	movs	r2, #0
    5938:	801a      	strh	r2, [r3, #0]
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    593a:	2001      	movs	r0, #1
    593c:	4b9a      	ldr	r3, [pc, #616]	; (5ba8 <trx_aes_wrrd+0x28c>)
    593e:	4798      	blx	r3

	ENTER_TRX_REGION();
    5940:	2100      	movs	r1, #0
    5942:	2000      	movs	r0, #0
    5944:	4b99      	ldr	r3, [pc, #612]	; (5bac <trx_aes_wrrd+0x290>)
    5946:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    5948:	4999      	ldr	r1, [pc, #612]	; (5bb0 <trx_aes_wrrd+0x294>)
    594a:	4b9a      	ldr	r3, [pc, #616]	; (5bb4 <trx_aes_wrrd+0x298>)
    594c:	2201      	movs	r2, #1
    594e:	0018      	movs	r0, r3
    5950:	4b99      	ldr	r3, [pc, #612]	; (5bb8 <trx_aes_wrrd+0x29c>)
    5952:	4798      	blx	r3

	/* Send the command byte */
	temp = TRX_CMD_SW;
    5954:	230b      	movs	r3, #11
    5956:	18fb      	adds	r3, r7, r3
    5958:	2240      	movs	r2, #64	; 0x40
    595a:	701a      	strb	r2, [r3, #0]

	while (!spi_is_ready_to_write(&master)) {
    595c:	46c0      	nop			; (mov r8, r8)
    595e:	4b95      	ldr	r3, [pc, #596]	; (5bb4 <trx_aes_wrrd+0x298>)
    5960:	0018      	movs	r0, r3
    5962:	4b96      	ldr	r3, [pc, #600]	; (5bbc <trx_aes_wrrd+0x2a0>)
    5964:	4798      	blx	r3
    5966:	0003      	movs	r3, r0
    5968:	001a      	movs	r2, r3
    596a:	2301      	movs	r3, #1
    596c:	4053      	eors	r3, r2
    596e:	b2db      	uxtb	r3, r3
    5970:	2b00      	cmp	r3, #0
    5972:	d1f4      	bne.n	595e <trx_aes_wrrd+0x42>
	}
	spi_write(&master, temp);
    5974:	230b      	movs	r3, #11
    5976:	18fb      	adds	r3, r7, r3
    5978:	781b      	ldrb	r3, [r3, #0]
    597a:	b29a      	uxth	r2, r3
    597c:	4b8d      	ldr	r3, [pc, #564]	; (5bb4 <trx_aes_wrrd+0x298>)
    597e:	0011      	movs	r1, r2
    5980:	0018      	movs	r0, r3
    5982:	4b8f      	ldr	r3, [pc, #572]	; (5bc0 <trx_aes_wrrd+0x2a4>)
    5984:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    5986:	46c0      	nop			; (mov r8, r8)
    5988:	4b8a      	ldr	r3, [pc, #552]	; (5bb4 <trx_aes_wrrd+0x298>)
    598a:	0018      	movs	r0, r3
    598c:	4b8d      	ldr	r3, [pc, #564]	; (5bc4 <trx_aes_wrrd+0x2a8>)
    598e:	4798      	blx	r3
    5990:	0003      	movs	r3, r0
    5992:	001a      	movs	r2, r3
    5994:	2301      	movs	r3, #1
    5996:	4053      	eors	r3, r2
    5998:	b2db      	uxtb	r3, r3
    599a:	2b00      	cmp	r3, #0
    599c:	d1f4      	bne.n	5988 <trx_aes_wrrd+0x6c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    599e:	46c0      	nop			; (mov r8, r8)
    59a0:	4b84      	ldr	r3, [pc, #528]	; (5bb4 <trx_aes_wrrd+0x298>)
    59a2:	0018      	movs	r0, r3
    59a4:	4b88      	ldr	r3, [pc, #544]	; (5bc8 <trx_aes_wrrd+0x2ac>)
    59a6:	4798      	blx	r3
    59a8:	0003      	movs	r3, r0
    59aa:	001a      	movs	r2, r3
    59ac:	2301      	movs	r3, #1
    59ae:	4053      	eors	r3, r2
    59b0:	b2db      	uxtb	r3, r3
    59b2:	2b00      	cmp	r3, #0
    59b4:	d1f4      	bne.n	59a0 <trx_aes_wrrd+0x84>
	}
	spi_read(&master, &dummy_read);
    59b6:	4a85      	ldr	r2, [pc, #532]	; (5bcc <trx_aes_wrrd+0x2b0>)
    59b8:	4b7e      	ldr	r3, [pc, #504]	; (5bb4 <trx_aes_wrrd+0x298>)
    59ba:	0011      	movs	r1, r2
    59bc:	0018      	movs	r0, r3
    59be:	4b84      	ldr	r3, [pc, #528]	; (5bd0 <trx_aes_wrrd+0x2b4>)
    59c0:	4798      	blx	r3

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    59c2:	46c0      	nop			; (mov r8, r8)
    59c4:	4b7b      	ldr	r3, [pc, #492]	; (5bb4 <trx_aes_wrrd+0x298>)
    59c6:	0018      	movs	r0, r3
    59c8:	4b7c      	ldr	r3, [pc, #496]	; (5bbc <trx_aes_wrrd+0x2a0>)
    59ca:	4798      	blx	r3
    59cc:	0003      	movs	r3, r0
    59ce:	001a      	movs	r2, r3
    59d0:	2301      	movs	r3, #1
    59d2:	4053      	eors	r3, r2
    59d4:	b2db      	uxtb	r3, r3
    59d6:	2b00      	cmp	r3, #0
    59d8:	d1f4      	bne.n	59c4 <trx_aes_wrrd+0xa8>
	}
	spi_write(&master, addr);
    59da:	1dfb      	adds	r3, r7, #7
    59dc:	781b      	ldrb	r3, [r3, #0]
    59de:	b29a      	uxth	r2, r3
    59e0:	4b74      	ldr	r3, [pc, #464]	; (5bb4 <trx_aes_wrrd+0x298>)
    59e2:	0011      	movs	r1, r2
    59e4:	0018      	movs	r0, r3
    59e6:	4b76      	ldr	r3, [pc, #472]	; (5bc0 <trx_aes_wrrd+0x2a4>)
    59e8:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    59ea:	46c0      	nop			; (mov r8, r8)
    59ec:	4b71      	ldr	r3, [pc, #452]	; (5bb4 <trx_aes_wrrd+0x298>)
    59ee:	0018      	movs	r0, r3
    59f0:	4b74      	ldr	r3, [pc, #464]	; (5bc4 <trx_aes_wrrd+0x2a8>)
    59f2:	4798      	blx	r3
    59f4:	0003      	movs	r3, r0
    59f6:	001a      	movs	r2, r3
    59f8:	2301      	movs	r3, #1
    59fa:	4053      	eors	r3, r2
    59fc:	b2db      	uxtb	r3, r3
    59fe:	2b00      	cmp	r3, #0
    5a00:	d1f4      	bne.n	59ec <trx_aes_wrrd+0xd0>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5a02:	46c0      	nop			; (mov r8, r8)
    5a04:	4b6b      	ldr	r3, [pc, #428]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a06:	0018      	movs	r0, r3
    5a08:	4b6f      	ldr	r3, [pc, #444]	; (5bc8 <trx_aes_wrrd+0x2ac>)
    5a0a:	4798      	blx	r3
    5a0c:	0003      	movs	r3, r0
    5a0e:	001a      	movs	r2, r3
    5a10:	2301      	movs	r3, #1
    5a12:	4053      	eors	r3, r2
    5a14:	b2db      	uxtb	r3, r3
    5a16:	2b00      	cmp	r3, #0
    5a18:	d1f4      	bne.n	5a04 <trx_aes_wrrd+0xe8>
	}
	spi_read(&master, &dummy_read);
    5a1a:	4a6c      	ldr	r2, [pc, #432]	; (5bcc <trx_aes_wrrd+0x2b0>)
    5a1c:	4b65      	ldr	r3, [pc, #404]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a1e:	0011      	movs	r1, r2
    5a20:	0018      	movs	r0, r3
    5a22:	4b6b      	ldr	r3, [pc, #428]	; (5bd0 <trx_aes_wrrd+0x2b4>)
    5a24:	4798      	blx	r3

	/* now transfer data */
	odata = idata;
    5a26:	683b      	ldr	r3, [r7, #0]
    5a28:	60fb      	str	r3, [r7, #12]

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    5a2a:	46c0      	nop			; (mov r8, r8)
    5a2c:	4b61      	ldr	r3, [pc, #388]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a2e:	0018      	movs	r0, r3
    5a30:	4b62      	ldr	r3, [pc, #392]	; (5bbc <trx_aes_wrrd+0x2a0>)
    5a32:	4798      	blx	r3
    5a34:	0003      	movs	r3, r0
    5a36:	001a      	movs	r2, r3
    5a38:	2301      	movs	r3, #1
    5a3a:	4053      	eors	r3, r2
    5a3c:	b2db      	uxtb	r3, r3
    5a3e:	2b00      	cmp	r3, #0
    5a40:	d1f4      	bne.n	5a2c <trx_aes_wrrd+0x110>
	}
	spi_write(&master, *idata++);
    5a42:	683b      	ldr	r3, [r7, #0]
    5a44:	1c5a      	adds	r2, r3, #1
    5a46:	603a      	str	r2, [r7, #0]
    5a48:	781b      	ldrb	r3, [r3, #0]
    5a4a:	b29a      	uxth	r2, r3
    5a4c:	4b59      	ldr	r3, [pc, #356]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a4e:	0011      	movs	r1, r2
    5a50:	0018      	movs	r0, r3
    5a52:	4b5b      	ldr	r3, [pc, #364]	; (5bc0 <trx_aes_wrrd+0x2a4>)
    5a54:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    5a56:	46c0      	nop			; (mov r8, r8)
    5a58:	4b56      	ldr	r3, [pc, #344]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a5a:	0018      	movs	r0, r3
    5a5c:	4b59      	ldr	r3, [pc, #356]	; (5bc4 <trx_aes_wrrd+0x2a8>)
    5a5e:	4798      	blx	r3
    5a60:	0003      	movs	r3, r0
    5a62:	001a      	movs	r2, r3
    5a64:	2301      	movs	r3, #1
    5a66:	4053      	eors	r3, r2
    5a68:	b2db      	uxtb	r3, r3
    5a6a:	2b00      	cmp	r3, #0
    5a6c:	d1f4      	bne.n	5a58 <trx_aes_wrrd+0x13c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5a6e:	46c0      	nop			; (mov r8, r8)
    5a70:	4b50      	ldr	r3, [pc, #320]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a72:	0018      	movs	r0, r3
    5a74:	4b54      	ldr	r3, [pc, #336]	; (5bc8 <trx_aes_wrrd+0x2ac>)
    5a76:	4798      	blx	r3
    5a78:	0003      	movs	r3, r0
    5a7a:	001a      	movs	r2, r3
    5a7c:	2301      	movs	r3, #1
    5a7e:	4053      	eors	r3, r2
    5a80:	b2db      	uxtb	r3, r3
    5a82:	2b00      	cmp	r3, #0
    5a84:	d1f4      	bne.n	5a70 <trx_aes_wrrd+0x154>
	}
	spi_read(&master, &dummy_read);
    5a86:	4a51      	ldr	r2, [pc, #324]	; (5bcc <trx_aes_wrrd+0x2b0>)
    5a88:	4b4a      	ldr	r3, [pc, #296]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a8a:	0011      	movs	r1, r2
    5a8c:	0018      	movs	r0, r3
    5a8e:	4b50      	ldr	r3, [pc, #320]	; (5bd0 <trx_aes_wrrd+0x2b4>)
    5a90:	4798      	blx	r3

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    5a92:	e041      	b.n	5b18 <trx_aes_wrrd+0x1fc>
		while (!spi_is_ready_to_write(&master)) {
    5a94:	46c0      	nop			; (mov r8, r8)
    5a96:	4b47      	ldr	r3, [pc, #284]	; (5bb4 <trx_aes_wrrd+0x298>)
    5a98:	0018      	movs	r0, r3
    5a9a:	4b48      	ldr	r3, [pc, #288]	; (5bbc <trx_aes_wrrd+0x2a0>)
    5a9c:	4798      	blx	r3
    5a9e:	0003      	movs	r3, r0
    5aa0:	001a      	movs	r2, r3
    5aa2:	2301      	movs	r3, #1
    5aa4:	4053      	eors	r3, r2
    5aa6:	b2db      	uxtb	r3, r3
    5aa8:	2b00      	cmp	r3, #0
    5aaa:	d1f4      	bne.n	5a96 <trx_aes_wrrd+0x17a>
		}
		spi_write(&master, *idata++);
    5aac:	683b      	ldr	r3, [r7, #0]
    5aae:	1c5a      	adds	r2, r3, #1
    5ab0:	603a      	str	r2, [r7, #0]
    5ab2:	781b      	ldrb	r3, [r3, #0]
    5ab4:	b29a      	uxth	r2, r3
    5ab6:	4b3f      	ldr	r3, [pc, #252]	; (5bb4 <trx_aes_wrrd+0x298>)
    5ab8:	0011      	movs	r1, r2
    5aba:	0018      	movs	r0, r3
    5abc:	4b40      	ldr	r3, [pc, #256]	; (5bc0 <trx_aes_wrrd+0x2a4>)
    5abe:	4798      	blx	r3
		while (!spi_is_write_complete(&master)) {
    5ac0:	46c0      	nop			; (mov r8, r8)
    5ac2:	4b3c      	ldr	r3, [pc, #240]	; (5bb4 <trx_aes_wrrd+0x298>)
    5ac4:	0018      	movs	r0, r3
    5ac6:	4b3f      	ldr	r3, [pc, #252]	; (5bc4 <trx_aes_wrrd+0x2a8>)
    5ac8:	4798      	blx	r3
    5aca:	0003      	movs	r3, r0
    5acc:	001a      	movs	r2, r3
    5ace:	2301      	movs	r3, #1
    5ad0:	4053      	eors	r3, r2
    5ad2:	b2db      	uxtb	r3, r3
    5ad4:	2b00      	cmp	r3, #0
    5ad6:	d1f4      	bne.n	5ac2 <trx_aes_wrrd+0x1a6>
		}
		while (!spi_is_ready_to_read(&master)) {
    5ad8:	46c0      	nop			; (mov r8, r8)
    5ada:	4b36      	ldr	r3, [pc, #216]	; (5bb4 <trx_aes_wrrd+0x298>)
    5adc:	0018      	movs	r0, r3
    5ade:	4b3a      	ldr	r3, [pc, #232]	; (5bc8 <trx_aes_wrrd+0x2ac>)
    5ae0:	4798      	blx	r3
    5ae2:	0003      	movs	r3, r0
    5ae4:	001a      	movs	r2, r3
    5ae6:	2301      	movs	r3, #1
    5ae8:	4053      	eors	r3, r2
    5aea:	b2db      	uxtb	r3, r3
    5aec:	2b00      	cmp	r3, #0
    5aee:	d1f4      	bne.n	5ada <trx_aes_wrrd+0x1be>
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
    5af0:	2308      	movs	r3, #8
    5af2:	18fa      	adds	r2, r7, r3
    5af4:	4b2f      	ldr	r3, [pc, #188]	; (5bb4 <trx_aes_wrrd+0x298>)
    5af6:	0011      	movs	r1, r2
    5af8:	0018      	movs	r0, r3
    5afa:	4b35      	ldr	r3, [pc, #212]	; (5bd0 <trx_aes_wrrd+0x2b4>)
    5afc:	4798      	blx	r3
		*odata++ = (uint8_t)odata_var;
    5afe:	68fb      	ldr	r3, [r7, #12]
    5b00:	1c5a      	adds	r2, r3, #1
    5b02:	60fa      	str	r2, [r7, #12]
    5b04:	2208      	movs	r2, #8
    5b06:	18ba      	adds	r2, r7, r2
    5b08:	8812      	ldrh	r2, [r2, #0]
    5b0a:	b2d2      	uxtb	r2, r2
    5b0c:	701a      	strb	r2, [r3, #0]
#else
		spi_read(&master, (uint16_t *)odata++);
#endif
		length--;
    5b0e:	1dbb      	adds	r3, r7, #6
    5b10:	781a      	ldrb	r2, [r3, #0]
    5b12:	1dbb      	adds	r3, r7, #6
    5b14:	3a01      	subs	r2, #1
    5b16:	701a      	strb	r2, [r3, #0]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    5b18:	1dbb      	adds	r3, r7, #6
    5b1a:	781b      	ldrb	r3, [r3, #0]
    5b1c:	2b00      	cmp	r3, #0
    5b1e:	d1b9      	bne.n	5a94 <trx_aes_wrrd+0x178>
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    5b20:	46c0      	nop			; (mov r8, r8)
    5b22:	4b24      	ldr	r3, [pc, #144]	; (5bb4 <trx_aes_wrrd+0x298>)
    5b24:	0018      	movs	r0, r3
    5b26:	4b25      	ldr	r3, [pc, #148]	; (5bbc <trx_aes_wrrd+0x2a0>)
    5b28:	4798      	blx	r3
    5b2a:	0003      	movs	r3, r0
    5b2c:	001a      	movs	r2, r3
    5b2e:	2301      	movs	r3, #1
    5b30:	4053      	eors	r3, r2
    5b32:	b2db      	uxtb	r3, r3
    5b34:	2b00      	cmp	r3, #0
    5b36:	d1f4      	bne.n	5b22 <trx_aes_wrrd+0x206>
	}
	spi_write(&master, 0);
    5b38:	4b1e      	ldr	r3, [pc, #120]	; (5bb4 <trx_aes_wrrd+0x298>)
    5b3a:	2100      	movs	r1, #0
    5b3c:	0018      	movs	r0, r3
    5b3e:	4b20      	ldr	r3, [pc, #128]	; (5bc0 <trx_aes_wrrd+0x2a4>)
    5b40:	4798      	blx	r3
	while (!spi_is_write_complete(&master)) {
    5b42:	46c0      	nop			; (mov r8, r8)
    5b44:	4b1b      	ldr	r3, [pc, #108]	; (5bb4 <trx_aes_wrrd+0x298>)
    5b46:	0018      	movs	r0, r3
    5b48:	4b1e      	ldr	r3, [pc, #120]	; (5bc4 <trx_aes_wrrd+0x2a8>)
    5b4a:	4798      	blx	r3
    5b4c:	0003      	movs	r3, r0
    5b4e:	001a      	movs	r2, r3
    5b50:	2301      	movs	r3, #1
    5b52:	4053      	eors	r3, r2
    5b54:	b2db      	uxtb	r3, r3
    5b56:	2b00      	cmp	r3, #0
    5b58:	d1f4      	bne.n	5b44 <trx_aes_wrrd+0x228>
	}
	while (!spi_is_ready_to_read(&master)) {
    5b5a:	46c0      	nop			; (mov r8, r8)
    5b5c:	4b15      	ldr	r3, [pc, #84]	; (5bb4 <trx_aes_wrrd+0x298>)
    5b5e:	0018      	movs	r0, r3
    5b60:	4b19      	ldr	r3, [pc, #100]	; (5bc8 <trx_aes_wrrd+0x2ac>)
    5b62:	4798      	blx	r3
    5b64:	0003      	movs	r3, r0
    5b66:	001a      	movs	r2, r3
    5b68:	2301      	movs	r3, #1
    5b6a:	4053      	eors	r3, r2
    5b6c:	b2db      	uxtb	r3, r3
    5b6e:	2b00      	cmp	r3, #0
    5b70:	d1f4      	bne.n	5b5c <trx_aes_wrrd+0x240>
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
    5b72:	2308      	movs	r3, #8
    5b74:	18fa      	adds	r2, r7, r3
    5b76:	4b0f      	ldr	r3, [pc, #60]	; (5bb4 <trx_aes_wrrd+0x298>)
    5b78:	0011      	movs	r1, r2
    5b7a:	0018      	movs	r0, r3
    5b7c:	4b14      	ldr	r3, [pc, #80]	; (5bd0 <trx_aes_wrrd+0x2b4>)
    5b7e:	4798      	blx	r3
	*odata = (uint8_t)odata_var;
    5b80:	2308      	movs	r3, #8
    5b82:	18fb      	adds	r3, r7, r3
    5b84:	881b      	ldrh	r3, [r3, #0]
    5b86:	b2da      	uxtb	r2, r3
    5b88:	68fb      	ldr	r3, [r7, #12]
    5b8a:	701a      	strb	r2, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5b8c:	4908      	ldr	r1, [pc, #32]	; (5bb0 <trx_aes_wrrd+0x294>)
    5b8e:	4b09      	ldr	r3, [pc, #36]	; (5bb4 <trx_aes_wrrd+0x298>)
    5b90:	2200      	movs	r2, #0
    5b92:	0018      	movs	r0, r3
    5b94:	4b08      	ldr	r3, [pc, #32]	; (5bb8 <trx_aes_wrrd+0x29c>)
    5b96:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    5b98:	2100      	movs	r1, #0
    5b9a:	2000      	movs	r0, #0
    5b9c:	4b0d      	ldr	r3, [pc, #52]	; (5bd4 <trx_aes_wrrd+0x2b8>)
    5b9e:	4798      	blx	r3
}
    5ba0:	46c0      	nop			; (mov r8, r8)
    5ba2:	46bd      	mov	sp, r7
    5ba4:	b004      	add	sp, #16
    5ba6:	bd80      	pop	{r7, pc}
    5ba8:	0000a9f1 	.word	0x0000a9f1
    5bac:	0000a8b1 	.word	0x0000a8b1
    5bb0:	20000f58 	.word	0x20000f58
    5bb4:	20000f94 	.word	0x20000f94
    5bb8:	0000a089 	.word	0x0000a089
    5bbc:	00004ce9 	.word	0x00004ce9
    5bc0:	00004d39 	.word	0x00004d39
    5bc4:	00004cc1 	.word	0x00004cc1
    5bc8:	00004d11 	.word	0x00004d11
    5bcc:	20000f50 	.word	0x20000f50
    5bd0:	00004d81 	.word	0x00004d81
    5bd4:	0000a869 	.word	0x0000a869

00005bd8 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    5bd8:	b580      	push	{r7, lr}
    5bda:	b082      	sub	sp, #8
    5bdc:	af00      	add	r7, sp, #0
    5bde:	0002      	movs	r2, r0
    5be0:	1dfb      	adds	r3, r7, #7
    5be2:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5be4:	4b06      	ldr	r3, [pc, #24]	; (5c00 <system_interrupt_enable+0x28>)
    5be6:	1dfa      	adds	r2, r7, #7
    5be8:	7812      	ldrb	r2, [r2, #0]
    5bea:	0011      	movs	r1, r2
    5bec:	221f      	movs	r2, #31
    5bee:	400a      	ands	r2, r1
    5bf0:	2101      	movs	r1, #1
    5bf2:	4091      	lsls	r1, r2
    5bf4:	000a      	movs	r2, r1
    5bf6:	601a      	str	r2, [r3, #0]
}
    5bf8:	46c0      	nop			; (mov r8, r8)
    5bfa:	46bd      	mov	sp, r7
    5bfc:	b002      	add	sp, #8
    5bfe:	bd80      	pop	{r7, pc}
    5c00:	e000e100 	.word	0xe000e100

00005c04 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    5c04:	b580      	push	{r7, lr}
    5c06:	b084      	sub	sp, #16
    5c08:	af00      	add	r7, sp, #0
    5c0a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5c0c:	687b      	ldr	r3, [r7, #4]
    5c0e:	681b      	ldr	r3, [r3, #0]
    5c10:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5c12:	68fb      	ldr	r3, [r7, #12]
    5c14:	7bdb      	ldrb	r3, [r3, #15]
    5c16:	b2db      	uxtb	r3, r3
    5c18:	001a      	movs	r2, r3
    5c1a:	2380      	movs	r3, #128	; 0x80
    5c1c:	4013      	ands	r3, r2
    5c1e:	1e5a      	subs	r2, r3, #1
    5c20:	4193      	sbcs	r3, r2
    5c22:	b2db      	uxtb	r3, r3
#endif
}
    5c24:	0018      	movs	r0, r3
    5c26:	46bd      	mov	sp, r7
    5c28:	b004      	add	sp, #16
    5c2a:	bd80      	pop	{r7, pc}

00005c2c <tc_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TC module configuration structure to set
 */
static inline void tc_get_config_defaults(
		struct tc_config *const config)
{
    5c2c:	b580      	push	{r7, lr}
    5c2e:	b082      	sub	sp, #8
    5c30:	af00      	add	r7, sp, #0
    5c32:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    5c34:	687b      	ldr	r3, [r7, #4]
    5c36:	2200      	movs	r2, #0
    5c38:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    5c3a:	687b      	ldr	r3, [r7, #4]
    5c3c:	2200      	movs	r2, #0
    5c3e:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    5c40:	687b      	ldr	r3, [r7, #4]
    5c42:	2200      	movs	r2, #0
    5c44:	809a      	strh	r2, [r3, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    5c46:	687b      	ldr	r3, [r7, #4]
    5c48:	2200      	movs	r2, #0
    5c4a:	719a      	strb	r2, [r3, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    5c4c:	687b      	ldr	r3, [r7, #4]
    5c4e:	2200      	movs	r2, #0
    5c50:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    5c52:	687b      	ldr	r3, [r7, #4]
    5c54:	2200      	movs	r2, #0
    5c56:	705a      	strb	r2, [r3, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    5c58:	687b      	ldr	r3, [r7, #4]
    5c5a:	2200      	movs	r2, #0
    5c5c:	729a      	strb	r2, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    5c5e:	687b      	ldr	r3, [r7, #4]
    5c60:	2200      	movs	r2, #0
    5c62:	72da      	strb	r2, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    5c64:	687b      	ldr	r3, [r7, #4]
    5c66:	2200      	movs	r2, #0
    5c68:	731a      	strb	r2, [r3, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    5c6a:	687b      	ldr	r3, [r7, #4]
    5c6c:	2200      	movs	r2, #0
    5c6e:	739a      	strb	r2, [r3, #14]
	config->oneshot                    = false;
    5c70:	687b      	ldr	r3, [r7, #4]
    5c72:	2200      	movs	r2, #0
    5c74:	735a      	strb	r2, [r3, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    5c76:	687b      	ldr	r3, [r7, #4]
    5c78:	2200      	movs	r2, #0
    5c7a:	741a      	strb	r2, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    5c7c:	687b      	ldr	r3, [r7, #4]
    5c7e:	2200      	movs	r2, #0
    5c80:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    5c82:	687b      	ldr	r3, [r7, #4]
    5c84:	2200      	movs	r2, #0
    5c86:	619a      	str	r2, [r3, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    5c88:	687b      	ldr	r3, [r7, #4]
    5c8a:	2200      	movs	r2, #0
    5c8c:	771a      	strb	r2, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    5c8e:	687b      	ldr	r3, [r7, #4]
    5c90:	2200      	movs	r2, #0
    5c92:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    5c94:	687b      	ldr	r3, [r7, #4]
    5c96:	2200      	movs	r2, #0
    5c98:	625a      	str	r2, [r3, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    5c9a:	687b      	ldr	r3, [r7, #4]
    5c9c:	2200      	movs	r2, #0
    5c9e:	851a      	strh	r2, [r3, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    5ca0:	687b      	ldr	r3, [r7, #4]
    5ca2:	2200      	movs	r2, #0
    5ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    5ca6:	687b      	ldr	r3, [r7, #4]
    5ca8:	2200      	movs	r2, #0
    5caa:	859a      	strh	r2, [r3, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
#endif

}
    5cac:	46c0      	nop			; (mov r8, r8)
    5cae:	46bd      	mov	sp, r7
    5cb0:	b002      	add	sp, #8
    5cb2:	bd80      	pop	{r7, pc}

00005cb4 <tc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_enable(
		const struct tc_module *const module_inst)
{
    5cb4:	b580      	push	{r7, lr}
    5cb6:	b084      	sub	sp, #16
    5cb8:	af00      	add	r7, sp, #0
    5cba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5cbc:	687b      	ldr	r3, [r7, #4]
    5cbe:	681b      	ldr	r3, [r3, #0]
    5cc0:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    5cc2:	46c0      	nop			; (mov r8, r8)
    5cc4:	687b      	ldr	r3, [r7, #4]
    5cc6:	0018      	movs	r0, r3
    5cc8:	4b07      	ldr	r3, [pc, #28]	; (5ce8 <tc_enable+0x34>)
    5cca:	4798      	blx	r3
    5ccc:	1e03      	subs	r3, r0, #0
    5cce:	d1f9      	bne.n	5cc4 <tc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    5cd0:	68fb      	ldr	r3, [r7, #12]
    5cd2:	881b      	ldrh	r3, [r3, #0]
    5cd4:	b29b      	uxth	r3, r3
    5cd6:	2202      	movs	r2, #2
    5cd8:	4313      	orrs	r3, r2
    5cda:	b29a      	uxth	r2, r3
    5cdc:	68fb      	ldr	r3, [r7, #12]
    5cde:	801a      	strh	r2, [r3, #0]
}
    5ce0:	46c0      	nop			; (mov r8, r8)
    5ce2:	46bd      	mov	sp, r7
    5ce4:	b004      	add	sp, #16
    5ce6:	bd80      	pop	{r7, pc}
    5ce8:	00005c05 	.word	0x00005c05

00005cec <tc_clear_status>:
 * \param[in] status_flags  Bitmask of \c TC_STATUS_* flags to clear
 */
static inline void tc_clear_status(
		struct tc_module *const module_inst,
		const uint32_t status_flags)
{
    5cec:	b580      	push	{r7, lr}
    5cee:	b084      	sub	sp, #16
    5cf0:	af00      	add	r7, sp, #0
    5cf2:	6078      	str	r0, [r7, #4]
    5cf4:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5cf6:	687b      	ldr	r3, [r7, #4]
    5cf8:	681b      	ldr	r3, [r3, #0]
    5cfa:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    5cfc:	2300      	movs	r3, #0
    5cfe:	60fb      	str	r3, [r7, #12]

	/* Check for TC channel 0 match */
	if (status_flags & TC_STATUS_CHANNEL_0_MATCH) {
    5d00:	683b      	ldr	r3, [r7, #0]
    5d02:	2201      	movs	r2, #1
    5d04:	4013      	ands	r3, r2
    5d06:	d003      	beq.n	5d10 <tc_clear_status+0x24>
		int_flags |= TC_INTFLAG_MC(1);
    5d08:	68fb      	ldr	r3, [r7, #12]
    5d0a:	2210      	movs	r2, #16
    5d0c:	4313      	orrs	r3, r2
    5d0e:	60fb      	str	r3, [r7, #12]
	}

	/* Check for TC channel 1 match */
	if (status_flags & TC_STATUS_CHANNEL_1_MATCH) {
    5d10:	683b      	ldr	r3, [r7, #0]
    5d12:	2202      	movs	r2, #2
    5d14:	4013      	ands	r3, r2
    5d16:	d003      	beq.n	5d20 <tc_clear_status+0x34>
		int_flags |= TC_INTFLAG_MC(2);
    5d18:	68fb      	ldr	r3, [r7, #12]
    5d1a:	2220      	movs	r2, #32
    5d1c:	4313      	orrs	r3, r2
    5d1e:	60fb      	str	r3, [r7, #12]
	}

#if !defined(FEATURE_TC_SYNCBUSY_SCHEME_VERSION_2)
	/* Check for TC read synchronization ready */
	if (status_flags & TC_STATUS_SYNC_READY) {
    5d20:	683b      	ldr	r3, [r7, #0]
    5d22:	2204      	movs	r2, #4
    5d24:	4013      	ands	r3, r2
    5d26:	d003      	beq.n	5d30 <tc_clear_status+0x44>
		int_flags |= TC_INTFLAG_SYNCRDY;
    5d28:	68fb      	ldr	r3, [r7, #12]
    5d2a:	2208      	movs	r2, #8
    5d2c:	4313      	orrs	r3, r2
    5d2e:	60fb      	str	r3, [r7, #12]
	}
#endif

	/* Check for TC capture overflow */
	if (status_flags & TC_STATUS_CAPTURE_OVERFLOW) {
    5d30:	683b      	ldr	r3, [r7, #0]
    5d32:	2208      	movs	r2, #8
    5d34:	4013      	ands	r3, r2
    5d36:	d003      	beq.n	5d40 <tc_clear_status+0x54>
		int_flags |= TC_INTFLAG_ERR;
    5d38:	68fb      	ldr	r3, [r7, #12]
    5d3a:	2202      	movs	r2, #2
    5d3c:	4313      	orrs	r3, r2
    5d3e:	60fb      	str	r3, [r7, #12]
	}

	/* Check for TC count overflow */
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
    5d40:	683b      	ldr	r3, [r7, #0]
    5d42:	2210      	movs	r2, #16
    5d44:	4013      	ands	r3, r2
    5d46:	d003      	beq.n	5d50 <tc_clear_status+0x64>
		int_flags |= TC_INTFLAG_OVF;
    5d48:	68fb      	ldr	r3, [r7, #12]
    5d4a:	2201      	movs	r2, #1
    5d4c:	4313      	orrs	r3, r2
    5d4e:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    5d50:	68fb      	ldr	r3, [r7, #12]
    5d52:	b2da      	uxtb	r2, r3
    5d54:	68bb      	ldr	r3, [r7, #8]
    5d56:	739a      	strb	r2, [r3, #14]
}
    5d58:	46c0      	nop			; (mov r8, r8)
    5d5a:	46bd      	mov	sp, r7
    5d5c:	b004      	add	sp, #16
    5d5e:	bd80      	pop	{r7, pc}

00005d60 <_tc_interrupt_get_interrupt_vector>:
 *
 * \return Interrupt vector for of the given TC module instance.
 */
static enum system_interrupt_vector _tc_interrupt_get_interrupt_vector(
		uint32_t inst_num)
{
    5d60:	b580      	push	{r7, lr}
    5d62:	b082      	sub	sp, #8
    5d64:	af00      	add	r7, sp, #0
    5d66:	6078      	str	r0, [r7, #4]
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    5d68:	4a04      	ldr	r2, [pc, #16]	; (5d7c <_tc_interrupt_get_interrupt_vector+0x1c>)
    5d6a:	687b      	ldr	r3, [r7, #4]
    5d6c:	18d3      	adds	r3, r2, r3
    5d6e:	781b      	ldrb	r3, [r3, #0]
    5d70:	b25b      	sxtb	r3, r3
}
    5d72:	0018      	movs	r0, r3
    5d74:	46bd      	mov	sp, r7
    5d76:	b002      	add	sp, #8
    5d78:	bd80      	pop	{r7, pc}
    5d7a:	46c0      	nop			; (mov r8, r8)
    5d7c:	20000018 	.word	0x20000018

00005d80 <tc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
static inline void tc_enable_callback(
		struct tc_module *const module,
		const enum tc_callback callback_type)
{
    5d80:	b580      	push	{r7, lr}
    5d82:	b082      	sub	sp, #8
    5d84:	af00      	add	r7, sp, #0
    5d86:	6078      	str	r0, [r7, #4]
    5d88:	000a      	movs	r2, r1
    5d8a:	1cfb      	adds	r3, r7, #3
    5d8c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    5d8e:	687b      	ldr	r3, [r7, #4]
    5d90:	681b      	ldr	r3, [r3, #0]
    5d92:	0018      	movs	r0, r3
    5d94:	4b22      	ldr	r3, [pc, #136]	; (5e20 <tc_enable_callback+0xa0>)
    5d96:	4798      	blx	r3
    5d98:	0003      	movs	r3, r0
    5d9a:	0018      	movs	r0, r3
    5d9c:	4b21      	ldr	r3, [pc, #132]	; (5e24 <tc_enable_callback+0xa4>)
    5d9e:	4798      	blx	r3
    5da0:	0003      	movs	r3, r0
    5da2:	0018      	movs	r0, r3
    5da4:	4b20      	ldr	r3, [pc, #128]	; (5e28 <tc_enable_callback+0xa8>)
    5da6:	4798      	blx	r3

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    5da8:	1cfb      	adds	r3, r7, #3
    5daa:	781b      	ldrb	r3, [r3, #0]
    5dac:	2b02      	cmp	r3, #2
    5dae:	d10b      	bne.n	5dc8 <tc_enable_callback+0x48>
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    5db0:	687b      	ldr	r3, [r7, #4]
    5db2:	7e5b      	ldrb	r3, [r3, #25]
    5db4:	2210      	movs	r2, #16
    5db6:	4313      	orrs	r3, r2
    5db8:	b2da      	uxtb	r2, r3
    5dba:	687b      	ldr	r3, [r7, #4]
    5dbc:	765a      	strb	r2, [r3, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    5dbe:	687b      	ldr	r3, [r7, #4]
    5dc0:	681b      	ldr	r3, [r3, #0]
    5dc2:	2210      	movs	r2, #16
    5dc4:	735a      	strb	r2, [r3, #13]
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
	}
}
    5dc6:	e026      	b.n	5e16 <tc_enable_callback+0x96>
	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    5dc8:	1cfb      	adds	r3, r7, #3
    5dca:	781b      	ldrb	r3, [r3, #0]
    5dcc:	2b03      	cmp	r3, #3
    5dce:	d10b      	bne.n	5de8 <tc_enable_callback+0x68>
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
    5dd0:	687b      	ldr	r3, [r7, #4]
    5dd2:	7e5b      	ldrb	r3, [r3, #25]
    5dd4:	2220      	movs	r2, #32
    5dd6:	4313      	orrs	r3, r2
    5dd8:	b2da      	uxtb	r2, r3
    5dda:	687b      	ldr	r3, [r7, #4]
    5ddc:	765a      	strb	r2, [r3, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
    5dde:	687b      	ldr	r3, [r7, #4]
    5de0:	681b      	ldr	r3, [r3, #0]
    5de2:	2220      	movs	r2, #32
    5de4:	735a      	strb	r2, [r3, #13]
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
	}
}
    5de6:	e016      	b.n	5e16 <tc_enable_callback+0x96>
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    5de8:	687b      	ldr	r3, [r7, #4]
    5dea:	7e5b      	ldrb	r3, [r3, #25]
    5dec:	b25a      	sxtb	r2, r3
    5dee:	1cfb      	adds	r3, r7, #3
    5df0:	781b      	ldrb	r3, [r3, #0]
    5df2:	2101      	movs	r1, #1
    5df4:	4099      	lsls	r1, r3
    5df6:	000b      	movs	r3, r1
    5df8:	b25b      	sxtb	r3, r3
    5dfa:	4313      	orrs	r3, r2
    5dfc:	b25b      	sxtb	r3, r3
    5dfe:	b2da      	uxtb	r2, r3
    5e00:	687b      	ldr	r3, [r7, #4]
    5e02:	765a      	strb	r2, [r3, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    5e04:	687b      	ldr	r3, [r7, #4]
    5e06:	681b      	ldr	r3, [r3, #0]
    5e08:	1cfa      	adds	r2, r7, #3
    5e0a:	7812      	ldrb	r2, [r2, #0]
    5e0c:	2101      	movs	r1, #1
    5e0e:	4091      	lsls	r1, r2
    5e10:	000a      	movs	r2, r1
    5e12:	b2d2      	uxtb	r2, r2
    5e14:	735a      	strb	r2, [r3, #13]
	}
}
    5e16:	46c0      	nop			; (mov r8, r8)
    5e18:	46bd      	mov	sp, r7
    5e1a:	b002      	add	sp, #8
    5e1c:	bd80      	pop	{r7, pc}
    5e1e:	46c0      	nop			; (mov r8, r8)
    5e20:	0000387d 	.word	0x0000387d
    5e24:	00005d61 	.word	0x00005d61
    5e28:	00005bd9 	.word	0x00005bd9

00005e2c <tc_disable_callback>:
 * \param[in]     module        Pointer to TC software instance struct
 * \param[in]     callback_type Callback type given by an enum
 */
static inline void tc_disable_callback(
		struct tc_module *const module,
		const enum tc_callback callback_type){
    5e2c:	b580      	push	{r7, lr}
    5e2e:	b082      	sub	sp, #8
    5e30:	af00      	add	r7, sp, #0
    5e32:	6078      	str	r0, [r7, #4]
    5e34:	000a      	movs	r2, r1
    5e36:	1cfb      	adds	r3, r7, #3
    5e38:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    5e3a:	1cfb      	adds	r3, r7, #3
    5e3c:	781b      	ldrb	r3, [r3, #0]
    5e3e:	2b02      	cmp	r3, #2
    5e40:	d10b      	bne.n	5e5a <tc_disable_callback+0x2e>
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    5e42:	687b      	ldr	r3, [r7, #4]
    5e44:	681b      	ldr	r3, [r3, #0]
    5e46:	2210      	movs	r2, #16
    5e48:	731a      	strb	r2, [r3, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    5e4a:	687b      	ldr	r3, [r7, #4]
    5e4c:	7e5b      	ldrb	r3, [r3, #25]
    5e4e:	2210      	movs	r2, #16
    5e50:	4393      	bics	r3, r2
    5e52:	b2da      	uxtb	r2, r3
    5e54:	687b      	ldr	r3, [r7, #4]
    5e56:	765a      	strb	r2, [r3, #25]
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
		module->enable_callback_mask &= ~(1 << callback_type);
	}
}
    5e58:	e028      	b.n	5eac <tc_disable_callback+0x80>
	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    5e5a:	1cfb      	adds	r3, r7, #3
    5e5c:	781b      	ldrb	r3, [r3, #0]
    5e5e:	2b03      	cmp	r3, #3
    5e60:	d10b      	bne.n	5e7a <tc_disable_callback+0x4e>
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
    5e62:	687b      	ldr	r3, [r7, #4]
    5e64:	681b      	ldr	r3, [r3, #0]
    5e66:	2220      	movs	r2, #32
    5e68:	731a      	strb	r2, [r3, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
    5e6a:	687b      	ldr	r3, [r7, #4]
    5e6c:	7e5b      	ldrb	r3, [r3, #25]
    5e6e:	2220      	movs	r2, #32
    5e70:	4393      	bics	r3, r2
    5e72:	b2da      	uxtb	r2, r3
    5e74:	687b      	ldr	r3, [r7, #4]
    5e76:	765a      	strb	r2, [r3, #25]
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
		module->enable_callback_mask &= ~(1 << callback_type);
	}
}
    5e78:	e018      	b.n	5eac <tc_disable_callback+0x80>
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    5e7a:	687b      	ldr	r3, [r7, #4]
    5e7c:	681b      	ldr	r3, [r3, #0]
    5e7e:	1cfa      	adds	r2, r7, #3
    5e80:	7812      	ldrb	r2, [r2, #0]
    5e82:	2101      	movs	r1, #1
    5e84:	4091      	lsls	r1, r2
    5e86:	000a      	movs	r2, r1
    5e88:	b2d2      	uxtb	r2, r2
    5e8a:	731a      	strb	r2, [r3, #12]
		module->enable_callback_mask &= ~(1 << callback_type);
    5e8c:	687b      	ldr	r3, [r7, #4]
    5e8e:	7e5b      	ldrb	r3, [r3, #25]
    5e90:	b25b      	sxtb	r3, r3
    5e92:	1cfa      	adds	r2, r7, #3
    5e94:	7812      	ldrb	r2, [r2, #0]
    5e96:	2101      	movs	r1, #1
    5e98:	4091      	lsls	r1, r2
    5e9a:	000a      	movs	r2, r1
    5e9c:	b252      	sxtb	r2, r2
    5e9e:	43d2      	mvns	r2, r2
    5ea0:	b252      	sxtb	r2, r2
    5ea2:	4013      	ands	r3, r2
    5ea4:	b25b      	sxtb	r3, r3
    5ea6:	b2da      	uxtb	r2, r3
    5ea8:	687b      	ldr	r3, [r7, #4]
    5eaa:	765a      	strb	r2, [r3, #25]
	}
}
    5eac:	46c0      	nop			; (mov r8, r8)
    5eae:	46bd      	mov	sp, r7
    5eb0:	b002      	add	sp, #8
    5eb2:	bd80      	pop	{r7, pc}

00005eb4 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    5eb4:	b580      	push	{r7, lr}
    5eb6:	af00      	add	r7, sp, #0
	return ((uint16_t)tc_get_count_value(&module_inst));
    5eb8:	4b04      	ldr	r3, [pc, #16]	; (5ecc <tmr_read_count+0x18>)
    5eba:	0018      	movs	r0, r3
    5ebc:	4b04      	ldr	r3, [pc, #16]	; (5ed0 <tmr_read_count+0x1c>)
    5ebe:	4798      	blx	r3
    5ec0:	0003      	movs	r3, r0
    5ec2:	b29b      	uxth	r3, r3
}
    5ec4:	0018      	movs	r0, r3
    5ec6:	46bd      	mov	sp, r7
    5ec8:	bd80      	pop	{r7, pc}
    5eca:	46c0      	nop			; (mov r8, r8)
    5ecc:	20001004 	.word	0x20001004
    5ed0:	00003d21 	.word	0x00003d21

00005ed4 <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    5ed4:	b580      	push	{r7, lr}
    5ed6:	af00      	add	r7, sp, #0
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
    5ed8:	4b03      	ldr	r3, [pc, #12]	; (5ee8 <tmr_disable_cc_interrupt+0x14>)
    5eda:	2102      	movs	r1, #2
    5edc:	0018      	movs	r0, r3
    5ede:	4b03      	ldr	r3, [pc, #12]	; (5eec <tmr_disable_cc_interrupt+0x18>)
    5ee0:	4798      	blx	r3
}
    5ee2:	46c0      	nop			; (mov r8, r8)
    5ee4:	46bd      	mov	sp, r7
    5ee6:	bd80      	pop	{r7, pc}
    5ee8:	20001004 	.word	0x20001004
    5eec:	00005e2d 	.word	0x00005e2d

00005ef0 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    5ef0:	b580      	push	{r7, lr}
    5ef2:	af00      	add	r7, sp, #0
	tc_clear_status(&module_inst, TC_STATUS_CHANNEL_0_MATCH);
    5ef4:	4b06      	ldr	r3, [pc, #24]	; (5f10 <tmr_enable_cc_interrupt+0x20>)
    5ef6:	2101      	movs	r1, #1
    5ef8:	0018      	movs	r0, r3
    5efa:	4b06      	ldr	r3, [pc, #24]	; (5f14 <tmr_enable_cc_interrupt+0x24>)
    5efc:	4798      	blx	r3
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
    5efe:	4b04      	ldr	r3, [pc, #16]	; (5f10 <tmr_enable_cc_interrupt+0x20>)
    5f00:	2102      	movs	r1, #2
    5f02:	0018      	movs	r0, r3
    5f04:	4b04      	ldr	r3, [pc, #16]	; (5f18 <tmr_enable_cc_interrupt+0x28>)
    5f06:	4798      	blx	r3
}
    5f08:	46c0      	nop			; (mov r8, r8)
    5f0a:	46bd      	mov	sp, r7
    5f0c:	bd80      	pop	{r7, pc}
    5f0e:	46c0      	nop			; (mov r8, r8)
    5f10:	20001004 	.word	0x20001004
    5f14:	00005ced 	.word	0x00005ced
    5f18:	00005d81 	.word	0x00005d81

00005f1c <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    5f1c:	b580      	push	{r7, lr}
    5f1e:	b082      	sub	sp, #8
    5f20:	af00      	add	r7, sp, #0
    5f22:	0002      	movs	r2, r0
    5f24:	1dbb      	adds	r3, r7, #6
    5f26:	801a      	strh	r2, [r3, #0]
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    5f28:	1dbb      	adds	r3, r7, #6
    5f2a:	881a      	ldrh	r2, [r3, #0]
    5f2c:	4b04      	ldr	r3, [pc, #16]	; (5f40 <tmr_write_cmpreg+0x24>)
    5f2e:	2100      	movs	r1, #0
    5f30:	0018      	movs	r0, r3
    5f32:	4b04      	ldr	r3, [pc, #16]	; (5f44 <tmr_write_cmpreg+0x28>)
    5f34:	4798      	blx	r3
			(uint32_t)compare_value);
}
    5f36:	46c0      	nop			; (mov r8, r8)
    5f38:	46bd      	mov	sp, r7
    5f3a:	b002      	add	sp, #8
    5f3c:	bd80      	pop	{r7, pc}
    5f3e:	46c0      	nop			; (mov r8, r8)
    5f40:	20001004 	.word	0x20001004
    5f44:	00003d75 	.word	0x00003d75

00005f48 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    5f48:	b580      	push	{r7, lr}
    5f4a:	b082      	sub	sp, #8
    5f4c:	af00      	add	r7, sp, #0
    5f4e:	6078      	str	r0, [r7, #4]
	tmr_ovf_callback();
    5f50:	4b02      	ldr	r3, [pc, #8]	; (5f5c <tc_ovf_callback+0x14>)
    5f52:	4798      	blx	r3
}
    5f54:	46c0      	nop			; (mov r8, r8)
    5f56:	46bd      	mov	sp, r7
    5f58:	b002      	add	sp, #8
    5f5a:	bd80      	pop	{r7, pc}
    5f5c:	0000bbd5 	.word	0x0000bbd5

00005f60 <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    5f60:	b580      	push	{r7, lr}
    5f62:	b082      	sub	sp, #8
    5f64:	af00      	add	r7, sp, #0
    5f66:	6078      	str	r0, [r7, #4]
	tmr_cca_callback();
    5f68:	4b02      	ldr	r3, [pc, #8]	; (5f74 <tc_cca_callback+0x14>)
    5f6a:	4798      	blx	r3
}
    5f6c:	46c0      	nop			; (mov r8, r8)
    5f6e:	46bd      	mov	sp, r7
    5f70:	b002      	add	sp, #8
    5f72:	bd80      	pop	{r7, pc}
    5f74:	0000bc1d 	.word	0x0000bc1d

00005f78 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    5f78:	b580      	push	{r7, lr}
    5f7a:	b082      	sub	sp, #8
    5f7c:	af00      	add	r7, sp, #0
	float timer_multiplier;
	tc_get_config_defaults(&timer_config);
    5f7e:	4b2b      	ldr	r3, [pc, #172]	; (602c <tmr_init+0xb4>)
    5f80:	0018      	movs	r0, r3
    5f82:	4b2b      	ldr	r3, [pc, #172]	; (6030 <tmr_init+0xb8>)
    5f84:	4798      	blx	r3
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    5f86:	4b29      	ldr	r3, [pc, #164]	; (602c <tmr_init+0xb4>)
    5f88:	2201      	movs	r2, #1
    5f8a:	4252      	negs	r2, r2
    5f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    5f8e:	4a27      	ldr	r2, [pc, #156]	; (602c <tmr_init+0xb4>)
    5f90:	4928      	ldr	r1, [pc, #160]	; (6034 <tmr_init+0xbc>)
    5f92:	4b29      	ldr	r3, [pc, #164]	; (6038 <tmr_init+0xc0>)
    5f94:	0018      	movs	r0, r3
    5f96:	4b29      	ldr	r3, [pc, #164]	; (603c <tmr_init+0xc4>)
    5f98:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    5f9a:	4929      	ldr	r1, [pc, #164]	; (6040 <tmr_init+0xc8>)
    5f9c:	4b26      	ldr	r3, [pc, #152]	; (6038 <tmr_init+0xc0>)
    5f9e:	2200      	movs	r2, #0
    5fa0:	0018      	movs	r0, r3
    5fa2:	4b28      	ldr	r3, [pc, #160]	; (6044 <tmr_init+0xcc>)
    5fa4:	4798      	blx	r3
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    5fa6:	4928      	ldr	r1, [pc, #160]	; (6048 <tmr_init+0xd0>)
    5fa8:	4b23      	ldr	r3, [pc, #140]	; (6038 <tmr_init+0xc0>)
    5faa:	2202      	movs	r2, #2
    5fac:	0018      	movs	r0, r3
    5fae:	4b25      	ldr	r3, [pc, #148]	; (6044 <tmr_init+0xcc>)
    5fb0:	4798      	blx	r3
			TC_CALLBACK_CC_CHANNEL0);
	tc_enable_callback(&module_inst, TC_CALLBACK_OVERFLOW);
    5fb2:	4b21      	ldr	r3, [pc, #132]	; (6038 <tmr_init+0xc0>)
    5fb4:	2100      	movs	r1, #0
    5fb6:	0018      	movs	r0, r3
    5fb8:	4b24      	ldr	r3, [pc, #144]	; (604c <tmr_init+0xd4>)
    5fba:	4798      	blx	r3
	/*tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);*/

	tc_enable(&module_inst);
    5fbc:	4b1e      	ldr	r3, [pc, #120]	; (6038 <tmr_init+0xc0>)
    5fbe:	0018      	movs	r0, r3
    5fc0:	4b23      	ldr	r3, [pc, #140]	; (6050 <tmr_init+0xd8>)
    5fc2:	4798      	blx	r3
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    5fc4:	2000      	movs	r0, #0
    5fc6:	4b23      	ldr	r3, [pc, #140]	; (6054 <tmr_init+0xdc>)
    5fc8:	4798      	blx	r3
    5fca:	0002      	movs	r2, r0
    5fcc:	4b22      	ldr	r3, [pc, #136]	; (6058 <tmr_init+0xe0>)
    5fce:	0010      	movs	r0, r2
    5fd0:	4798      	blx	r3
    5fd2:	1c02      	adds	r2, r0, #0
    5fd4:	4b21      	ldr	r3, [pc, #132]	; (605c <tmr_init+0xe4>)
    5fd6:	4922      	ldr	r1, [pc, #136]	; (6060 <tmr_init+0xe8>)
    5fd8:	1c10      	adds	r0, r2, #0
    5fda:	4798      	blx	r3
    5fdc:	1c03      	adds	r3, r0, #0
    5fde:	607b      	str	r3, [r7, #4]
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    5fe0:	4b20      	ldr	r3, [pc, #128]	; (6064 <tmr_init+0xec>)
    5fe2:	6878      	ldr	r0, [r7, #4]
    5fe4:	4798      	blx	r3
    5fe6:	0002      	movs	r2, r0
    5fe8:	4b1b      	ldr	r3, [pc, #108]	; (6058 <tmr_init+0xe0>)
    5fea:	0010      	movs	r0, r2
    5fec:	4798      	blx	r3
    5fee:	1c02      	adds	r2, r0, #0
    5ff0:	4b1d      	ldr	r3, [pc, #116]	; (6068 <tmr_init+0xf0>)
    5ff2:	1c11      	adds	r1, r2, #0
    5ff4:	6878      	ldr	r0, [r7, #4]
    5ff6:	4798      	blx	r3
    5ff8:	1c03      	adds	r3, r0, #0
    5ffa:	1c1a      	adds	r2, r3, #0
    5ffc:	4b1b      	ldr	r3, [pc, #108]	; (606c <tmr_init+0xf4>)
    5ffe:	21fc      	movs	r1, #252	; 0xfc
    6000:	0589      	lsls	r1, r1, #22
    6002:	1c10      	adds	r0, r2, #0
    6004:	4798      	blx	r3
    6006:	1e03      	subs	r3, r0, #0
    6008:	d006      	beq.n	6018 <tmr_init+0xa0>
	{
		timer_multiplier += 1.0f;
    600a:	4b19      	ldr	r3, [pc, #100]	; (6070 <tmr_init+0xf8>)
    600c:	21fe      	movs	r1, #254	; 0xfe
    600e:	0589      	lsls	r1, r1, #22
    6010:	6878      	ldr	r0, [r7, #4]
    6012:	4798      	blx	r3
    6014:	1c03      	adds	r3, r0, #0
    6016:	607b      	str	r3, [r7, #4]
	}
	
	return (uint8_t) timer_multiplier;
    6018:	4b12      	ldr	r3, [pc, #72]	; (6064 <tmr_init+0xec>)
    601a:	6878      	ldr	r0, [r7, #4]
    601c:	4798      	blx	r3
    601e:	0003      	movs	r3, r0
    6020:	b2db      	uxtb	r3, r3
}
    6022:	0018      	movs	r0, r3
    6024:	46bd      	mov	sp, r7
    6026:	b002      	add	sp, #8
    6028:	bd80      	pop	{r7, pc}
    602a:	46c0      	nop			; (mov r8, r8)
    602c:	20000fd0 	.word	0x20000fd0
    6030:	00005c2d 	.word	0x00005c2d
    6034:	42002c00 	.word	0x42002c00
    6038:	20001004 	.word	0x20001004
    603c:	000038c5 	.word	0x000038c5
    6040:	00005f49 	.word	0x00005f49
    6044:	00009879 	.word	0x00009879
    6048:	00005f61 	.word	0x00005f61
    604c:	00005d81 	.word	0x00005d81
    6050:	00005cb5 	.word	0x00005cb5
    6054:	0000b4ed 	.word	0x0000b4ed
    6058:	0000cacd 	.word	0x0000cacd
    605c:	0000c1c1 	.word	0x0000c1c1
    6060:	49742400 	.word	0x49742400
    6064:	0000bea5 	.word	0x0000bea5
    6068:	0000c77d 	.word	0x0000c77d
    606c:	0000bdbd 	.word	0x0000bdbd
    6070:	0000bed5 	.word	0x0000bed5

00006074 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    6074:	b580      	push	{r7, lr}
    6076:	af00      	add	r7, sp, #0
	SYS_TimerInit();
    6078:	4b05      	ldr	r3, [pc, #20]	; (6090 <SYS_Init+0x1c>)
    607a:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    607c:	4b05      	ldr	r3, [pc, #20]	; (6094 <SYS_Init+0x20>)
    607e:	4798      	blx	r3
#endif
	PHY_Init();
    6080:	4b05      	ldr	r3, [pc, #20]	; (6098 <SYS_Init+0x24>)
    6082:	4798      	blx	r3
	NWK_Init();
    6084:	4b05      	ldr	r3, [pc, #20]	; (609c <SYS_Init+0x28>)
    6086:	4798      	blx	r3
}
    6088:	46c0      	nop			; (mov r8, r8)
    608a:	46bd      	mov	sp, r7
    608c:	bd80      	pop	{r7, pc}
    608e:	46c0      	nop			; (mov r8, r8)
    6090:	00006169 	.word	0x00006169
    6094:	00004729 	.word	0x00004729
    6098:	000064fd 	.word	0x000064fd
    609c:	00006a41 	.word	0x00006a41

000060a0 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    60a0:	b580      	push	{r7, lr}
    60a2:	af00      	add	r7, sp, #0
	PHY_TaskHandler();
    60a4:	4b04      	ldr	r3, [pc, #16]	; (60b8 <SYS_TaskHandler+0x18>)
    60a6:	4798      	blx	r3
	NWK_TaskHandler();
    60a8:	4b04      	ldr	r3, [pc, #16]	; (60bc <SYS_TaskHandler+0x1c>)
    60aa:	4798      	blx	r3
	SYS_TimerTaskHandler();
    60ac:	4b04      	ldr	r3, [pc, #16]	; (60c0 <SYS_TaskHandler+0x20>)
    60ae:	4798      	blx	r3
}
    60b0:	46c0      	nop			; (mov r8, r8)
    60b2:	46bd      	mov	sp, r7
    60b4:	bd80      	pop	{r7, pc}
    60b6:	46c0      	nop			; (mov r8, r8)
    60b8:	00006909 	.word	0x00006909
    60bc:	00006bd9 	.word	0x00006bd9
    60c0:	00006291 	.word	0x00006291

000060c4 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    60c4:	b580      	push	{r7, lr}
    60c6:	b082      	sub	sp, #8
    60c8:	af00      	add	r7, sp, #0
    60ca:	6078      	str	r0, [r7, #4]
    60cc:	6039      	str	r1, [r7, #0]
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    60ce:	683a      	ldr	r2, [r7, #0]
    60d0:	687b      	ldr	r3, [r7, #4]
    60d2:	0011      	movs	r1, r2
    60d4:	0018      	movs	r0, r3
    60d6:	4b04      	ldr	r3, [pc, #16]	; (60e8 <SYS_EncryptReq+0x24>)
    60d8:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    60da:	4b04      	ldr	r3, [pc, #16]	; (60ec <SYS_EncryptReq+0x28>)
    60dc:	4798      	blx	r3
}
    60de:	46c0      	nop			; (mov r8, r8)
    60e0:	46bd      	mov	sp, r7
    60e2:	b002      	add	sp, #8
    60e4:	bd80      	pop	{r7, pc}
    60e6:	46c0      	nop			; (mov r8, r8)
    60e8:	000067b5 	.word	0x000067b5
    60ec:	00008da5 	.word	0x00008da5

000060f0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
    60f0:	b580      	push	{r7, lr}
    60f2:	b082      	sub	sp, #8
    60f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    60f6:	f3ef 8310 	mrs	r3, PRIMASK
    60fa:	607b      	str	r3, [r7, #4]
  return(result);
    60fc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
    60fe:	425a      	negs	r2, r3
    6100:	4153      	adcs	r3, r2
    6102:	b2db      	uxtb	r3, r3
    6104:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    6106:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    6108:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    610c:	4b03      	ldr	r3, [pc, #12]	; (611c <cpu_irq_save+0x2c>)
    610e:	2200      	movs	r2, #0
    6110:	701a      	strb	r2, [r3, #0]
	return flags;
    6112:	683b      	ldr	r3, [r7, #0]
}
    6114:	0018      	movs	r0, r3
    6116:	46bd      	mov	sp, r7
    6118:	b002      	add	sp, #8
    611a:	bd80      	pop	{r7, pc}
    611c:	20000024 	.word	0x20000024

00006120 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
    6120:	b580      	push	{r7, lr}
    6122:	b082      	sub	sp, #8
    6124:	af00      	add	r7, sp, #0
    6126:	6078      	str	r0, [r7, #4]
	return (flags);
    6128:	687b      	ldr	r3, [r7, #4]
    612a:	1e5a      	subs	r2, r3, #1
    612c:	4193      	sbcs	r3, r2
    612e:	b2db      	uxtb	r3, r3
}
    6130:	0018      	movs	r0, r3
    6132:	46bd      	mov	sp, r7
    6134:	b002      	add	sp, #8
    6136:	bd80      	pop	{r7, pc}

00006138 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    6138:	b580      	push	{r7, lr}
    613a:	b082      	sub	sp, #8
    613c:	af00      	add	r7, sp, #0
    613e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
    6140:	687b      	ldr	r3, [r7, #4]
    6142:	0018      	movs	r0, r3
    6144:	4b06      	ldr	r3, [pc, #24]	; (6160 <cpu_irq_restore+0x28>)
    6146:	4798      	blx	r3
    6148:	1e03      	subs	r3, r0, #0
    614a:	d005      	beq.n	6158 <cpu_irq_restore+0x20>
		cpu_irq_enable();
    614c:	4b05      	ldr	r3, [pc, #20]	; (6164 <cpu_irq_restore+0x2c>)
    614e:	2201      	movs	r2, #1
    6150:	701a      	strb	r2, [r3, #0]
    6152:	f3bf 8f5f 	dmb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    6156:	b662      	cpsie	i
}
    6158:	46c0      	nop			; (mov r8, r8)
    615a:	46bd      	mov	sp, r7
    615c:	b002      	add	sp, #8
    615e:	bd80      	pop	{r7, pc}
    6160:	00006121 	.word	0x00006121
    6164:	20000024 	.word	0x20000024

00006168 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    6168:	b580      	push	{r7, lr}
    616a:	af00      	add	r7, sp, #0
	SysTimerIrqCount = 0;
    616c:	4b09      	ldr	r3, [pc, #36]	; (6194 <SYS_TimerInit+0x2c>)
    616e:	2200      	movs	r2, #0
    6170:	701a      	strb	r2, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    6172:	4b09      	ldr	r3, [pc, #36]	; (6198 <SYS_TimerInit+0x30>)
    6174:	0018      	movs	r0, r3
    6176:	4b09      	ldr	r3, [pc, #36]	; (619c <SYS_TimerInit+0x34>)
    6178:	4798      	blx	r3
	common_tc_init();
    617a:	4b09      	ldr	r3, [pc, #36]	; (61a0 <SYS_TimerInit+0x38>)
    617c:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    617e:	4b09      	ldr	r3, [pc, #36]	; (61a4 <SYS_TimerInit+0x3c>)
    6180:	0018      	movs	r0, r3
    6182:	4b09      	ldr	r3, [pc, #36]	; (61a8 <SYS_TimerInit+0x40>)
    6184:	4798      	blx	r3
	timers = NULL;
    6186:	4b09      	ldr	r3, [pc, #36]	; (61ac <SYS_TimerInit+0x44>)
    6188:	2200      	movs	r2, #0
    618a:	601a      	str	r2, [r3, #0]
}
    618c:	46c0      	nop			; (mov r8, r8)
    618e:	46bd      	mov	sp, r7
    6190:	bd80      	pop	{r7, pc}
    6192:	46c0      	nop			; (mov r8, r8)
    6194:	20001020 	.word	0x20001020
    6198:	000063f9 	.word	0x000063f9
    619c:	0000bc39 	.word	0x0000bc39
    61a0:	0000bbb5 	.word	0x0000bbb5
    61a4:	00002710 	.word	0x00002710
    61a8:	0000bb49 	.word	0x0000bb49
    61ac:	20000234 	.word	0x20000234

000061b0 <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    61b0:	b580      	push	{r7, lr}
    61b2:	b082      	sub	sp, #8
    61b4:	af00      	add	r7, sp, #0
    61b6:	6078      	str	r0, [r7, #4]
	if (!SYS_TimerStarted(timer)) {
    61b8:	687b      	ldr	r3, [r7, #4]
    61ba:	0018      	movs	r0, r3
    61bc:	4b08      	ldr	r3, [pc, #32]	; (61e0 <SYS_TimerStart+0x30>)
    61be:	4798      	blx	r3
    61c0:	0003      	movs	r3, r0
    61c2:	001a      	movs	r2, r3
    61c4:	2301      	movs	r3, #1
    61c6:	4053      	eors	r3, r2
    61c8:	b2db      	uxtb	r3, r3
    61ca:	2b00      	cmp	r3, #0
    61cc:	d003      	beq.n	61d6 <SYS_TimerStart+0x26>
		placeTimer(timer);
    61ce:	687b      	ldr	r3, [r7, #4]
    61d0:	0018      	movs	r0, r3
    61d2:	4b04      	ldr	r3, [pc, #16]	; (61e4 <SYS_TimerStart+0x34>)
    61d4:	4798      	blx	r3
	}
}
    61d6:	46c0      	nop			; (mov r8, r8)
    61d8:	46bd      	mov	sp, r7
    61da:	b002      	add	sp, #8
    61dc:	bd80      	pop	{r7, pc}
    61de:	46c0      	nop			; (mov r8, r8)
    61e0:	00006259 	.word	0x00006259
    61e4:	00006359 	.word	0x00006359

000061e8 <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    61e8:	b580      	push	{r7, lr}
    61ea:	b084      	sub	sp, #16
    61ec:	af00      	add	r7, sp, #0
    61ee:	6078      	str	r0, [r7, #4]
	SYS_Timer_t *prev = NULL;
    61f0:	2300      	movs	r3, #0
    61f2:	60fb      	str	r3, [r7, #12]

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    61f4:	4b17      	ldr	r3, [pc, #92]	; (6254 <SYS_TimerStop+0x6c>)
    61f6:	681b      	ldr	r3, [r3, #0]
    61f8:	60bb      	str	r3, [r7, #8]
    61fa:	e022      	b.n	6242 <SYS_TimerStop+0x5a>
		if (t == timer) {
    61fc:	68ba      	ldr	r2, [r7, #8]
    61fe:	687b      	ldr	r3, [r7, #4]
    6200:	429a      	cmp	r2, r3
    6202:	d119      	bne.n	6238 <SYS_TimerStop+0x50>
			if (prev) {
    6204:	68fb      	ldr	r3, [r7, #12]
    6206:	2b00      	cmp	r3, #0
    6208:	d004      	beq.n	6214 <SYS_TimerStop+0x2c>
				prev->next = t->next;
    620a:	68bb      	ldr	r3, [r7, #8]
    620c:	681a      	ldr	r2, [r3, #0]
    620e:	68fb      	ldr	r3, [r7, #12]
    6210:	601a      	str	r2, [r3, #0]
    6212:	e003      	b.n	621c <SYS_TimerStop+0x34>
			} else {
				timers = t->next;
    6214:	68bb      	ldr	r3, [r7, #8]
    6216:	681a      	ldr	r2, [r3, #0]
    6218:	4b0e      	ldr	r3, [pc, #56]	; (6254 <SYS_TimerStop+0x6c>)
    621a:	601a      	str	r2, [r3, #0]
			}

			if (t->next) {
    621c:	68bb      	ldr	r3, [r7, #8]
    621e:	681b      	ldr	r3, [r3, #0]
    6220:	2b00      	cmp	r3, #0
    6222:	d012      	beq.n	624a <SYS_TimerStop+0x62>
				t->next->timeout += timer->timeout;
    6224:	68bb      	ldr	r3, [r7, #8]
    6226:	681b      	ldr	r3, [r3, #0]
    6228:	68ba      	ldr	r2, [r7, #8]
    622a:	6812      	ldr	r2, [r2, #0]
    622c:	6851      	ldr	r1, [r2, #4]
    622e:	687a      	ldr	r2, [r7, #4]
    6230:	6852      	ldr	r2, [r2, #4]
    6232:	188a      	adds	r2, r1, r2
    6234:	605a      	str	r2, [r3, #4]
			}

			break;
    6236:	e008      	b.n	624a <SYS_TimerStop+0x62>
		}

		prev = t;
    6238:	68bb      	ldr	r3, [r7, #8]
    623a:	60fb      	str	r3, [r7, #12]
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    623c:	68bb      	ldr	r3, [r7, #8]
    623e:	681b      	ldr	r3, [r3, #0]
    6240:	60bb      	str	r3, [r7, #8]
    6242:	68bb      	ldr	r3, [r7, #8]
    6244:	2b00      	cmp	r3, #0
    6246:	d1d9      	bne.n	61fc <SYS_TimerStop+0x14>
			break;
		}

		prev = t;
	}
}
    6248:	e000      	b.n	624c <SYS_TimerStop+0x64>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    624a:	46c0      	nop			; (mov r8, r8)
		}

		prev = t;
	}
}
    624c:	46c0      	nop			; (mov r8, r8)
    624e:	46bd      	mov	sp, r7
    6250:	b004      	add	sp, #16
    6252:	bd80      	pop	{r7, pc}
    6254:	20000234 	.word	0x20000234

00006258 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    6258:	b580      	push	{r7, lr}
    625a:	b084      	sub	sp, #16
    625c:	af00      	add	r7, sp, #0
    625e:	6078      	str	r0, [r7, #4]
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6260:	4b0a      	ldr	r3, [pc, #40]	; (628c <SYS_TimerStarted+0x34>)
    6262:	681b      	ldr	r3, [r3, #0]
    6264:	60fb      	str	r3, [r7, #12]
    6266:	e008      	b.n	627a <SYS_TimerStarted+0x22>
		if (t == timer) {
    6268:	68fa      	ldr	r2, [r7, #12]
    626a:	687b      	ldr	r3, [r7, #4]
    626c:	429a      	cmp	r2, r3
    626e:	d101      	bne.n	6274 <SYS_TimerStarted+0x1c>
			return true;
    6270:	2301      	movs	r3, #1
    6272:	e006      	b.n	6282 <SYS_TimerStarted+0x2a>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6274:	68fb      	ldr	r3, [r7, #12]
    6276:	681b      	ldr	r3, [r3, #0]
    6278:	60fb      	str	r3, [r7, #12]
    627a:	68fb      	ldr	r3, [r7, #12]
    627c:	2b00      	cmp	r3, #0
    627e:	d1f3      	bne.n	6268 <SYS_TimerStarted+0x10>
		if (t == timer) {
			return true;
		}
	}
	return false;
    6280:	2300      	movs	r3, #0
}
    6282:	0018      	movs	r0, r3
    6284:	46bd      	mov	sp, r7
    6286:	b004      	add	sp, #16
    6288:	bd80      	pop	{r7, pc}
    628a:	46c0      	nop			; (mov r8, r8)
    628c:	20000234 	.word	0x20000234

00006290 <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    6290:	b580      	push	{r7, lr}
    6292:	b084      	sub	sp, #16
    6294:	af00      	add	r7, sp, #0
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    6296:	4b2b      	ldr	r3, [pc, #172]	; (6344 <SYS_TimerTaskHandler+0xb4>)
    6298:	781b      	ldrb	r3, [r3, #0]
    629a:	b2db      	uxtb	r3, r3
    629c:	2b00      	cmp	r3, #0
    629e:	d04c      	beq.n	633a <SYS_TimerTaskHandler+0xaa>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    62a0:	4b29      	ldr	r3, [pc, #164]	; (6348 <SYS_TimerTaskHandler+0xb8>)
    62a2:	4798      	blx	r3
    62a4:	0003      	movs	r3, r0
    62a6:	60bb      	str	r3, [r7, #8]
	cnt = SysTimerIrqCount;
    62a8:	1dfb      	adds	r3, r7, #7
    62aa:	4a26      	ldr	r2, [pc, #152]	; (6344 <SYS_TimerTaskHandler+0xb4>)
    62ac:	7812      	ldrb	r2, [r2, #0]
    62ae:	701a      	strb	r2, [r3, #0]
	SysTimerIrqCount = 0;
    62b0:	4b24      	ldr	r3, [pc, #144]	; (6344 <SYS_TimerTaskHandler+0xb4>)
    62b2:	2200      	movs	r2, #0
    62b4:	701a      	strb	r2, [r3, #0]
	/* Leave the critical section */
	cpu_irq_restore(flags);
    62b6:	68bb      	ldr	r3, [r7, #8]
    62b8:	0018      	movs	r0, r3
    62ba:	4b24      	ldr	r3, [pc, #144]	; (634c <SYS_TimerTaskHandler+0xbc>)
    62bc:	4798      	blx	r3

	elapsed = cnt * SYS_TIMER_INTERVAL;
    62be:	1dfb      	adds	r3, r7, #7
    62c0:	781a      	ldrb	r2, [r3, #0]
    62c2:	0013      	movs	r3, r2
    62c4:	009b      	lsls	r3, r3, #2
    62c6:	189b      	adds	r3, r3, r2
    62c8:	005b      	lsls	r3, r3, #1
    62ca:	60fb      	str	r3, [r7, #12]

	while (timers && (timers->timeout <= elapsed)) {
    62cc:	e01e      	b.n	630c <SYS_TimerTaskHandler+0x7c>
		SYS_Timer_t *timer = timers;
    62ce:	4b20      	ldr	r3, [pc, #128]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    62d0:	681b      	ldr	r3, [r3, #0]
    62d2:	603b      	str	r3, [r7, #0]

		elapsed -= timers->timeout;
    62d4:	4b1e      	ldr	r3, [pc, #120]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    62d6:	681b      	ldr	r3, [r3, #0]
    62d8:	685b      	ldr	r3, [r3, #4]
    62da:	68fa      	ldr	r2, [r7, #12]
    62dc:	1ad3      	subs	r3, r2, r3
    62de:	60fb      	str	r3, [r7, #12]
		timers = timers->next;
    62e0:	4b1b      	ldr	r3, [pc, #108]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    62e2:	681b      	ldr	r3, [r3, #0]
    62e4:	681a      	ldr	r2, [r3, #0]
    62e6:	4b1a      	ldr	r3, [pc, #104]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    62e8:	601a      	str	r2, [r3, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    62ea:	683b      	ldr	r3, [r7, #0]
    62ec:	7b1b      	ldrb	r3, [r3, #12]
    62ee:	2b01      	cmp	r3, #1
    62f0:	d103      	bne.n	62fa <SYS_TimerTaskHandler+0x6a>
			placeTimer(timer);
    62f2:	683b      	ldr	r3, [r7, #0]
    62f4:	0018      	movs	r0, r3
    62f6:	4b17      	ldr	r3, [pc, #92]	; (6354 <SYS_TimerTaskHandler+0xc4>)
    62f8:	4798      	blx	r3
		}

		if (timer->handler) {
    62fa:	683b      	ldr	r3, [r7, #0]
    62fc:	691b      	ldr	r3, [r3, #16]
    62fe:	2b00      	cmp	r3, #0
    6300:	d004      	beq.n	630c <SYS_TimerTaskHandler+0x7c>
			timer->handler(timer);
    6302:	683b      	ldr	r3, [r7, #0]
    6304:	691b      	ldr	r3, [r3, #16]
    6306:	683a      	ldr	r2, [r7, #0]
    6308:	0010      	movs	r0, r2
    630a:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    630c:	4b10      	ldr	r3, [pc, #64]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    630e:	681b      	ldr	r3, [r3, #0]
    6310:	2b00      	cmp	r3, #0
    6312:	d005      	beq.n	6320 <SYS_TimerTaskHandler+0x90>
    6314:	4b0e      	ldr	r3, [pc, #56]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    6316:	681b      	ldr	r3, [r3, #0]
    6318:	685a      	ldr	r2, [r3, #4]
    631a:	68fb      	ldr	r3, [r7, #12]
    631c:	429a      	cmp	r2, r3
    631e:	d9d6      	bls.n	62ce <SYS_TimerTaskHandler+0x3e>
		if (timer->handler) {
			timer->handler(timer);
		}
	}

	if (timers) {
    6320:	4b0b      	ldr	r3, [pc, #44]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    6322:	681b      	ldr	r3, [r3, #0]
    6324:	2b00      	cmp	r3, #0
    6326:	d009      	beq.n	633c <SYS_TimerTaskHandler+0xac>
		timers->timeout -= elapsed;
    6328:	4b09      	ldr	r3, [pc, #36]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    632a:	681b      	ldr	r3, [r3, #0]
    632c:	4a08      	ldr	r2, [pc, #32]	; (6350 <SYS_TimerTaskHandler+0xc0>)
    632e:	6812      	ldr	r2, [r2, #0]
    6330:	6851      	ldr	r1, [r2, #4]
    6332:	68fa      	ldr	r2, [r7, #12]
    6334:	1a8a      	subs	r2, r1, r2
    6336:	605a      	str	r2, [r3, #4]
    6338:	e000      	b.n	633c <SYS_TimerTaskHandler+0xac>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    633a:	46c0      	nop			; (mov r8, r8)
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    633c:	46bd      	mov	sp, r7
    633e:	b004      	add	sp, #16
    6340:	bd80      	pop	{r7, pc}
    6342:	46c0      	nop			; (mov r8, r8)
    6344:	20001020 	.word	0x20001020
    6348:	000060f1 	.word	0x000060f1
    634c:	00006139 	.word	0x00006139
    6350:	20000234 	.word	0x20000234
    6354:	00006359 	.word	0x00006359

00006358 <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    6358:	b580      	push	{r7, lr}
    635a:	b086      	sub	sp, #24
    635c:	af00      	add	r7, sp, #0
    635e:	6078      	str	r0, [r7, #4]
	if (timers) {
    6360:	4b24      	ldr	r3, [pc, #144]	; (63f4 <placeTimer+0x9c>)
    6362:	681b      	ldr	r3, [r3, #0]
    6364:	2b00      	cmp	r3, #0
    6366:	d037      	beq.n	63d8 <placeTimer+0x80>
		SYS_Timer_t *prev = NULL;
    6368:	2300      	movs	r3, #0
    636a:	617b      	str	r3, [r7, #20]
		uint32_t timeout = timer->interval;
    636c:	687b      	ldr	r3, [r7, #4]
    636e:	689b      	ldr	r3, [r3, #8]
    6370:	613b      	str	r3, [r7, #16]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6372:	4b20      	ldr	r3, [pc, #128]	; (63f4 <placeTimer+0x9c>)
    6374:	681b      	ldr	r3, [r3, #0]
    6376:	60fb      	str	r3, [r7, #12]
    6378:	e015      	b.n	63a6 <placeTimer+0x4e>
			if (timeout < t->timeout) {
    637a:	68fb      	ldr	r3, [r7, #12]
    637c:	685a      	ldr	r2, [r3, #4]
    637e:	693b      	ldr	r3, [r7, #16]
    6380:	429a      	cmp	r2, r3
    6382:	d906      	bls.n	6392 <placeTimer+0x3a>
				t->timeout -= timeout;
    6384:	68fb      	ldr	r3, [r7, #12]
    6386:	685a      	ldr	r2, [r3, #4]
    6388:	693b      	ldr	r3, [r7, #16]
    638a:	1ad2      	subs	r2, r2, r3
    638c:	68fb      	ldr	r3, [r7, #12]
    638e:	605a      	str	r2, [r3, #4]
				break;
    6390:	e00c      	b.n	63ac <placeTimer+0x54>
			} else {
				timeout -= t->timeout;
    6392:	68fb      	ldr	r3, [r7, #12]
    6394:	685b      	ldr	r3, [r3, #4]
    6396:	693a      	ldr	r2, [r7, #16]
    6398:	1ad3      	subs	r3, r2, r3
    639a:	613b      	str	r3, [r7, #16]
			}

			prev = t;
    639c:	68fb      	ldr	r3, [r7, #12]
    639e:	617b      	str	r3, [r7, #20]
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    63a0:	68fb      	ldr	r3, [r7, #12]
    63a2:	681b      	ldr	r3, [r3, #0]
    63a4:	60fb      	str	r3, [r7, #12]
    63a6:	68fb      	ldr	r3, [r7, #12]
    63a8:	2b00      	cmp	r3, #0
    63aa:	d1e6      	bne.n	637a <placeTimer+0x22>
			}

			prev = t;
		}

		timer->timeout = timeout;
    63ac:	687b      	ldr	r3, [r7, #4]
    63ae:	693a      	ldr	r2, [r7, #16]
    63b0:	605a      	str	r2, [r3, #4]

		if (prev) {
    63b2:	697b      	ldr	r3, [r7, #20]
    63b4:	2b00      	cmp	r3, #0
    63b6:	d007      	beq.n	63c8 <placeTimer+0x70>
			timer->next = prev->next;
    63b8:	697b      	ldr	r3, [r7, #20]
    63ba:	681a      	ldr	r2, [r3, #0]
    63bc:	687b      	ldr	r3, [r7, #4]
    63be:	601a      	str	r2, [r3, #0]
			prev->next = timer;
    63c0:	697b      	ldr	r3, [r7, #20]
    63c2:	687a      	ldr	r2, [r7, #4]
    63c4:	601a      	str	r2, [r3, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    63c6:	e011      	b.n	63ec <placeTimer+0x94>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    63c8:	4b0a      	ldr	r3, [pc, #40]	; (63f4 <placeTimer+0x9c>)
    63ca:	681a      	ldr	r2, [r3, #0]
    63cc:	687b      	ldr	r3, [r7, #4]
    63ce:	601a      	str	r2, [r3, #0]
			timers = timer;
    63d0:	4b08      	ldr	r3, [pc, #32]	; (63f4 <placeTimer+0x9c>)
    63d2:	687a      	ldr	r2, [r7, #4]
    63d4:	601a      	str	r2, [r3, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    63d6:	e009      	b.n	63ec <placeTimer+0x94>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    63d8:	687b      	ldr	r3, [r7, #4]
    63da:	2200      	movs	r2, #0
    63dc:	601a      	str	r2, [r3, #0]
		timer->timeout = timer->interval;
    63de:	687b      	ldr	r3, [r7, #4]
    63e0:	689a      	ldr	r2, [r3, #8]
    63e2:	687b      	ldr	r3, [r7, #4]
    63e4:	605a      	str	r2, [r3, #4]
		timers = timer;
    63e6:	4b03      	ldr	r3, [pc, #12]	; (63f4 <placeTimer+0x9c>)
    63e8:	687a      	ldr	r2, [r7, #4]
    63ea:	601a      	str	r2, [r3, #0]
	}
}
    63ec:	46c0      	nop			; (mov r8, r8)
    63ee:	46bd      	mov	sp, r7
    63f0:	b006      	add	sp, #24
    63f2:	bd80      	pop	{r7, pc}
    63f4:	20000234 	.word	0x20000234

000063f8 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    63f8:	b580      	push	{r7, lr}
    63fa:	af00      	add	r7, sp, #0
	SysTimerIrqCount++;
    63fc:	4b06      	ldr	r3, [pc, #24]	; (6418 <SYS_HwExpiry_Cb+0x20>)
    63fe:	781b      	ldrb	r3, [r3, #0]
    6400:	b2db      	uxtb	r3, r3
    6402:	3301      	adds	r3, #1
    6404:	b2da      	uxtb	r2, r3
    6406:	4b04      	ldr	r3, [pc, #16]	; (6418 <SYS_HwExpiry_Cb+0x20>)
    6408:	701a      	strb	r2, [r3, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    640a:	4b04      	ldr	r3, [pc, #16]	; (641c <SYS_HwExpiry_Cb+0x24>)
    640c:	0018      	movs	r0, r3
    640e:	4b04      	ldr	r3, [pc, #16]	; (6420 <SYS_HwExpiry_Cb+0x28>)
    6410:	4798      	blx	r3
}
    6412:	46c0      	nop			; (mov r8, r8)
    6414:	46bd      	mov	sp, r7
    6416:	bd80      	pop	{r7, pc}
    6418:	20001020 	.word	0x20001020
    641c:	00002710 	.word	0x00002710
    6420:	0000bb49 	.word	0x0000bb49

00006424 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    6424:	b580      	push	{r7, lr}
    6426:	b084      	sub	sp, #16
    6428:	af00      	add	r7, sp, #0
    642a:	0002      	movs	r2, r0
    642c:	1dfb      	adds	r3, r7, #7
    642e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    6430:	230f      	movs	r3, #15
    6432:	18fb      	adds	r3, r7, r3
    6434:	1dfa      	adds	r2, r7, #7
    6436:	7812      	ldrb	r2, [r2, #0]
    6438:	09d2      	lsrs	r2, r2, #7
    643a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    643c:	230e      	movs	r3, #14
    643e:	18fb      	adds	r3, r7, r3
    6440:	1dfa      	adds	r2, r7, #7
    6442:	7812      	ldrb	r2, [r2, #0]
    6444:	0952      	lsrs	r2, r2, #5
    6446:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    6448:	4b0d      	ldr	r3, [pc, #52]	; (6480 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    644a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    644c:	230f      	movs	r3, #15
    644e:	18fb      	adds	r3, r7, r3
    6450:	781b      	ldrb	r3, [r3, #0]
    6452:	2b00      	cmp	r3, #0
    6454:	d10f      	bne.n	6476 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    6456:	230f      	movs	r3, #15
    6458:	18fb      	adds	r3, r7, r3
    645a:	781b      	ldrb	r3, [r3, #0]
    645c:	009b      	lsls	r3, r3, #2
    645e:	2210      	movs	r2, #16
    6460:	4694      	mov	ip, r2
    6462:	44bc      	add	ip, r7
    6464:	4463      	add	r3, ip
    6466:	3b08      	subs	r3, #8
    6468:	681a      	ldr	r2, [r3, #0]
    646a:	230e      	movs	r3, #14
    646c:	18fb      	adds	r3, r7, r3
    646e:	781b      	ldrb	r3, [r3, #0]
    6470:	01db      	lsls	r3, r3, #7
    6472:	18d3      	adds	r3, r2, r3
    6474:	e000      	b.n	6478 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    6476:	2300      	movs	r3, #0
	}
}
    6478:	0018      	movs	r0, r3
    647a:	46bd      	mov	sp, r7
    647c:	b004      	add	sp, #16
    647e:	bd80      	pop	{r7, pc}
    6480:	41004400 	.word	0x41004400

00006484 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    6484:	b580      	push	{r7, lr}
    6486:	b082      	sub	sp, #8
    6488:	af00      	add	r7, sp, #0
    648a:	0002      	movs	r2, r0
    648c:	1dfb      	adds	r3, r7, #7
    648e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    6490:	1dfb      	adds	r3, r7, #7
    6492:	781b      	ldrb	r3, [r3, #0]
    6494:	0018      	movs	r0, r3
    6496:	4b03      	ldr	r3, [pc, #12]	; (64a4 <port_get_group_from_gpio_pin+0x20>)
    6498:	4798      	blx	r3
    649a:	0003      	movs	r3, r0
}
    649c:	0018      	movs	r0, r3
    649e:	46bd      	mov	sp, r7
    64a0:	b002      	add	sp, #8
    64a2:	bd80      	pop	{r7, pc}
    64a4:	00006425 	.word	0x00006425

000064a8 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    64a8:	b580      	push	{r7, lr}
    64aa:	b084      	sub	sp, #16
    64ac:	af00      	add	r7, sp, #0
    64ae:	0002      	movs	r2, r0
    64b0:	1dfb      	adds	r3, r7, #7
    64b2:	701a      	strb	r2, [r3, #0]
    64b4:	1dbb      	adds	r3, r7, #6
    64b6:	1c0a      	adds	r2, r1, #0
    64b8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    64ba:	1dfb      	adds	r3, r7, #7
    64bc:	781b      	ldrb	r3, [r3, #0]
    64be:	0018      	movs	r0, r3
    64c0:	4b0d      	ldr	r3, [pc, #52]	; (64f8 <port_pin_set_output_level+0x50>)
    64c2:	4798      	blx	r3
    64c4:	0003      	movs	r3, r0
    64c6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    64c8:	1dfb      	adds	r3, r7, #7
    64ca:	781b      	ldrb	r3, [r3, #0]
    64cc:	221f      	movs	r2, #31
    64ce:	4013      	ands	r3, r2
    64d0:	2201      	movs	r2, #1
    64d2:	409a      	lsls	r2, r3
    64d4:	0013      	movs	r3, r2
    64d6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    64d8:	1dbb      	adds	r3, r7, #6
    64da:	781b      	ldrb	r3, [r3, #0]
    64dc:	2b00      	cmp	r3, #0
    64de:	d003      	beq.n	64e8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    64e0:	68fb      	ldr	r3, [r7, #12]
    64e2:	68ba      	ldr	r2, [r7, #8]
    64e4:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    64e6:	e002      	b.n	64ee <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    64e8:	68fb      	ldr	r3, [r7, #12]
    64ea:	68ba      	ldr	r2, [r7, #8]
    64ec:	615a      	str	r2, [r3, #20]
	}
}
    64ee:	46c0      	nop			; (mov r8, r8)
    64f0:	46bd      	mov	sp, r7
    64f2:	b004      	add	sp, #16
    64f4:	bd80      	pop	{r7, pc}
    64f6:	46c0      	nop			; (mov r8, r8)
    64f8:	00006485 	.word	0x00006485

000064fc <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{	
    64fc:	b580      	push	{r7, lr}
    64fe:	b082      	sub	sp, #8
    6500:	af00      	add	r7, sp, #0
	trx_spi_init();
    6502:	4b19      	ldr	r3, [pc, #100]	; (6568 <PHY_Init+0x6c>)
    6504:	4798      	blx	r3
	PhyReset();
    6506:	4b19      	ldr	r3, [pc, #100]	; (656c <PHY_Init+0x70>)
    6508:	4798      	blx	r3
	phyRxState = false;
    650a:	4b19      	ldr	r3, [pc, #100]	; (6570 <PHY_Init+0x74>)
    650c:	2200      	movs	r2, #0
    650e:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    6510:	4b18      	ldr	r3, [pc, #96]	; (6574 <PHY_Init+0x78>)
    6512:	2201      	movs	r2, #1
    6514:	701a      	strb	r2, [r3, #0]

 
	do {
		PhyReset();
    6516:	4b15      	ldr	r3, [pc, #84]	; (656c <PHY_Init+0x70>)
    6518:	4798      	blx	r3
		phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);		
    651a:	2108      	movs	r1, #8
    651c:	2002      	movs	r0, #2
    651e:	4b16      	ldr	r3, [pc, #88]	; (6578 <PHY_Init+0x7c>)
    6520:	4798      	blx	r3
		int8_t PN=phyReadRegister(PART_NUM_REG);
    6522:	201c      	movs	r0, #28
    6524:	4b15      	ldr	r3, [pc, #84]	; (657c <PHY_Init+0x80>)
    6526:	4798      	blx	r3
    6528:	0003      	movs	r3, r0
    652a:	001a      	movs	r2, r3
    652c:	1dfb      	adds	r3, r7, #7
    652e:	701a      	strb	r2, [r3, #0]
		
		int8_t Status=phyReadRegister(TRX_STATUS_REG);	
    6530:	2001      	movs	r0, #1
    6532:	4b12      	ldr	r3, [pc, #72]	; (657c <PHY_Init+0x80>)
    6534:	4798      	blx	r3
    6536:	0003      	movs	r3, r0
    6538:	001a      	movs	r2, r3
    653a:	1dbb      	adds	r3, r7, #6
    653c:	701a      	strb	r2, [r3, #0]
	}
	while (TRX_STATUS_TRX_OFF !=(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    653e:	2001      	movs	r0, #1
    6540:	4b0e      	ldr	r3, [pc, #56]	; (657c <PHY_Init+0x80>)
    6542:	4798      	blx	r3
    6544:	0003      	movs	r3, r0
    6546:	001a      	movs	r2, r3
    6548:	231f      	movs	r3, #31
    654a:	4013      	ands	r3, r2
    654c:	2b08      	cmp	r3, #8
    654e:	d1e2      	bne.n	6516 <PHY_Init+0x1a>

	phyWriteRegister(TRX_CTRL_1_REG,
    6550:	212e      	movs	r1, #46	; 0x2e
    6552:	2004      	movs	r0, #4
    6554:	4b08      	ldr	r3, [pc, #32]	; (6578 <PHY_Init+0x7c>)
    6556:	4798      	blx	r3
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
    6558:	21a0      	movs	r1, #160	; 0xa0
    655a:	200c      	movs	r0, #12
    655c:	4b06      	ldr	r3, [pc, #24]	; (6578 <PHY_Init+0x7c>)
    655e:	4798      	blx	r3
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    6560:	46c0      	nop			; (mov r8, r8)
    6562:	46bd      	mov	sp, r7
    6564:	b002      	add	sp, #8
    6566:	bd80      	pop	{r7, pc}
    6568:	00004eb9 	.word	0x00004eb9
    656c:	00004fe5 	.word	0x00004fe5
    6570:	200002bc 	.word	0x200002bc
    6574:	20000238 	.word	0x20000238
    6578:	000067f1 	.word	0x000067f1
    657c:	00006821 	.word	0x00006821

00006580 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    6580:	b580      	push	{r7, lr}
    6582:	b082      	sub	sp, #8
    6584:	af00      	add	r7, sp, #0
    6586:	0002      	movs	r2, r0
    6588:	1dfb      	adds	r3, r7, #7
    658a:	701a      	strb	r2, [r3, #0]
	phyRxState = rx;
    658c:	4b04      	ldr	r3, [pc, #16]	; (65a0 <PHY_SetRxState+0x20>)
    658e:	1dfa      	adds	r2, r7, #7
    6590:	7812      	ldrb	r2, [r2, #0]
    6592:	701a      	strb	r2, [r3, #0]
	phySetRxState();
    6594:	4b03      	ldr	r3, [pc, #12]	; (65a4 <PHY_SetRxState+0x24>)
    6596:	4798      	blx	r3
}
    6598:	46c0      	nop			; (mov r8, r8)
    659a:	46bd      	mov	sp, r7
    659c:	b002      	add	sp, #8
    659e:	bd80      	pop	{r7, pc}
    65a0:	200002bc 	.word	0x200002bc
    65a4:	00006881 	.word	0x00006881

000065a8 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    65a8:	b580      	push	{r7, lr}
    65aa:	b084      	sub	sp, #16
    65ac:	af00      	add	r7, sp, #0
    65ae:	0002      	movs	r2, r0
    65b0:	1dfb      	adds	r3, r7, #7
    65b2:	701a      	strb	r2, [r3, #0]
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    65b4:	2008      	movs	r0, #8
    65b6:	4b0c      	ldr	r3, [pc, #48]	; (65e8 <PHY_SetChannel+0x40>)
    65b8:	4798      	blx	r3
    65ba:	0003      	movs	r3, r0
    65bc:	0019      	movs	r1, r3
    65be:	230f      	movs	r3, #15
    65c0:	18fb      	adds	r3, r7, r3
    65c2:	221f      	movs	r2, #31
    65c4:	4391      	bics	r1, r2
    65c6:	000a      	movs	r2, r1
    65c8:	701a      	strb	r2, [r3, #0]
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    65ca:	230f      	movs	r3, #15
    65cc:	18fa      	adds	r2, r7, r3
    65ce:	1dfb      	adds	r3, r7, #7
    65d0:	7812      	ldrb	r2, [r2, #0]
    65d2:	781b      	ldrb	r3, [r3, #0]
    65d4:	4313      	orrs	r3, r2
    65d6:	b2db      	uxtb	r3, r3
    65d8:	0019      	movs	r1, r3
    65da:	2008      	movs	r0, #8
    65dc:	4b03      	ldr	r3, [pc, #12]	; (65ec <PHY_SetChannel+0x44>)
    65de:	4798      	blx	r3
}
    65e0:	46c0      	nop			; (mov r8, r8)
    65e2:	46bd      	mov	sp, r7
    65e4:	b004      	add	sp, #16
    65e6:	bd80      	pop	{r7, pc}
    65e8:	00006821 	.word	0x00006821
    65ec:	000067f1 	.word	0x000067f1

000065f0 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    65f0:	b580      	push	{r7, lr}
    65f2:	b084      	sub	sp, #16
    65f4:	af00      	add	r7, sp, #0
    65f6:	0002      	movs	r2, r0
    65f8:	1dbb      	adds	r3, r7, #6
    65fa:	801a      	strh	r2, [r3, #0]
	uint8_t *d = (uint8_t *)&panId;
    65fc:	1dbb      	adds	r3, r7, #6
    65fe:	60fb      	str	r3, [r7, #12]

	phyWriteRegister(PAN_ID_0_REG, d[0]);
    6600:	68fb      	ldr	r3, [r7, #12]
    6602:	781b      	ldrb	r3, [r3, #0]
    6604:	0019      	movs	r1, r3
    6606:	2022      	movs	r0, #34	; 0x22
    6608:	4b06      	ldr	r3, [pc, #24]	; (6624 <PHY_SetPanId+0x34>)
    660a:	4798      	blx	r3
	phyWriteRegister(PAN_ID_1_REG, d[1]);
    660c:	68fb      	ldr	r3, [r7, #12]
    660e:	3301      	adds	r3, #1
    6610:	781b      	ldrb	r3, [r3, #0]
    6612:	0019      	movs	r1, r3
    6614:	2023      	movs	r0, #35	; 0x23
    6616:	4b03      	ldr	r3, [pc, #12]	; (6624 <PHY_SetPanId+0x34>)
    6618:	4798      	blx	r3
}
    661a:	46c0      	nop			; (mov r8, r8)
    661c:	46bd      	mov	sp, r7
    661e:	b004      	add	sp, #16
    6620:	bd80      	pop	{r7, pc}
    6622:	46c0      	nop			; (mov r8, r8)
    6624:	000067f1 	.word	0x000067f1

00006628 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    6628:	b580      	push	{r7, lr}
    662a:	b084      	sub	sp, #16
    662c:	af00      	add	r7, sp, #0
    662e:	0002      	movs	r2, r0
    6630:	1dbb      	adds	r3, r7, #6
    6632:	801a      	strh	r2, [r3, #0]
	uint8_t *d = (uint8_t *)&addr;
    6634:	1dbb      	adds	r3, r7, #6
    6636:	60fb      	str	r3, [r7, #12]

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    6638:	68fb      	ldr	r3, [r7, #12]
    663a:	781b      	ldrb	r3, [r3, #0]
    663c:	0019      	movs	r1, r3
    663e:	2020      	movs	r0, #32
    6640:	4b0b      	ldr	r3, [pc, #44]	; (6670 <PHY_SetShortAddr+0x48>)
    6642:	4798      	blx	r3
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    6644:	68fb      	ldr	r3, [r7, #12]
    6646:	3301      	adds	r3, #1
    6648:	781b      	ldrb	r3, [r3, #0]
    664a:	0019      	movs	r1, r3
    664c:	2021      	movs	r0, #33	; 0x21
    664e:	4b08      	ldr	r3, [pc, #32]	; (6670 <PHY_SetShortAddr+0x48>)
    6650:	4798      	blx	r3
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    6652:	68fb      	ldr	r3, [r7, #12]
    6654:	781a      	ldrb	r2, [r3, #0]
    6656:	68fb      	ldr	r3, [r7, #12]
    6658:	3301      	adds	r3, #1
    665a:	781b      	ldrb	r3, [r3, #0]
    665c:	18d3      	adds	r3, r2, r3
    665e:	b2db      	uxtb	r3, r3
    6660:	0019      	movs	r1, r3
    6662:	202d      	movs	r0, #45	; 0x2d
    6664:	4b02      	ldr	r3, [pc, #8]	; (6670 <PHY_SetShortAddr+0x48>)
    6666:	4798      	blx	r3
}
    6668:	46c0      	nop			; (mov r8, r8)
    666a:	46bd      	mov	sp, r7
    666c:	b004      	add	sp, #16
    666e:	bd80      	pop	{r7, pc}
    6670:	000067f1 	.word	0x000067f1

00006674 <PHY_Sleep>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    6674:	b580      	push	{r7, lr}
    6676:	af00      	add	r7, sp, #0
	phyTrxSetState(TRX_CMD_TRX_OFF);
    6678:	2008      	movs	r0, #8
    667a:	4b06      	ldr	r3, [pc, #24]	; (6694 <PHY_Sleep+0x20>)
    667c:	4798      	blx	r3
	TRX_SLP_TR_HIGH();
    667e:	2101      	movs	r1, #1
    6680:	2014      	movs	r0, #20
    6682:	4b05      	ldr	r3, [pc, #20]	; (6698 <PHY_Sleep+0x24>)
    6684:	4798      	blx	r3
	phyState = PHY_STATE_SLEEP;
    6686:	4b05      	ldr	r3, [pc, #20]	; (669c <PHY_Sleep+0x28>)
    6688:	2202      	movs	r2, #2
    668a:	701a      	strb	r2, [r3, #0]
}
    668c:	46c0      	nop			; (mov r8, r8)
    668e:	46bd      	mov	sp, r7
    6690:	bd80      	pop	{r7, pc}
    6692:	46c0      	nop			; (mov r8, r8)
    6694:	000068b1 	.word	0x000068b1
    6698:	000064a9 	.word	0x000064a9
    669c:	20000238 	.word	0x20000238

000066a0 <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    66a0:	b580      	push	{r7, lr}
    66a2:	af00      	add	r7, sp, #0
	TRX_SLP_TR_LOW();
    66a4:	2100      	movs	r1, #0
    66a6:	2014      	movs	r0, #20
    66a8:	4b04      	ldr	r3, [pc, #16]	; (66bc <PHY_Wakeup+0x1c>)
    66aa:	4798      	blx	r3
	phySetRxState();
    66ac:	4b04      	ldr	r3, [pc, #16]	; (66c0 <PHY_Wakeup+0x20>)
    66ae:	4798      	blx	r3
	phyState = PHY_STATE_IDLE;
    66b0:	4b04      	ldr	r3, [pc, #16]	; (66c4 <PHY_Wakeup+0x24>)
    66b2:	2201      	movs	r2, #1
    66b4:	701a      	strb	r2, [r3, #0]
}
    66b6:	46c0      	nop			; (mov r8, r8)
    66b8:	46bd      	mov	sp, r7
    66ba:	bd80      	pop	{r7, pc}
    66bc:	000064a9 	.word	0x000064a9
    66c0:	00006881 	.word	0x00006881
    66c4:	20000238 	.word	0x20000238

000066c8 <PHY_DataReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    66c8:	b580      	push	{r7, lr}
    66ca:	b082      	sub	sp, #8
    66cc:	af00      	add	r7, sp, #0
    66ce:	6078      	str	r0, [r7, #4]
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    66d0:	2019      	movs	r0, #25
    66d2:	4b12      	ldr	r3, [pc, #72]	; (671c <PHY_DataReq+0x54>)
    66d4:	4798      	blx	r3

	phyReadRegister(IRQ_STATUS_REG);
    66d6:	200f      	movs	r0, #15
    66d8:	4b11      	ldr	r3, [pc, #68]	; (6720 <PHY_DataReq+0x58>)
    66da:	4798      	blx	r3

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    66dc:	687b      	ldr	r3, [r7, #4]
    66de:	781b      	ldrb	r3, [r3, #0]
    66e0:	3302      	adds	r3, #2
    66e2:	b2da      	uxtb	r2, r3
    66e4:	687b      	ldr	r3, [r7, #4]
    66e6:	701a      	strb	r2, [r3, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    66e8:	687b      	ldr	r3, [r7, #4]
    66ea:	781b      	ldrb	r3, [r3, #0]
    66ec:	3b01      	subs	r3, #1
    66ee:	b2da      	uxtb	r2, r3
    66f0:	687b      	ldr	r3, [r7, #4]
    66f2:	0011      	movs	r1, r2
    66f4:	0018      	movs	r0, r3
    66f6:	4b0b      	ldr	r3, [pc, #44]	; (6724 <PHY_DataReq+0x5c>)
    66f8:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    66fa:	4b0b      	ldr	r3, [pc, #44]	; (6728 <PHY_DataReq+0x60>)
    66fc:	2203      	movs	r2, #3
    66fe:	701a      	strb	r2, [r3, #0]

	TRX_SLP_TR_HIGH();
    6700:	2101      	movs	r1, #1
    6702:	2014      	movs	r0, #20
    6704:	4b09      	ldr	r3, [pc, #36]	; (672c <PHY_DataReq+0x64>)
    6706:	4798      	blx	r3
	TRX_TRIG_DELAY();
    6708:	46c0      	nop			; (mov r8, r8)
    670a:	46c0      	nop			; (mov r8, r8)
	TRX_SLP_TR_LOW();
    670c:	2100      	movs	r1, #0
    670e:	2014      	movs	r0, #20
    6710:	4b06      	ldr	r3, [pc, #24]	; (672c <PHY_DataReq+0x64>)
    6712:	4798      	blx	r3
}
    6714:	46c0      	nop			; (mov r8, r8)
    6716:	46bd      	mov	sp, r7
    6718:	b002      	add	sp, #8
    671a:	bd80      	pop	{r7, pc}
    671c:	000068b1 	.word	0x000068b1
    6720:	00006821 	.word	0x00006821
    6724:	00005429 	.word	0x00005429
    6728:	20000238 	.word	0x20000238
    672c:	000064a9 	.word	0x000064a9

00006730 <PHY_RandomReq>:

/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    6730:	b580      	push	{r7, lr}
    6732:	b082      	sub	sp, #8
    6734:	af00      	add	r7, sp, #0
	uint16_t rnd = 0;
    6736:	1dbb      	adds	r3, r7, #6
    6738:	2200      	movs	r2, #0
    673a:	801a      	strh	r2, [r3, #0]
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);
    673c:	2006      	movs	r0, #6
    673e:	4b19      	ldr	r3, [pc, #100]	; (67a4 <PHY_RandomReq+0x74>)
    6740:	4798      	blx	r3

	for (uint8_t i = 0; i < 16; i += 2) {
    6742:	1d7b      	adds	r3, r7, #5
    6744:	2200      	movs	r2, #0
    6746:	701a      	strb	r2, [r3, #0]
    6748:	e01f      	b.n	678a <PHY_RandomReq+0x5a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    674a:	2001      	movs	r0, #1
    674c:	4b16      	ldr	r3, [pc, #88]	; (67a8 <PHY_RandomReq+0x78>)
    674e:	4798      	blx	r3
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    6750:	2006      	movs	r0, #6
    6752:	4b16      	ldr	r3, [pc, #88]	; (67ac <PHY_RandomReq+0x7c>)
    6754:	4798      	blx	r3
    6756:	0003      	movs	r3, r0
    6758:	095b      	lsrs	r3, r3, #5
    675a:	b2da      	uxtb	r2, r3
    675c:	1d3b      	adds	r3, r7, #4
    675e:	2103      	movs	r1, #3
    6760:	400a      	ands	r2, r1
    6762:	701a      	strb	r2, [r3, #0]
		rnd |= rndValue << i;
    6764:	1d3b      	adds	r3, r7, #4
    6766:	781a      	ldrb	r2, [r3, #0]
    6768:	1d7b      	adds	r3, r7, #5
    676a:	781b      	ldrb	r3, [r3, #0]
    676c:	409a      	lsls	r2, r3
    676e:	0013      	movs	r3, r2
    6770:	b21a      	sxth	r2, r3
    6772:	1dbb      	adds	r3, r7, #6
    6774:	2100      	movs	r1, #0
    6776:	5e5b      	ldrsh	r3, [r3, r1]
    6778:	4313      	orrs	r3, r2
    677a:	b21a      	sxth	r2, r3
    677c:	1dbb      	adds	r3, r7, #6
    677e:	801a      	strh	r2, [r3, #0]
	uint16_t rnd = 0;
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    6780:	1d7b      	adds	r3, r7, #5
    6782:	1d7a      	adds	r2, r7, #5
    6784:	7812      	ldrb	r2, [r2, #0]
    6786:	3202      	adds	r2, #2
    6788:	701a      	strb	r2, [r3, #0]
    678a:	1d7b      	adds	r3, r7, #5
    678c:	781b      	ldrb	r3, [r3, #0]
    678e:	2b0f      	cmp	r3, #15
    6790:	d9db      	bls.n	674a <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
		rnd |= rndValue << i;
	}

	phySetRxState();
    6792:	4b07      	ldr	r3, [pc, #28]	; (67b0 <PHY_RandomReq+0x80>)
    6794:	4798      	blx	r3

	return rnd;
    6796:	1dbb      	adds	r3, r7, #6
    6798:	881b      	ldrh	r3, [r3, #0]
}
    679a:	0018      	movs	r0, r3
    679c:	46bd      	mov	sp, r7
    679e:	b002      	add	sp, #8
    67a0:	bd80      	pop	{r7, pc}
    67a2:	46c0      	nop			; (mov r8, r8)
    67a4:	000068b1 	.word	0x000068b1
    67a8:	0000a9f1 	.word	0x0000a9f1
    67ac:	00006821 	.word	0x00006821
    67b0:	00006881 	.word	0x00006881

000067b4 <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    67b4:	b580      	push	{r7, lr}
    67b6:	b082      	sub	sp, #8
    67b8:	af00      	add	r7, sp, #0
    67ba:	6078      	str	r0, [r7, #4]
    67bc:	6039      	str	r1, [r7, #0]
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    67be:	683b      	ldr	r3, [r7, #0]
    67c0:	2200      	movs	r2, #0
    67c2:	2100      	movs	r1, #0
    67c4:	0018      	movs	r0, r3
    67c6:	4b07      	ldr	r3, [pc, #28]	; (67e4 <PHY_EncryptReq+0x30>)
    67c8:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    67ca:	687b      	ldr	r3, [r7, #4]
    67cc:	2100      	movs	r1, #0
    67ce:	0018      	movs	r0, r3
    67d0:	4b05      	ldr	r3, [pc, #20]	; (67e8 <PHY_EncryptReq+0x34>)
    67d2:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    67d4:	687b      	ldr	r3, [r7, #4]
    67d6:	0018      	movs	r0, r3
    67d8:	4b04      	ldr	r3, [pc, #16]	; (67ec <PHY_EncryptReq+0x38>)
    67da:	4798      	blx	r3
}
    67dc:	46c0      	nop			; (mov r8, r8)
    67de:	46bd      	mov	sp, r7
    67e0:	b002      	add	sp, #8
    67e2:	bd80      	pop	{r7, pc}
    67e4:	00004735 	.word	0x00004735
    67e8:	000048f9 	.word	0x000048f9
    67ec:	00004985 	.word	0x00004985

000067f0 <phyWriteRegister>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
    67f0:	b580      	push	{r7, lr}
    67f2:	b082      	sub	sp, #8
    67f4:	af00      	add	r7, sp, #0
    67f6:	0002      	movs	r2, r0
    67f8:	1dfb      	adds	r3, r7, #7
    67fa:	701a      	strb	r2, [r3, #0]
    67fc:	1dbb      	adds	r3, r7, #6
    67fe:	1c0a      	adds	r2, r1, #0
    6800:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    6802:	1dbb      	adds	r3, r7, #6
    6804:	781a      	ldrb	r2, [r3, #0]
    6806:	1dfb      	adds	r3, r7, #7
    6808:	781b      	ldrb	r3, [r3, #0]
    680a:	0011      	movs	r1, r2
    680c:	0018      	movs	r0, r3
    680e:	4b03      	ldr	r3, [pc, #12]	; (681c <phyWriteRegister+0x2c>)
    6810:	4798      	blx	r3
}
    6812:	46c0      	nop			; (mov r8, r8)
    6814:	46bd      	mov	sp, r7
    6816:	b002      	add	sp, #8
    6818:	bd80      	pop	{r7, pc}
    681a:	46c0      	nop			; (mov r8, r8)
    681c:	0000517d 	.word	0x0000517d

00006820 <phyReadRegister>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
    6820:	b590      	push	{r4, r7, lr}
    6822:	b085      	sub	sp, #20
    6824:	af00      	add	r7, sp, #0
    6826:	0002      	movs	r2, r0
    6828:	1dfb      	adds	r3, r7, #7
    682a:	701a      	strb	r2, [r3, #0]
	uint8_t value;

	value = trx_reg_read(reg);
    682c:	230f      	movs	r3, #15
    682e:	18fc      	adds	r4, r7, r3
    6830:	1dfb      	adds	r3, r7, #7
    6832:	781b      	ldrb	r3, [r3, #0]
    6834:	0018      	movs	r0, r3
    6836:	4b05      	ldr	r3, [pc, #20]	; (684c <phyReadRegister+0x2c>)
    6838:	4798      	blx	r3
    683a:	0003      	movs	r3, r0
    683c:	7023      	strb	r3, [r4, #0]

	return value;
    683e:	230f      	movs	r3, #15
    6840:	18fb      	adds	r3, r7, r3
    6842:	781b      	ldrb	r3, [r3, #0]
}
    6844:	0018      	movs	r0, r3
    6846:	46bd      	mov	sp, r7
    6848:	b005      	add	sp, #20
    684a:	bd90      	pop	{r4, r7, pc}
    684c:	00005029 	.word	0x00005029

00006850 <phyWaitState>:

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
    6850:	b590      	push	{r4, r7, lr}
    6852:	b083      	sub	sp, #12
    6854:	af00      	add	r7, sp, #0
    6856:	0002      	movs	r2, r0
    6858:	1dfb      	adds	r3, r7, #7
    685a:	701a      	strb	r2, [r3, #0]
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    685c:	46c0      	nop			; (mov r8, r8)
    685e:	1dfb      	adds	r3, r7, #7
    6860:	781c      	ldrb	r4, [r3, #0]
    6862:	2001      	movs	r0, #1
    6864:	4b05      	ldr	r3, [pc, #20]	; (687c <phyWaitState+0x2c>)
    6866:	4798      	blx	r3
    6868:	0003      	movs	r3, r0
    686a:	001a      	movs	r2, r3
    686c:	231f      	movs	r3, #31
    686e:	4013      	ands	r3, r2
    6870:	429c      	cmp	r4, r3
    6872:	d1f4      	bne.n	685e <phyWaitState+0xe>
	}
}
    6874:	46c0      	nop			; (mov r8, r8)
    6876:	46bd      	mov	sp, r7
    6878:	b003      	add	sp, #12
    687a:	bd90      	pop	{r4, r7, pc}
    687c:	00006821 	.word	0x00006821

00006880 <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    6880:	b580      	push	{r7, lr}
    6882:	af00      	add	r7, sp, #0
	phyTrxSetState(TRX_CMD_TRX_OFF);
    6884:	2008      	movs	r0, #8
    6886:	4b07      	ldr	r3, [pc, #28]	; (68a4 <phySetRxState+0x24>)
    6888:	4798      	blx	r3

	phyReadRegister(IRQ_STATUS_REG);
    688a:	200f      	movs	r0, #15
    688c:	4b06      	ldr	r3, [pc, #24]	; (68a8 <phySetRxState+0x28>)
    688e:	4798      	blx	r3

	if (phyRxState) {
    6890:	4b06      	ldr	r3, [pc, #24]	; (68ac <phySetRxState+0x2c>)
    6892:	781b      	ldrb	r3, [r3, #0]
    6894:	2b00      	cmp	r3, #0
    6896:	d002      	beq.n	689e <phySetRxState+0x1e>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    6898:	2016      	movs	r0, #22
    689a:	4b02      	ldr	r3, [pc, #8]	; (68a4 <phySetRxState+0x24>)
    689c:	4798      	blx	r3
	}
}
    689e:	46c0      	nop			; (mov r8, r8)
    68a0:	46bd      	mov	sp, r7
    68a2:	bd80      	pop	{r7, pc}
    68a4:	000068b1 	.word	0x000068b1
    68a8:	00006821 	.word	0x00006821
    68ac:	200002bc 	.word	0x200002bc

000068b0 <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    68b0:	b590      	push	{r4, r7, lr}
    68b2:	b083      	sub	sp, #12
    68b4:	af00      	add	r7, sp, #0
    68b6:	0002      	movs	r2, r0
    68b8:	1dfb      	adds	r3, r7, #7
    68ba:	701a      	strb	r2, [r3, #0]
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
    68bc:	2103      	movs	r1, #3
    68be:	2002      	movs	r0, #2
    68c0:	4b0f      	ldr	r3, [pc, #60]	; (6900 <phyTrxSetState+0x50>)
    68c2:	4798      	blx	r3
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    68c4:	2001      	movs	r0, #1
    68c6:	4b0f      	ldr	r3, [pc, #60]	; (6904 <phyTrxSetState+0x54>)
    68c8:	4798      	blx	r3
    68ca:	0003      	movs	r3, r0
    68cc:	001a      	movs	r2, r3
    68ce:	231f      	movs	r3, #31
    68d0:	4013      	ands	r3, r2
    68d2:	2b08      	cmp	r3, #8
    68d4:	d1f2      	bne.n	68bc <phyTrxSetState+0xc>

	do { phyWriteRegister(TRX_STATE_REG,
    68d6:	1dfb      	adds	r3, r7, #7
    68d8:	781b      	ldrb	r3, [r3, #0]
    68da:	0019      	movs	r1, r3
    68dc:	2002      	movs	r0, #2
    68de:	4b08      	ldr	r3, [pc, #32]	; (6900 <phyTrxSetState+0x50>)
    68e0:	4798      	blx	r3
			     state); } while (state !=
    68e2:	1dfb      	adds	r3, r7, #7
    68e4:	781c      	ldrb	r4, [r3, #0]
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    68e6:	2001      	movs	r0, #1
    68e8:	4b06      	ldr	r3, [pc, #24]	; (6904 <phyTrxSetState+0x54>)
    68ea:	4798      	blx	r3
    68ec:	0003      	movs	r3, r0
    68ee:	001a      	movs	r2, r3
    68f0:	231f      	movs	r3, #31
    68f2:	4013      	ands	r3, r2
    68f4:	429c      	cmp	r4, r3
    68f6:	d1ee      	bne.n	68d6 <phyTrxSetState+0x26>
}
    68f8:	46c0      	nop			; (mov r8, r8)
    68fa:	46bd      	mov	sp, r7
    68fc:	b003      	add	sp, #12
    68fe:	bd90      	pop	{r4, r7, pc}
    6900:	000067f1 	.word	0x000067f1
    6904:	00006821 	.word	0x00006821

00006908 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    6908:	b580      	push	{r7, lr}
    690a:	b084      	sub	sp, #16
    690c:	af00      	add	r7, sp, #0
	if (PHY_STATE_SLEEP == phyState) {
    690e:	4b43      	ldr	r3, [pc, #268]	; (6a1c <PHY_TaskHandler+0x114>)
    6910:	781b      	ldrb	r3, [r3, #0]
    6912:	2b02      	cmp	r3, #2
    6914:	d100      	bne.n	6918 <PHY_TaskHandler+0x10>
    6916:	e07d      	b.n	6a14 <PHY_TaskHandler+0x10c>
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    6918:	200f      	movs	r0, #15
    691a:	4b41      	ldr	r3, [pc, #260]	; (6a20 <PHY_TaskHandler+0x118>)
    691c:	4798      	blx	r3
    691e:	0003      	movs	r3, r0
    6920:	001a      	movs	r2, r3
    6922:	2308      	movs	r3, #8
    6924:	4013      	ands	r3, r2
    6926:	d100      	bne.n	692a <PHY_TaskHandler+0x22>
    6928:	e075      	b.n	6a16 <PHY_TaskHandler+0x10e>
		if (PHY_STATE_IDLE == phyState) {
    692a:	4b3c      	ldr	r3, [pc, #240]	; (6a1c <PHY_TaskHandler+0x114>)
    692c:	781b      	ldrb	r3, [r3, #0]
    692e:	2b01      	cmp	r3, #1
    6930:	d135      	bne.n	699e <PHY_TaskHandler+0x96>
			PHY_DataInd_t ind;
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);
    6932:	2007      	movs	r0, #7
    6934:	4b3a      	ldr	r3, [pc, #232]	; (6a20 <PHY_TaskHandler+0x118>)
    6936:	4798      	blx	r3
    6938:	0003      	movs	r3, r0
    693a:	001a      	movs	r2, r3
    693c:	230e      	movs	r3, #14
    693e:	18fb      	adds	r3, r7, r3
    6940:	701a      	strb	r2, [r3, #0]

			trx_frame_read(&size, 1);
    6942:	1cfb      	adds	r3, r7, #3
    6944:	2101      	movs	r1, #1
    6946:	0018      	movs	r0, r3
    6948:	4b36      	ldr	r3, [pc, #216]	; (6a24 <PHY_TaskHandler+0x11c>)
    694a:	4798      	blx	r3

			trx_frame_read(phyRxBuffer, size + 2);
    694c:	1cfb      	adds	r3, r7, #3
    694e:	781b      	ldrb	r3, [r3, #0]
    6950:	3302      	adds	r3, #2
    6952:	b2da      	uxtb	r2, r3
    6954:	4b34      	ldr	r3, [pc, #208]	; (6a28 <PHY_TaskHandler+0x120>)
    6956:	0011      	movs	r1, r2
    6958:	0018      	movs	r0, r3
    695a:	4b32      	ldr	r3, [pc, #200]	; (6a24 <PHY_TaskHandler+0x11c>)
    695c:	4798      	blx	r3

			ind.data = phyRxBuffer + 1;
    695e:	4a33      	ldr	r2, [pc, #204]	; (6a2c <PHY_TaskHandler+0x124>)
    6960:	1d3b      	adds	r3, r7, #4
    6962:	601a      	str	r2, [r3, #0]

			ind.size = size - PHY_CRC_SIZE;
    6964:	1cfb      	adds	r3, r7, #3
    6966:	781b      	ldrb	r3, [r3, #0]
    6968:	3b02      	subs	r3, #2
    696a:	b2da      	uxtb	r2, r3
    696c:	1d3b      	adds	r3, r7, #4
    696e:	711a      	strb	r2, [r3, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    6970:	1cfb      	adds	r3, r7, #3
    6972:	781b      	ldrb	r3, [r3, #0]
    6974:	3301      	adds	r3, #1
    6976:	4a2c      	ldr	r2, [pc, #176]	; (6a28 <PHY_TaskHandler+0x120>)
    6978:	5cd2      	ldrb	r2, [r2, r3]
    697a:	1d3b      	adds	r3, r7, #4
    697c:	715a      	strb	r2, [r3, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    697e:	230e      	movs	r3, #14
    6980:	18fb      	adds	r3, r7, r3
    6982:	781b      	ldrb	r3, [r3, #0]
    6984:	3b5b      	subs	r3, #91	; 0x5b
    6986:	b2db      	uxtb	r3, r3
    6988:	b25a      	sxtb	r2, r3
    698a:	1d3b      	adds	r3, r7, #4
    698c:	719a      	strb	r2, [r3, #6]
			PHY_DataInd(&ind);
    698e:	1d3b      	adds	r3, r7, #4
    6990:	0018      	movs	r0, r3
    6992:	4b27      	ldr	r3, [pc, #156]	; (6a30 <PHY_TaskHandler+0x128>)
    6994:	4798      	blx	r3

			phyWaitState(TRX_STATUS_RX_AACK_ON);
    6996:	2016      	movs	r0, #22
    6998:	4b26      	ldr	r3, [pc, #152]	; (6a34 <PHY_TaskHandler+0x12c>)
    699a:	4798      	blx	r3
    699c:	e03b      	b.n	6a16 <PHY_TaskHandler+0x10e>
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    699e:	4b1f      	ldr	r3, [pc, #124]	; (6a1c <PHY_TaskHandler+0x114>)
    69a0:	781b      	ldrb	r3, [r3, #0]
    69a2:	2b03      	cmp	r3, #3
    69a4:	d137      	bne.n	6a16 <PHY_TaskHandler+0x10e>
			uint8_t status
				= (phyReadRegister(TRX_STATE_REG) >>
    69a6:	2002      	movs	r0, #2
    69a8:	4b1d      	ldr	r3, [pc, #116]	; (6a20 <PHY_TaskHandler+0x118>)
    69aa:	4798      	blx	r3
    69ac:	0003      	movs	r3, r0
    69ae:	001a      	movs	r2, r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    69b0:	230f      	movs	r3, #15
    69b2:	18fb      	adds	r3, r7, r3
    69b4:	0952      	lsrs	r2, r2, #5
    69b6:	701a      	strb	r2, [r3, #0]
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    69b8:	230f      	movs	r3, #15
    69ba:	18fb      	adds	r3, r7, r3
    69bc:	781b      	ldrb	r3, [r3, #0]
    69be:	2b00      	cmp	r3, #0
    69c0:	d104      	bne.n	69cc <PHY_TaskHandler+0xc4>
				status = PHY_STATUS_SUCCESS;
    69c2:	230f      	movs	r3, #15
    69c4:	18fb      	adds	r3, r7, r3
    69c6:	2200      	movs	r2, #0
    69c8:	701a      	strb	r2, [r3, #0]
    69ca:	e017      	b.n	69fc <PHY_TaskHandler+0xf4>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    69cc:	230f      	movs	r3, #15
    69ce:	18fb      	adds	r3, r7, r3
    69d0:	781b      	ldrb	r3, [r3, #0]
    69d2:	2b03      	cmp	r3, #3
    69d4:	d104      	bne.n	69e0 <PHY_TaskHandler+0xd8>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    69d6:	230f      	movs	r3, #15
    69d8:	18fb      	adds	r3, r7, r3
    69da:	2201      	movs	r2, #1
    69dc:	701a      	strb	r2, [r3, #0]
    69de:	e00d      	b.n	69fc <PHY_TaskHandler+0xf4>
			} else if (TRAC_STATUS_NO_ACK == status) {
    69e0:	230f      	movs	r3, #15
    69e2:	18fb      	adds	r3, r7, r3
    69e4:	781b      	ldrb	r3, [r3, #0]
    69e6:	2b05      	cmp	r3, #5
    69e8:	d104      	bne.n	69f4 <PHY_TaskHandler+0xec>
				status = PHY_STATUS_NO_ACK;
    69ea:	230f      	movs	r3, #15
    69ec:	18fb      	adds	r3, r7, r3
    69ee:	2202      	movs	r2, #2
    69f0:	701a      	strb	r2, [r3, #0]
    69f2:	e003      	b.n	69fc <PHY_TaskHandler+0xf4>
			} else {
				status = PHY_STATUS_ERROR;
    69f4:	230f      	movs	r3, #15
    69f6:	18fb      	adds	r3, r7, r3
    69f8:	2203      	movs	r2, #3
    69fa:	701a      	strb	r2, [r3, #0]
			}

			phySetRxState();
    69fc:	4b0e      	ldr	r3, [pc, #56]	; (6a38 <PHY_TaskHandler+0x130>)
    69fe:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    6a00:	4b06      	ldr	r3, [pc, #24]	; (6a1c <PHY_TaskHandler+0x114>)
    6a02:	2201      	movs	r2, #1
    6a04:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    6a06:	230f      	movs	r3, #15
    6a08:	18fb      	adds	r3, r7, r3
    6a0a:	781b      	ldrb	r3, [r3, #0]
    6a0c:	0018      	movs	r0, r3
    6a0e:	4b0b      	ldr	r3, [pc, #44]	; (6a3c <PHY_TaskHandler+0x134>)
    6a10:	4798      	blx	r3
    6a12:	e000      	b.n	6a16 <PHY_TaskHandler+0x10e>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    6a14:	46c0      	nop			; (mov r8, r8)
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    6a16:	46bd      	mov	sp, r7
    6a18:	b004      	add	sp, #16
    6a1a:	bd80      	pop	{r7, pc}
    6a1c:	20000238 	.word	0x20000238
    6a20:	00006821 	.word	0x00006821
    6a24:	000052c9 	.word	0x000052c9
    6a28:	2000023c 	.word	0x2000023c
    6a2c:	2000023d 	.word	0x2000023d
    6a30:	000082ad 	.word	0x000082ad
    6a34:	00006851 	.word	0x00006851
    6a38:	00006881 	.word	0x00006881
    6a3c:	0000968d 	.word	0x0000968d

00006a40 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    6a40:	b580      	push	{r7, lr}
    6a42:	b082      	sub	sp, #8
    6a44:	af00      	add	r7, sp, #0
	nwkIb.nwkSeqNum = 0;
    6a46:	4b19      	ldr	r3, [pc, #100]	; (6aac <NWK_Init+0x6c>)
    6a48:	2200      	movs	r2, #0
    6a4a:	711a      	strb	r2, [r3, #4]
	nwkIb.macSeqNum = 0;
    6a4c:	4b17      	ldr	r3, [pc, #92]	; (6aac <NWK_Init+0x6c>)
    6a4e:	2200      	movs	r2, #0
    6a50:	715a      	strb	r2, [r3, #5]
	nwkIb.addr = 0;
    6a52:	4b16      	ldr	r3, [pc, #88]	; (6aac <NWK_Init+0x6c>)
    6a54:	2200      	movs	r2, #0
    6a56:	801a      	strh	r2, [r3, #0]
	nwkIb.lock = 0;
    6a58:	4b14      	ldr	r3, [pc, #80]	; (6aac <NWK_Init+0x6c>)
    6a5a:	2258      	movs	r2, #88	; 0x58
    6a5c:	2100      	movs	r1, #0
    6a5e:	5299      	strh	r1, [r3, r2]

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    6a60:	1dfb      	adds	r3, r7, #7
    6a62:	2200      	movs	r2, #0
    6a64:	701a      	strb	r2, [r3, #0]
    6a66:	e00b      	b.n	6a80 <NWK_Init+0x40>
		nwkIb.endpoint[i] = NULL;
    6a68:	1dfb      	adds	r3, r7, #7
    6a6a:	781a      	ldrb	r2, [r3, #0]
    6a6c:	4b0f      	ldr	r3, [pc, #60]	; (6aac <NWK_Init+0x6c>)
    6a6e:	3202      	adds	r2, #2
    6a70:	0092      	lsls	r2, r2, #2
    6a72:	2100      	movs	r1, #0
    6a74:	50d1      	str	r1, [r2, r3]
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    6a76:	1dfb      	adds	r3, r7, #7
    6a78:	781a      	ldrb	r2, [r3, #0]
    6a7a:	1dfb      	adds	r3, r7, #7
    6a7c:	3201      	adds	r2, #1
    6a7e:	701a      	strb	r2, [r3, #0]
    6a80:	1dfb      	adds	r3, r7, #7
    6a82:	781b      	ldrb	r3, [r3, #0]
    6a84:	2b0f      	cmp	r3, #15
    6a86:	d9ef      	bls.n	6a68 <NWK_Init+0x28>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    6a88:	4b09      	ldr	r3, [pc, #36]	; (6ab0 <NWK_Init+0x70>)
    6a8a:	4798      	blx	r3
	nwkRxInit();
    6a8c:	4b09      	ldr	r3, [pc, #36]	; (6ab4 <NWK_Init+0x74>)
    6a8e:	4798      	blx	r3
	nwkFrameInit();
    6a90:	4b09      	ldr	r3, [pc, #36]	; (6ab8 <NWK_Init+0x78>)
    6a92:	4798      	blx	r3
	nwkDataReqInit();
    6a94:	4b09      	ldr	r3, [pc, #36]	; (6abc <NWK_Init+0x7c>)
    6a96:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    6a98:	4b09      	ldr	r3, [pc, #36]	; (6ac0 <NWK_Init+0x80>)
    6a9a:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    6a9c:	4b09      	ldr	r3, [pc, #36]	; (6ac4 <NWK_Init+0x84>)
    6a9e:	4798      	blx	r3
#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
    6aa0:	4b09      	ldr	r3, [pc, #36]	; (6ac8 <NWK_Init+0x88>)
    6aa2:	4798      	blx	r3
#endif
}
    6aa4:	46c0      	nop			; (mov r8, r8)
    6aa6:	46bd      	mov	sp, r7
    6aa8:	b002      	add	sp, #8
    6aaa:	bd80      	pop	{r7, pc}
    6aac:	20001024 	.word	0x20001024
    6ab0:	00009071 	.word	0x00009071
    6ab4:	0000823d 	.word	0x0000823d
    6ab8:	00006fbd 	.word	0x00006fbd
    6abc:	00006c05 	.word	0x00006c05
    6ac0:	000071cd 	.word	0x000071cd
    6ac4:	00008c49 	.word	0x00008c49
    6ac8:	0000790d 	.word	0x0000790d

00006acc <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    6acc:	b580      	push	{r7, lr}
    6ace:	b082      	sub	sp, #8
    6ad0:	af00      	add	r7, sp, #0
    6ad2:	0002      	movs	r2, r0
    6ad4:	1dbb      	adds	r3, r7, #6
    6ad6:	801a      	strh	r2, [r3, #0]
	nwkIb.addr = addr;
    6ad8:	4b06      	ldr	r3, [pc, #24]	; (6af4 <NWK_SetAddr+0x28>)
    6ada:	1dba      	adds	r2, r7, #6
    6adc:	8812      	ldrh	r2, [r2, #0]
    6ade:	801a      	strh	r2, [r3, #0]
	PHY_SetShortAddr(addr);
    6ae0:	1dbb      	adds	r3, r7, #6
    6ae2:	881b      	ldrh	r3, [r3, #0]
    6ae4:	0018      	movs	r0, r3
    6ae6:	4b04      	ldr	r3, [pc, #16]	; (6af8 <NWK_SetAddr+0x2c>)
    6ae8:	4798      	blx	r3
}
    6aea:	46c0      	nop			; (mov r8, r8)
    6aec:	46bd      	mov	sp, r7
    6aee:	b002      	add	sp, #8
    6af0:	bd80      	pop	{r7, pc}
    6af2:	46c0      	nop			; (mov r8, r8)
    6af4:	20001024 	.word	0x20001024
    6af8:	00006629 	.word	0x00006629

00006afc <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    6afc:	b580      	push	{r7, lr}
    6afe:	b082      	sub	sp, #8
    6b00:	af00      	add	r7, sp, #0
    6b02:	0002      	movs	r2, r0
    6b04:	1dbb      	adds	r3, r7, #6
    6b06:	801a      	strh	r2, [r3, #0]
	nwkIb.panId = panId;
    6b08:	4b06      	ldr	r3, [pc, #24]	; (6b24 <NWK_SetPanId+0x28>)
    6b0a:	1dba      	adds	r2, r7, #6
    6b0c:	8812      	ldrh	r2, [r2, #0]
    6b0e:	805a      	strh	r2, [r3, #2]
	PHY_SetPanId(panId);
    6b10:	1dbb      	adds	r3, r7, #6
    6b12:	881b      	ldrh	r3, [r3, #0]
    6b14:	0018      	movs	r0, r3
    6b16:	4b04      	ldr	r3, [pc, #16]	; (6b28 <NWK_SetPanId+0x2c>)
    6b18:	4798      	blx	r3
}
    6b1a:	46c0      	nop			; (mov r8, r8)
    6b1c:	46bd      	mov	sp, r7
    6b1e:	b002      	add	sp, #8
    6b20:	bd80      	pop	{r7, pc}
    6b22:	46c0      	nop			; (mov r8, r8)
    6b24:	20001024 	.word	0x20001024
    6b28:	000065f1 	.word	0x000065f1

00006b2c <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    6b2c:	b580      	push	{r7, lr}
    6b2e:	b082      	sub	sp, #8
    6b30:	af00      	add	r7, sp, #0
    6b32:	0002      	movs	r2, r0
    6b34:	6039      	str	r1, [r7, #0]
    6b36:	1dfb      	adds	r3, r7, #7
    6b38:	701a      	strb	r2, [r3, #0]
	nwkIb.endpoint[id] = handler;
    6b3a:	1dfb      	adds	r3, r7, #7
    6b3c:	781a      	ldrb	r2, [r3, #0]
    6b3e:	4b04      	ldr	r3, [pc, #16]	; (6b50 <NWK_OpenEndpoint+0x24>)
    6b40:	3202      	adds	r2, #2
    6b42:	0092      	lsls	r2, r2, #2
    6b44:	6839      	ldr	r1, [r7, #0]
    6b46:	50d1      	str	r1, [r2, r3]
}
    6b48:	46c0      	nop			; (mov r8, r8)
    6b4a:	46bd      	mov	sp, r7
    6b4c:	b002      	add	sp, #8
    6b4e:	bd80      	pop	{r7, pc}
    6b50:	20001024 	.word	0x20001024

00006b54 <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    6b54:	b580      	push	{r7, lr}
    6b56:	af00      	add	r7, sp, #0
	return nwkIb.lock > 0;
    6b58:	4b04      	ldr	r3, [pc, #16]	; (6b6c <NWK_Busy+0x18>)
    6b5a:	2258      	movs	r2, #88	; 0x58
    6b5c:	5a9b      	ldrh	r3, [r3, r2]
    6b5e:	1e5a      	subs	r2, r3, #1
    6b60:	4193      	sbcs	r3, r2
    6b62:	b2db      	uxtb	r3, r3
}
    6b64:	0018      	movs	r0, r3
    6b66:	46bd      	mov	sp, r7
    6b68:	bd80      	pop	{r7, pc}
    6b6a:	46c0      	nop			; (mov r8, r8)
    6b6c:	20001024 	.word	0x20001024

00006b70 <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    6b70:	b580      	push	{r7, lr}
    6b72:	af00      	add	r7, sp, #0
	nwkIb.lock++;
    6b74:	4b05      	ldr	r3, [pc, #20]	; (6b8c <NWK_Lock+0x1c>)
    6b76:	2258      	movs	r2, #88	; 0x58
    6b78:	5a9b      	ldrh	r3, [r3, r2]
    6b7a:	3301      	adds	r3, #1
    6b7c:	b299      	uxth	r1, r3
    6b7e:	4b03      	ldr	r3, [pc, #12]	; (6b8c <NWK_Lock+0x1c>)
    6b80:	2258      	movs	r2, #88	; 0x58
    6b82:	5299      	strh	r1, [r3, r2]
}
    6b84:	46c0      	nop			; (mov r8, r8)
    6b86:	46bd      	mov	sp, r7
    6b88:	bd80      	pop	{r7, pc}
    6b8a:	46c0      	nop			; (mov r8, r8)
    6b8c:	20001024 	.word	0x20001024

00006b90 <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    6b90:	b580      	push	{r7, lr}
    6b92:	af00      	add	r7, sp, #0
	nwkIb.lock--;
    6b94:	4b05      	ldr	r3, [pc, #20]	; (6bac <NWK_Unlock+0x1c>)
    6b96:	2258      	movs	r2, #88	; 0x58
    6b98:	5a9b      	ldrh	r3, [r3, r2]
    6b9a:	3b01      	subs	r3, #1
    6b9c:	b299      	uxth	r1, r3
    6b9e:	4b03      	ldr	r3, [pc, #12]	; (6bac <NWK_Unlock+0x1c>)
    6ba0:	2258      	movs	r2, #88	; 0x58
    6ba2:	5299      	strh	r1, [r3, r2]
}
    6ba4:	46c0      	nop			; (mov r8, r8)
    6ba6:	46bd      	mov	sp, r7
    6ba8:	bd80      	pop	{r7, pc}
    6baa:	46c0      	nop			; (mov r8, r8)
    6bac:	20001024 	.word	0x20001024

00006bb0 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    6bb0:	b580      	push	{r7, lr}
    6bb2:	af00      	add	r7, sp, #0
	PHY_Sleep();
    6bb4:	4b02      	ldr	r3, [pc, #8]	; (6bc0 <NWK_SleepReq+0x10>)
    6bb6:	4798      	blx	r3
}
    6bb8:	46c0      	nop			; (mov r8, r8)
    6bba:	46bd      	mov	sp, r7
    6bbc:	bd80      	pop	{r7, pc}
    6bbe:	46c0      	nop			; (mov r8, r8)
    6bc0:	00006675 	.word	0x00006675

00006bc4 <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    6bc4:	b580      	push	{r7, lr}
    6bc6:	af00      	add	r7, sp, #0
	PHY_Wakeup();
    6bc8:	4b02      	ldr	r3, [pc, #8]	; (6bd4 <NWK_WakeupReq+0x10>)
    6bca:	4798      	blx	r3
}
    6bcc:	46c0      	nop			; (mov r8, r8)
    6bce:	46bd      	mov	sp, r7
    6bd0:	bd80      	pop	{r7, pc}
    6bd2:	46c0      	nop			; (mov r8, r8)
    6bd4:	000066a1 	.word	0x000066a1

00006bd8 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    6bd8:	b580      	push	{r7, lr}
    6bda:	af00      	add	r7, sp, #0
	nwkRxTaskHandler();
    6bdc:	4b05      	ldr	r3, [pc, #20]	; (6bf4 <NWK_TaskHandler+0x1c>)
    6bde:	4798      	blx	r3
	nwkTxTaskHandler();
    6be0:	4b05      	ldr	r3, [pc, #20]	; (6bf8 <NWK_TaskHandler+0x20>)
    6be2:	4798      	blx	r3
	nwkDataReqTaskHandler();
    6be4:	4b05      	ldr	r3, [pc, #20]	; (6bfc <NWK_TaskHandler+0x24>)
    6be6:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    6be8:	4b05      	ldr	r3, [pc, #20]	; (6c00 <NWK_TaskHandler+0x28>)
    6bea:	4798      	blx	r3
#endif
}
    6bec:	46c0      	nop			; (mov r8, r8)
    6bee:	46bd      	mov	sp, r7
    6bf0:	bd80      	pop	{r7, pc}
    6bf2:	46c0      	nop			; (mov r8, r8)
    6bf4:	00008b7d 	.word	0x00008b7d
    6bf8:	000096e1 	.word	0x000096e1
    6bfc:	00006f69 	.word	0x00006f69
    6c00:	00008f81 	.word	0x00008f81

00006c04 <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    6c04:	b580      	push	{r7, lr}
    6c06:	af00      	add	r7, sp, #0
	nwkDataReqQueue = NULL;
    6c08:	4b02      	ldr	r3, [pc, #8]	; (6c14 <nwkDataReqInit+0x10>)
    6c0a:	2200      	movs	r2, #0
    6c0c:	601a      	str	r2, [r3, #0]
}
    6c0e:	46c0      	nop			; (mov r8, r8)
    6c10:	46bd      	mov	sp, r7
    6c12:	bd80      	pop	{r7, pc}
    6c14:	200002c0 	.word	0x200002c0

00006c18 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    6c18:	b580      	push	{r7, lr}
    6c1a:	b082      	sub	sp, #8
    6c1c:	af00      	add	r7, sp, #0
    6c1e:	6078      	str	r0, [r7, #4]
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    6c20:	687b      	ldr	r3, [r7, #4]
    6c22:	2200      	movs	r2, #0
    6c24:	721a      	strb	r2, [r3, #8]
	req->status = NWK_SUCCESS_STATUS;
    6c26:	687b      	ldr	r3, [r7, #4]
    6c28:	2200      	movs	r2, #0
    6c2a:	771a      	strb	r2, [r3, #28]
	req->frame = NULL;
    6c2c:	687b      	ldr	r3, [r7, #4]
    6c2e:	2200      	movs	r2, #0
    6c30:	605a      	str	r2, [r3, #4]

	nwkIb.lock++;
    6c32:	4b0f      	ldr	r3, [pc, #60]	; (6c70 <NWK_DataReq+0x58>)
    6c34:	2258      	movs	r2, #88	; 0x58
    6c36:	5a9b      	ldrh	r3, [r3, r2]
    6c38:	3301      	adds	r3, #1
    6c3a:	b299      	uxth	r1, r3
    6c3c:	4b0c      	ldr	r3, [pc, #48]	; (6c70 <NWK_DataReq+0x58>)
    6c3e:	2258      	movs	r2, #88	; 0x58
    6c40:	5299      	strh	r1, [r3, r2]

	if (NULL == nwkDataReqQueue) {
    6c42:	4b0c      	ldr	r3, [pc, #48]	; (6c74 <NWK_DataReq+0x5c>)
    6c44:	681b      	ldr	r3, [r3, #0]
    6c46:	2b00      	cmp	r3, #0
    6c48:	d106      	bne.n	6c58 <NWK_DataReq+0x40>
		req->next = NULL;
    6c4a:	687b      	ldr	r3, [r7, #4]
    6c4c:	2200      	movs	r2, #0
    6c4e:	601a      	str	r2, [r3, #0]
		nwkDataReqQueue = req;
    6c50:	4b08      	ldr	r3, [pc, #32]	; (6c74 <NWK_DataReq+0x5c>)
    6c52:	687a      	ldr	r2, [r7, #4]
    6c54:	601a      	str	r2, [r3, #0]
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    6c56:	e006      	b.n	6c66 <NWK_DataReq+0x4e>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    6c58:	4b06      	ldr	r3, [pc, #24]	; (6c74 <NWK_DataReq+0x5c>)
    6c5a:	681a      	ldr	r2, [r3, #0]
    6c5c:	687b      	ldr	r3, [r7, #4]
    6c5e:	601a      	str	r2, [r3, #0]
		nwkDataReqQueue = req;
    6c60:	4b04      	ldr	r3, [pc, #16]	; (6c74 <NWK_DataReq+0x5c>)
    6c62:	687a      	ldr	r2, [r7, #4]
    6c64:	601a      	str	r2, [r3, #0]
	}
}
    6c66:	46c0      	nop			; (mov r8, r8)
    6c68:	46bd      	mov	sp, r7
    6c6a:	b002      	add	sp, #8
    6c6c:	bd80      	pop	{r7, pc}
    6c6e:	46c0      	nop			; (mov r8, r8)
    6c70:	20001024 	.word	0x20001024
    6c74:	200002c0 	.word	0x200002c0

00006c78 <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    6c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c7a:	b085      	sub	sp, #20
    6c7c:	af00      	add	r7, sp, #0
    6c7e:	6078      	str	r0, [r7, #4]
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    6c80:	4b82      	ldr	r3, [pc, #520]	; (6e8c <nwkDataReqSendFrame+0x214>)
    6c82:	4798      	blx	r3
    6c84:	0003      	movs	r3, r0
    6c86:	60fb      	str	r3, [r7, #12]
    6c88:	68fb      	ldr	r3, [r7, #12]
    6c8a:	2b00      	cmp	r3, #0
    6c8c:	d106      	bne.n	6c9c <nwkDataReqSendFrame+0x24>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    6c8e:	687b      	ldr	r3, [r7, #4]
    6c90:	2202      	movs	r2, #2
    6c92:	721a      	strb	r2, [r3, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    6c94:	687b      	ldr	r3, [r7, #4]
    6c96:	2202      	movs	r2, #2
    6c98:	771a      	strb	r2, [r3, #28]
		return;
    6c9a:	e0f3      	b.n	6e84 <nwkDataReqSendFrame+0x20c>
	}

	req->frame = frame;
    6c9c:	687b      	ldr	r3, [r7, #4]
    6c9e:	68fa      	ldr	r2, [r7, #12]
    6ca0:	605a      	str	r2, [r3, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    6ca2:	687b      	ldr	r3, [r7, #4]
    6ca4:	2201      	movs	r2, #1
    6ca6:	721a      	strb	r2, [r3, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    6ca8:	68fb      	ldr	r3, [r7, #12]
    6caa:	2289      	movs	r2, #137	; 0x89
    6cac:	4978      	ldr	r1, [pc, #480]	; (6e90 <nwkDataReqSendFrame+0x218>)
    6cae:	20ff      	movs	r0, #255	; 0xff
    6cb0:	4008      	ands	r0, r1
    6cb2:	0005      	movs	r5, r0
    6cb4:	5c98      	ldrb	r0, [r3, r2]
    6cb6:	2400      	movs	r4, #0
    6cb8:	4020      	ands	r0, r4
    6cba:	1c04      	adds	r4, r0, #0
    6cbc:	1c28      	adds	r0, r5, #0
    6cbe:	4320      	orrs	r0, r4
    6cc0:	5498      	strb	r0, [r3, r2]
    6cc2:	0a08      	lsrs	r0, r1, #8
    6cc4:	24ff      	movs	r4, #255	; 0xff
    6cc6:	4020      	ands	r0, r4
    6cc8:	0006      	movs	r6, r0
    6cca:	1898      	adds	r0, r3, r2
    6ccc:	7844      	ldrb	r4, [r0, #1]
    6cce:	2500      	movs	r5, #0
    6cd0:	402c      	ands	r4, r5
    6cd2:	1c25      	adds	r5, r4, #0
    6cd4:	1c34      	adds	r4, r6, #0
    6cd6:	432c      	orrs	r4, r5
    6cd8:	7044      	strb	r4, [r0, #1]
    6cda:	0c08      	lsrs	r0, r1, #16
    6cdc:	24ff      	movs	r4, #255	; 0xff
    6cde:	4020      	ands	r0, r4
    6ce0:	0006      	movs	r6, r0
    6ce2:	1898      	adds	r0, r3, r2
    6ce4:	7884      	ldrb	r4, [r0, #2]
    6ce6:	2500      	movs	r5, #0
    6ce8:	402c      	ands	r4, r5
    6cea:	1c25      	adds	r5, r4, #0
    6cec:	1c34      	adds	r4, r6, #0
    6cee:	432c      	orrs	r4, r5
    6cf0:	7084      	strb	r4, [r0, #2]
    6cf2:	0e08      	lsrs	r0, r1, #24
    6cf4:	189b      	adds	r3, r3, r2
    6cf6:	78da      	ldrb	r2, [r3, #3]
    6cf8:	2100      	movs	r1, #0
    6cfa:	400a      	ands	r2, r1
    6cfc:	1c11      	adds	r1, r2, #0
    6cfe:	1c02      	adds	r2, r0, #0
    6d00:	430a      	orrs	r2, r1
    6d02:	70da      	strb	r2, [r3, #3]
	frame->tx.control = req->options &
    6d04:	687b      	ldr	r3, [r7, #4]
    6d06:	7b9b      	ldrb	r3, [r3, #14]
    6d08:	001a      	movs	r2, r3
    6d0a:	2304      	movs	r3, #4
    6d0c:	4013      	ands	r3, r2
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;
    6d0e:	1e5a      	subs	r2, r3, #1
    6d10:	4193      	sbcs	r3, r2
    6d12:	b2db      	uxtb	r3, r3
    6d14:	0019      	movs	r1, r3

	req->frame = frame;
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;

	frame->tx.confirm = nwkDataReqTxConf;
	frame->tx.control = req->options &
    6d16:	68fb      	ldr	r3, [r7, #12]
    6d18:	2288      	movs	r2, #136	; 0x88
    6d1a:	5499      	strb	r1, [r3, r2]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    6d1c:	687b      	ldr	r3, [r7, #4]
    6d1e:	7b9b      	ldrb	r3, [r3, #14]
    6d20:	001a      	movs	r2, r3
    6d22:	2301      	movs	r3, #1
    6d24:	4013      	ands	r3, r2
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    6d26:	1e5a      	subs	r2, r3, #1
    6d28:	4193      	sbcs	r3, r2
    6d2a:	b2da      	uxtb	r2, r3
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    6d2c:	68fb      	ldr	r3, [r7, #12]
    6d2e:	2101      	movs	r1, #1
    6d30:	400a      	ands	r2, r1
    6d32:	0010      	movs	r0, r2
    6d34:	7ada      	ldrb	r2, [r3, #11]
    6d36:	2101      	movs	r1, #1
    6d38:	438a      	bics	r2, r1
    6d3a:	1c11      	adds	r1, r2, #0
    6d3c:	1c02      	adds	r2, r0, #0
    6d3e:	430a      	orrs	r2, r1
    6d40:	72da      	strb	r2, [r3, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    6d42:	687b      	ldr	r3, [r7, #4]
    6d44:	7b9b      	ldrb	r3, [r3, #14]
    6d46:	001a      	movs	r2, r3
    6d48:	2308      	movs	r3, #8
    6d4a:	4013      	ands	r3, r2
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    6d4c:	1e5a      	subs	r2, r3, #1
    6d4e:	4193      	sbcs	r3, r2
    6d50:	b2da      	uxtb	r2, r3
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    6d52:	68fb      	ldr	r3, [r7, #12]
    6d54:	2101      	movs	r1, #1
    6d56:	400a      	ands	r2, r1
    6d58:	0090      	lsls	r0, r2, #2
    6d5a:	7ada      	ldrb	r2, [r3, #11]
    6d5c:	2104      	movs	r1, #4
    6d5e:	438a      	bics	r2, r1
    6d60:	1c11      	adds	r1, r2, #0
    6d62:	1c02      	adds	r2, r0, #0
    6d64:	430a      	orrs	r2, r1
    6d66:	72da      	strb	r2, [r3, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    6d68:	687b      	ldr	r3, [r7, #4]
    6d6a:	7b9b      	ldrb	r3, [r3, #14]
    6d6c:	001a      	movs	r2, r3
    6d6e:	2302      	movs	r3, #2
    6d70:	4013      	ands	r3, r2
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    6d72:	1e5a      	subs	r2, r3, #1
    6d74:	4193      	sbcs	r3, r2
    6d76:	b2da      	uxtb	r2, r3
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    6d78:	68fb      	ldr	r3, [r7, #12]
    6d7a:	2101      	movs	r1, #1
    6d7c:	400a      	ands	r2, r1
    6d7e:	1890      	adds	r0, r2, r2
    6d80:	7ada      	ldrb	r2, [r3, #11]
    6d82:	2102      	movs	r1, #2
    6d84:	438a      	bics	r2, r1
    6d86:	1c11      	adds	r1, r2, #0
    6d88:	1c02      	adds	r2, r0, #0
    6d8a:	430a      	orrs	r2, r1
    6d8c:	72da      	strb	r2, [r3, #11]
		frame->payload += sizeof(NwkFrameMulticastHeader_t);
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}
#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    6d8e:	4b41      	ldr	r3, [pc, #260]	; (6e94 <nwkDataReqSendFrame+0x21c>)
    6d90:	791b      	ldrb	r3, [r3, #4]
    6d92:	3301      	adds	r3, #1
    6d94:	b2da      	uxtb	r2, r3
    6d96:	4b3f      	ldr	r3, [pc, #252]	; (6e94 <nwkDataReqSendFrame+0x21c>)
    6d98:	711a      	strb	r2, [r3, #4]
    6d9a:	4b3e      	ldr	r3, [pc, #248]	; (6e94 <nwkDataReqSendFrame+0x21c>)
    6d9c:	791a      	ldrb	r2, [r3, #4]
    6d9e:	68fb      	ldr	r3, [r7, #12]
    6da0:	731a      	strb	r2, [r3, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    6da2:	4b3c      	ldr	r3, [pc, #240]	; (6e94 <nwkDataReqSendFrame+0x21c>)
    6da4:	881a      	ldrh	r2, [r3, #0]
    6da6:	68fb      	ldr	r3, [r7, #12]
    6da8:	330d      	adds	r3, #13
    6daa:	21ff      	movs	r1, #255	; 0xff
    6dac:	4011      	ands	r1, r2
    6dae:	000c      	movs	r4, r1
    6db0:	7819      	ldrb	r1, [r3, #0]
    6db2:	2000      	movs	r0, #0
    6db4:	4001      	ands	r1, r0
    6db6:	1c08      	adds	r0, r1, #0
    6db8:	1c21      	adds	r1, r4, #0
    6dba:	4301      	orrs	r1, r0
    6dbc:	7019      	strb	r1, [r3, #0]
    6dbe:	0a12      	lsrs	r2, r2, #8
    6dc0:	b290      	uxth	r0, r2
    6dc2:	785a      	ldrb	r2, [r3, #1]
    6dc4:	2100      	movs	r1, #0
    6dc6:	400a      	ands	r2, r1
    6dc8:	1c11      	adds	r1, r2, #0
    6dca:	1c02      	adds	r2, r0, #0
    6dcc:	430a      	orrs	r2, r1
    6dce:	705a      	strb	r2, [r3, #1]
	frame->header.nwkDstAddr = req->dstAddr;
    6dd0:	687b      	ldr	r3, [r7, #4]
    6dd2:	895a      	ldrh	r2, [r3, #10]
    6dd4:	68fb      	ldr	r3, [r7, #12]
    6dd6:	330f      	adds	r3, #15
    6dd8:	21ff      	movs	r1, #255	; 0xff
    6dda:	4011      	ands	r1, r2
    6ddc:	000c      	movs	r4, r1
    6dde:	7819      	ldrb	r1, [r3, #0]
    6de0:	2000      	movs	r0, #0
    6de2:	4001      	ands	r1, r0
    6de4:	1c08      	adds	r0, r1, #0
    6de6:	1c21      	adds	r1, r4, #0
    6de8:	4301      	orrs	r1, r0
    6dea:	7019      	strb	r1, [r3, #0]
    6dec:	0a12      	lsrs	r2, r2, #8
    6dee:	b290      	uxth	r0, r2
    6df0:	785a      	ldrb	r2, [r3, #1]
    6df2:	2100      	movs	r1, #0
    6df4:	400a      	ands	r2, r1
    6df6:	1c11      	adds	r1, r2, #0
    6df8:	1c02      	adds	r2, r0, #0
    6dfa:	430a      	orrs	r2, r1
    6dfc:	705a      	strb	r2, [r3, #1]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    6dfe:	687b      	ldr	r3, [r7, #4]
    6e00:	7b5b      	ldrb	r3, [r3, #13]
    6e02:	1c1a      	adds	r2, r3, #0
    6e04:	230f      	movs	r3, #15
    6e06:	4013      	ands	r3, r2
    6e08:	b2da      	uxtb	r2, r3
    6e0a:	68fb      	ldr	r3, [r7, #12]
    6e0c:	210f      	movs	r1, #15
    6e0e:	400a      	ands	r2, r1
    6e10:	0010      	movs	r0, r2
    6e12:	7c5a      	ldrb	r2, [r3, #17]
    6e14:	210f      	movs	r1, #15
    6e16:	438a      	bics	r2, r1
    6e18:	1c11      	adds	r1, r2, #0
    6e1a:	1c02      	adds	r2, r0, #0
    6e1c:	430a      	orrs	r2, r1
    6e1e:	745a      	strb	r2, [r3, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    6e20:	687b      	ldr	r3, [r7, #4]
    6e22:	7b1b      	ldrb	r3, [r3, #12]
    6e24:	1c1a      	adds	r2, r3, #0
    6e26:	230f      	movs	r3, #15
    6e28:	4013      	ands	r3, r2
    6e2a:	b2da      	uxtb	r2, r3
    6e2c:	68fb      	ldr	r3, [r7, #12]
    6e2e:	0110      	lsls	r0, r2, #4
    6e30:	7c5a      	ldrb	r2, [r3, #17]
    6e32:	210f      	movs	r1, #15
    6e34:	400a      	ands	r2, r1
    6e36:	1c11      	adds	r1, r2, #0
    6e38:	1c02      	adds	r2, r0, #0
    6e3a:	430a      	orrs	r2, r1
    6e3c:	745a      	strb	r2, [r3, #17]

	memcpy(frame->payload, req->data, req->size);
    6e3e:	68fb      	ldr	r3, [r7, #12]
    6e40:	2281      	movs	r2, #129	; 0x81
    6e42:	5c9a      	ldrb	r2, [r3, r2]
    6e44:	2182      	movs	r1, #130	; 0x82
    6e46:	5c59      	ldrb	r1, [r3, r1]
    6e48:	0209      	lsls	r1, r1, #8
    6e4a:	430a      	orrs	r2, r1
    6e4c:	2183      	movs	r1, #131	; 0x83
    6e4e:	5c59      	ldrb	r1, [r3, r1]
    6e50:	0409      	lsls	r1, r1, #16
    6e52:	430a      	orrs	r2, r1
    6e54:	2184      	movs	r1, #132	; 0x84
    6e56:	5c5b      	ldrb	r3, [r3, r1]
    6e58:	061b      	lsls	r3, r3, #24
    6e5a:	4313      	orrs	r3, r2
    6e5c:	0018      	movs	r0, r3
    6e5e:	687b      	ldr	r3, [r7, #4]
    6e60:	6919      	ldr	r1, [r3, #16]
    6e62:	687b      	ldr	r3, [r7, #4]
    6e64:	7d1b      	ldrb	r3, [r3, #20]
    6e66:	001a      	movs	r2, r3
    6e68:	4b0b      	ldr	r3, [pc, #44]	; (6e98 <nwkDataReqSendFrame+0x220>)
    6e6a:	4798      	blx	r3
	frame->size += req->size;
    6e6c:	68fb      	ldr	r3, [r7, #12]
    6e6e:	785a      	ldrb	r2, [r3, #1]
    6e70:	687b      	ldr	r3, [r7, #4]
    6e72:	7d1b      	ldrb	r3, [r3, #20]
    6e74:	18d3      	adds	r3, r2, r3
    6e76:	b2da      	uxtb	r2, r3
    6e78:	68fb      	ldr	r3, [r7, #12]
    6e7a:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(frame);
    6e7c:	68fb      	ldr	r3, [r7, #12]
    6e7e:	0018      	movs	r0, r3
    6e80:	4b06      	ldr	r3, [pc, #24]	; (6e9c <nwkDataReqSendFrame+0x224>)
    6e82:	4798      	blx	r3
}
    6e84:	46bd      	mov	sp, r7
    6e86:	b005      	add	sp, #20
    6e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e8a:	46c0      	nop			; (mov r8, r8)
    6e8c:	00006ff9 	.word	0x00006ff9
    6e90:	00006ea1 	.word	0x00006ea1
    6e94:	20001024 	.word	0x20001024
    6e98:	0000e491 	.word	0x0000e491
    6e9c:	000090b9 	.word	0x000090b9

00006ea0 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    6ea0:	b580      	push	{r7, lr}
    6ea2:	b084      	sub	sp, #16
    6ea4:	af00      	add	r7, sp, #0
    6ea6:	6078      	str	r0, [r7, #4]
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    6ea8:	4b12      	ldr	r3, [pc, #72]	; (6ef4 <nwkDataReqTxConf+0x54>)
    6eaa:	681b      	ldr	r3, [r3, #0]
    6eac:	60fb      	str	r3, [r7, #12]
    6eae:	e015      	b.n	6edc <nwkDataReqTxConf+0x3c>
		if (req->frame == frame) {
    6eb0:	68fb      	ldr	r3, [r7, #12]
    6eb2:	685a      	ldr	r2, [r3, #4]
    6eb4:	687b      	ldr	r3, [r7, #4]
    6eb6:	429a      	cmp	r2, r3
    6eb8:	d10d      	bne.n	6ed6 <nwkDataReqTxConf+0x36>
			req->status = frame->tx.status;
    6eba:	687b      	ldr	r3, [r7, #4]
    6ebc:	2285      	movs	r2, #133	; 0x85
    6ebe:	5c9a      	ldrb	r2, [r3, r2]
    6ec0:	68fb      	ldr	r3, [r7, #12]
    6ec2:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    6ec4:	687b      	ldr	r3, [r7, #4]
    6ec6:	2288      	movs	r2, #136	; 0x88
    6ec8:	5c9a      	ldrb	r2, [r3, r2]
    6eca:	68fb      	ldr	r3, [r7, #12]
    6ecc:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    6ece:	68fb      	ldr	r3, [r7, #12]
    6ed0:	2202      	movs	r2, #2
    6ed2:	721a      	strb	r2, [r3, #8]
			break;
    6ed4:	e005      	b.n	6ee2 <nwkDataReqTxConf+0x42>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    6ed6:	68fb      	ldr	r3, [r7, #12]
    6ed8:	681b      	ldr	r3, [r3, #0]
    6eda:	60fb      	str	r3, [r7, #12]
    6edc:	68fb      	ldr	r3, [r7, #12]
    6ede:	2b00      	cmp	r3, #0
    6ee0:	d1e6      	bne.n	6eb0 <nwkDataReqTxConf+0x10>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    6ee2:	687b      	ldr	r3, [r7, #4]
    6ee4:	0018      	movs	r0, r3
    6ee6:	4b04      	ldr	r3, [pc, #16]	; (6ef8 <nwkDataReqTxConf+0x58>)
    6ee8:	4798      	blx	r3
}
    6eea:	46c0      	nop			; (mov r8, r8)
    6eec:	46bd      	mov	sp, r7
    6eee:	b004      	add	sp, #16
    6ef0:	bd80      	pop	{r7, pc}
    6ef2:	46c0      	nop			; (mov r8, r8)
    6ef4:	200002c0 	.word	0x200002c0
    6ef8:	000070f9 	.word	0x000070f9

00006efc <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    6efc:	b580      	push	{r7, lr}
    6efe:	b084      	sub	sp, #16
    6f00:	af00      	add	r7, sp, #0
    6f02:	6078      	str	r0, [r7, #4]
	if (nwkDataReqQueue == req) {
    6f04:	4b16      	ldr	r3, [pc, #88]	; (6f60 <nwkDataReqConfirm+0x64>)
    6f06:	681a      	ldr	r2, [r3, #0]
    6f08:	687b      	ldr	r3, [r7, #4]
    6f0a:	429a      	cmp	r2, r3
    6f0c:	d105      	bne.n	6f1a <nwkDataReqConfirm+0x1e>
		nwkDataReqQueue = nwkDataReqQueue->next;
    6f0e:	4b14      	ldr	r3, [pc, #80]	; (6f60 <nwkDataReqConfirm+0x64>)
    6f10:	681b      	ldr	r3, [r3, #0]
    6f12:	681a      	ldr	r2, [r3, #0]
    6f14:	4b12      	ldr	r3, [pc, #72]	; (6f60 <nwkDataReqConfirm+0x64>)
    6f16:	601a      	str	r2, [r3, #0]
    6f18:	e010      	b.n	6f3c <nwkDataReqConfirm+0x40>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    6f1a:	4b11      	ldr	r3, [pc, #68]	; (6f60 <nwkDataReqConfirm+0x64>)
    6f1c:	681b      	ldr	r3, [r3, #0]
    6f1e:	60fb      	str	r3, [r7, #12]
		while (prev->next != req) {
    6f20:	e002      	b.n	6f28 <nwkDataReqConfirm+0x2c>
			prev = prev->next;
    6f22:	68fb      	ldr	r3, [r7, #12]
    6f24:	681b      	ldr	r3, [r3, #0]
    6f26:	60fb      	str	r3, [r7, #12]
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    6f28:	68fb      	ldr	r3, [r7, #12]
    6f2a:	681a      	ldr	r2, [r3, #0]
    6f2c:	687b      	ldr	r3, [r7, #4]
    6f2e:	429a      	cmp	r2, r3
    6f30:	d1f7      	bne.n	6f22 <nwkDataReqConfirm+0x26>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    6f32:	68fb      	ldr	r3, [r7, #12]
    6f34:	681b      	ldr	r3, [r3, #0]
    6f36:	681a      	ldr	r2, [r3, #0]
    6f38:	68fb      	ldr	r3, [r7, #12]
    6f3a:	601a      	str	r2, [r3, #0]
	}

	nwkIb.lock--;
    6f3c:	4b09      	ldr	r3, [pc, #36]	; (6f64 <nwkDataReqConfirm+0x68>)
    6f3e:	2258      	movs	r2, #88	; 0x58
    6f40:	5a9b      	ldrh	r3, [r3, r2]
    6f42:	3b01      	subs	r3, #1
    6f44:	b299      	uxth	r1, r3
    6f46:	4b07      	ldr	r3, [pc, #28]	; (6f64 <nwkDataReqConfirm+0x68>)
    6f48:	2258      	movs	r2, #88	; 0x58
    6f4a:	5299      	strh	r1, [r3, r2]
	req->confirm(req);
    6f4c:	687b      	ldr	r3, [r7, #4]
    6f4e:	699b      	ldr	r3, [r3, #24]
    6f50:	687a      	ldr	r2, [r7, #4]
    6f52:	0010      	movs	r0, r2
    6f54:	4798      	blx	r3
}
    6f56:	46c0      	nop			; (mov r8, r8)
    6f58:	46bd      	mov	sp, r7
    6f5a:	b004      	add	sp, #16
    6f5c:	bd80      	pop	{r7, pc}
    6f5e:	46c0      	nop			; (mov r8, r8)
    6f60:	200002c0 	.word	0x200002c0
    6f64:	20001024 	.word	0x20001024

00006f68 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    6f68:	b580      	push	{r7, lr}
    6f6a:	b082      	sub	sp, #8
    6f6c:	af00      	add	r7, sp, #0
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    6f6e:	4b10      	ldr	r3, [pc, #64]	; (6fb0 <nwkDataReqTaskHandler+0x48>)
    6f70:	681b      	ldr	r3, [r3, #0]
    6f72:	607b      	str	r3, [r7, #4]
    6f74:	e016      	b.n	6fa4 <nwkDataReqTaskHandler+0x3c>
		switch (req->state) {
    6f76:	687b      	ldr	r3, [r7, #4]
    6f78:	7a1b      	ldrb	r3, [r3, #8]
    6f7a:	2b01      	cmp	r3, #1
    6f7c:	d00e      	beq.n	6f9c <nwkDataReqTaskHandler+0x34>
    6f7e:	2b02      	cmp	r3, #2
    6f80:	d007      	beq.n	6f92 <nwkDataReqTaskHandler+0x2a>
    6f82:	2b00      	cmp	r3, #0
    6f84:	d000      	beq.n	6f88 <nwkDataReqTaskHandler+0x20>
			return;
		}
		break;

		default:
			break;
    6f86:	e00a      	b.n	6f9e <nwkDataReqTaskHandler+0x36>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    6f88:	687b      	ldr	r3, [r7, #4]
    6f8a:	0018      	movs	r0, r3
    6f8c:	4b09      	ldr	r3, [pc, #36]	; (6fb4 <nwkDataReqTaskHandler+0x4c>)
    6f8e:	4798      	blx	r3
			return;
    6f90:	e00b      	b.n	6faa <nwkDataReqTaskHandler+0x42>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    6f92:	687b      	ldr	r3, [r7, #4]
    6f94:	0018      	movs	r0, r3
    6f96:	4b08      	ldr	r3, [pc, #32]	; (6fb8 <nwkDataReqTaskHandler+0x50>)
    6f98:	4798      	blx	r3
			return;
    6f9a:	e006      	b.n	6faa <nwkDataReqTaskHandler+0x42>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    6f9c:	46c0      	nop			; (mov r8, r8)
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    6f9e:	687b      	ldr	r3, [r7, #4]
    6fa0:	681b      	ldr	r3, [r3, #0]
    6fa2:	607b      	str	r3, [r7, #4]
    6fa4:	687b      	ldr	r3, [r7, #4]
    6fa6:	2b00      	cmp	r3, #0
    6fa8:	d1e5      	bne.n	6f76 <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    6faa:	46bd      	mov	sp, r7
    6fac:	b002      	add	sp, #8
    6fae:	bd80      	pop	{r7, pc}
    6fb0:	200002c0 	.word	0x200002c0
    6fb4:	00006c79 	.word	0x00006c79
    6fb8:	00006efd 	.word	0x00006efd

00006fbc <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    6fbc:	b580      	push	{r7, lr}
    6fbe:	b082      	sub	sp, #8
    6fc0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    6fc2:	1dfb      	adds	r3, r7, #7
    6fc4:	2200      	movs	r2, #0
    6fc6:	701a      	strb	r2, [r3, #0]
    6fc8:	e00b      	b.n	6fe2 <nwkFrameInit+0x26>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    6fca:	1dfb      	adds	r3, r7, #7
    6fcc:	781a      	ldrb	r2, [r3, #0]
    6fce:	4b09      	ldr	r3, [pc, #36]	; (6ff4 <nwkFrameInit+0x38>)
    6fd0:	218d      	movs	r1, #141	; 0x8d
    6fd2:	434a      	muls	r2, r1
    6fd4:	2100      	movs	r1, #0
    6fd6:	54d1      	strb	r1, [r2, r3]
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    6fd8:	1dfb      	adds	r3, r7, #7
    6fda:	781a      	ldrb	r2, [r3, #0]
    6fdc:	1dfb      	adds	r3, r7, #7
    6fde:	3201      	adds	r2, #1
    6fe0:	701a      	strb	r2, [r3, #0]
    6fe2:	1dfb      	adds	r3, r7, #7
    6fe4:	781b      	ldrb	r3, [r3, #0]
    6fe6:	2b09      	cmp	r3, #9
    6fe8:	d9ef      	bls.n	6fca <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    6fea:	46c0      	nop			; (mov r8, r8)
    6fec:	46bd      	mov	sp, r7
    6fee:	b002      	add	sp, #8
    6ff0:	bd80      	pop	{r7, pc}
    6ff2:	46c0      	nop			; (mov r8, r8)
    6ff4:	200002c4 	.word	0x200002c4

00006ff8 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    6ff8:	b590      	push	{r4, r7, lr}
    6ffa:	b083      	sub	sp, #12
    6ffc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    6ffe:	1dfb      	adds	r3, r7, #7
    7000:	2200      	movs	r2, #0
    7002:	701a      	strb	r2, [r3, #0]
    7004:	e068      	b.n	70d8 <nwkFrameAlloc+0xe0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    7006:	1dfb      	adds	r3, r7, #7
    7008:	781a      	ldrb	r2, [r3, #0]
    700a:	4b38      	ldr	r3, [pc, #224]	; (70ec <nwkFrameAlloc+0xf4>)
    700c:	218d      	movs	r1, #141	; 0x8d
    700e:	434a      	muls	r2, r1
    7010:	5cd3      	ldrb	r3, [r2, r3]
    7012:	2b00      	cmp	r3, #0
    7014:	d15b      	bne.n	70ce <nwkFrameAlloc+0xd6>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    7016:	1dfb      	adds	r3, r7, #7
    7018:	781b      	ldrb	r3, [r3, #0]
    701a:	228d      	movs	r2, #141	; 0x8d
    701c:	435a      	muls	r2, r3
    701e:	4b33      	ldr	r3, [pc, #204]	; (70ec <nwkFrameAlloc+0xf4>)
    7020:	18d3      	adds	r3, r2, r3
    7022:	228d      	movs	r2, #141	; 0x8d
    7024:	2100      	movs	r1, #0
    7026:	0018      	movs	r0, r3
    7028:	4b31      	ldr	r3, [pc, #196]	; (70f0 <nwkFrameAlloc+0xf8>)
    702a:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    702c:	1dfb      	adds	r3, r7, #7
    702e:	781b      	ldrb	r3, [r3, #0]
    7030:	4a2e      	ldr	r2, [pc, #184]	; (70ec <nwkFrameAlloc+0xf4>)
    7032:	218d      	movs	r1, #141	; 0x8d
    7034:	434b      	muls	r3, r1
    7036:	18d3      	adds	r3, r2, r3
    7038:	3301      	adds	r3, #1
    703a:	2210      	movs	r2, #16
    703c:	701a      	strb	r2, [r3, #0]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    703e:	1dfb      	adds	r3, r7, #7
    7040:	781b      	ldrb	r3, [r3, #0]
    7042:	1dfa      	adds	r2, r7, #7
    7044:	7812      	ldrb	r2, [r2, #0]
    7046:	218d      	movs	r1, #141	; 0x8d
    7048:	4351      	muls	r1, r2
    704a:	4a28      	ldr	r2, [pc, #160]	; (70ec <nwkFrameAlloc+0xf4>)
    704c:	188a      	adds	r2, r1, r2
    704e:	3202      	adds	r2, #2
    7050:	3210      	adds	r2, #16
    7052:	4926      	ldr	r1, [pc, #152]	; (70ec <nwkFrameAlloc+0xf4>)
    7054:	2080      	movs	r0, #128	; 0x80
    7056:	248d      	movs	r4, #141	; 0x8d
    7058:	4363      	muls	r3, r4
    705a:	18cb      	adds	r3, r1, r3
    705c:	181b      	adds	r3, r3, r0
    705e:	3301      	adds	r3, #1
    7060:	21ff      	movs	r1, #255	; 0xff
    7062:	4011      	ands	r1, r2
    7064:	000c      	movs	r4, r1
    7066:	7819      	ldrb	r1, [r3, #0]
    7068:	2000      	movs	r0, #0
    706a:	4001      	ands	r1, r0
    706c:	1c08      	adds	r0, r1, #0
    706e:	1c21      	adds	r1, r4, #0
    7070:	4301      	orrs	r1, r0
    7072:	7019      	strb	r1, [r3, #0]
    7074:	0a11      	lsrs	r1, r2, #8
    7076:	20ff      	movs	r0, #255	; 0xff
    7078:	4001      	ands	r1, r0
    707a:	000c      	movs	r4, r1
    707c:	7859      	ldrb	r1, [r3, #1]
    707e:	2000      	movs	r0, #0
    7080:	4001      	ands	r1, r0
    7082:	1c08      	adds	r0, r1, #0
    7084:	1c21      	adds	r1, r4, #0
    7086:	4301      	orrs	r1, r0
    7088:	7059      	strb	r1, [r3, #1]
    708a:	0c11      	lsrs	r1, r2, #16
    708c:	20ff      	movs	r0, #255	; 0xff
    708e:	4001      	ands	r1, r0
    7090:	000c      	movs	r4, r1
    7092:	7899      	ldrb	r1, [r3, #2]
    7094:	2000      	movs	r0, #0
    7096:	4001      	ands	r1, r0
    7098:	1c08      	adds	r0, r1, #0
    709a:	1c21      	adds	r1, r4, #0
    709c:	4301      	orrs	r1, r0
    709e:	7099      	strb	r1, [r3, #2]
    70a0:	0e10      	lsrs	r0, r2, #24
    70a2:	78da      	ldrb	r2, [r3, #3]
    70a4:	2100      	movs	r1, #0
    70a6:	400a      	ands	r2, r1
    70a8:	1c11      	adds	r1, r2, #0
    70aa:	1c02      	adds	r2, r0, #0
    70ac:	430a      	orrs	r2, r1
    70ae:	70da      	strb	r2, [r3, #3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    70b0:	4b10      	ldr	r3, [pc, #64]	; (70f4 <nwkFrameAlloc+0xfc>)
    70b2:	2258      	movs	r2, #88	; 0x58
    70b4:	5a9b      	ldrh	r3, [r3, r2]
    70b6:	3301      	adds	r3, #1
    70b8:	b299      	uxth	r1, r3
    70ba:	4b0e      	ldr	r3, [pc, #56]	; (70f4 <nwkFrameAlloc+0xfc>)
    70bc:	2258      	movs	r2, #88	; 0x58
    70be:	5299      	strh	r1, [r3, r2]
			return &nwkFrameFrames[i];
    70c0:	1dfb      	adds	r3, r7, #7
    70c2:	781b      	ldrb	r3, [r3, #0]
    70c4:	228d      	movs	r2, #141	; 0x8d
    70c6:	435a      	muls	r2, r3
    70c8:	4b08      	ldr	r3, [pc, #32]	; (70ec <nwkFrameAlloc+0xf4>)
    70ca:	18d3      	adds	r3, r2, r3
    70cc:	e009      	b.n	70e2 <nwkFrameAlloc+0xea>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    70ce:	1dfb      	adds	r3, r7, #7
    70d0:	781a      	ldrb	r2, [r3, #0]
    70d2:	1dfb      	adds	r3, r7, #7
    70d4:	3201      	adds	r2, #1
    70d6:	701a      	strb	r2, [r3, #0]
    70d8:	1dfb      	adds	r3, r7, #7
    70da:	781b      	ldrb	r3, [r3, #0]
    70dc:	2b09      	cmp	r3, #9
    70de:	d992      	bls.n	7006 <nwkFrameAlloc+0xe>
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    70e0:	2300      	movs	r3, #0
}
    70e2:	0018      	movs	r0, r3
    70e4:	46bd      	mov	sp, r7
    70e6:	b003      	add	sp, #12
    70e8:	bd90      	pop	{r4, r7, pc}
    70ea:	46c0      	nop			; (mov r8, r8)
    70ec:	200002c4 	.word	0x200002c4
    70f0:	0000e4a3 	.word	0x0000e4a3
    70f4:	20001024 	.word	0x20001024

000070f8 <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    70f8:	b580      	push	{r7, lr}
    70fa:	b082      	sub	sp, #8
    70fc:	af00      	add	r7, sp, #0
    70fe:	6078      	str	r0, [r7, #4]
	frame->state = NWK_FRAME_STATE_FREE;
    7100:	687b      	ldr	r3, [r7, #4]
    7102:	2200      	movs	r2, #0
    7104:	701a      	strb	r2, [r3, #0]
	nwkIb.lock--;
    7106:	4b06      	ldr	r3, [pc, #24]	; (7120 <nwkFrameFree+0x28>)
    7108:	2258      	movs	r2, #88	; 0x58
    710a:	5a9b      	ldrh	r3, [r3, r2]
    710c:	3b01      	subs	r3, #1
    710e:	b299      	uxth	r1, r3
    7110:	4b03      	ldr	r3, [pc, #12]	; (7120 <nwkFrameFree+0x28>)
    7112:	2258      	movs	r2, #88	; 0x58
    7114:	5299      	strh	r1, [r3, r2]
}
    7116:	46c0      	nop			; (mov r8, r8)
    7118:	46bd      	mov	sp, r7
    711a:	b002      	add	sp, #8
    711c:	bd80      	pop	{r7, pc}
    711e:	46c0      	nop			; (mov r8, r8)
    7120:	20001024 	.word	0x20001024

00007124 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    7124:	b580      	push	{r7, lr}
    7126:	b082      	sub	sp, #8
    7128:	af00      	add	r7, sp, #0
    712a:	6078      	str	r0, [r7, #4]
	if (NULL == frame) {
    712c:	687b      	ldr	r3, [r7, #4]
    712e:	2b00      	cmp	r3, #0
    7130:	d102      	bne.n	7138 <nwkFrameNext+0x14>
		frame = nwkFrameFrames;
    7132:	4b0c      	ldr	r3, [pc, #48]	; (7164 <nwkFrameNext+0x40>)
    7134:	607b      	str	r3, [r7, #4]
    7136:	e00c      	b.n	7152 <nwkFrameNext+0x2e>
	} else {
		frame++;
    7138:	687b      	ldr	r3, [r7, #4]
    713a:	338d      	adds	r3, #141	; 0x8d
    713c:	607b      	str	r3, [r7, #4]
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    713e:	e008      	b.n	7152 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    7140:	687b      	ldr	r3, [r7, #4]
    7142:	781b      	ldrb	r3, [r3, #0]
    7144:	2b00      	cmp	r3, #0
    7146:	d001      	beq.n	714c <nwkFrameNext+0x28>
			return frame;
    7148:	687b      	ldr	r3, [r7, #4]
    714a:	e007      	b.n	715c <nwkFrameNext+0x38>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    714c:	687b      	ldr	r3, [r7, #4]
    714e:	338d      	adds	r3, #141	; 0x8d
    7150:	607b      	str	r3, [r7, #4]
    7152:	687a      	ldr	r2, [r7, #4]
    7154:	4b04      	ldr	r3, [pc, #16]	; (7168 <nwkFrameNext+0x44>)
    7156:	429a      	cmp	r2, r3
    7158:	d3f2      	bcc.n	7140 <nwkFrameNext+0x1c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    715a:	2300      	movs	r3, #0
}
    715c:	0018      	movs	r0, r3
    715e:	46bd      	mov	sp, r7
    7160:	b002      	add	sp, #8
    7162:	bd80      	pop	{r7, pc}
    7164:	200002c4 	.word	0x200002c4
    7168:	20000846 	.word	0x20000846

0000716c <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    716c:	b590      	push	{r4, r7, lr}
    716e:	b083      	sub	sp, #12
    7170:	af00      	add	r7, sp, #0
    7172:	6078      	str	r0, [r7, #4]
	frame->tx.status = NWK_SUCCESS_STATUS;
    7174:	687b      	ldr	r3, [r7, #4]
    7176:	2285      	movs	r2, #133	; 0x85
    7178:	2100      	movs	r1, #0
    717a:	5499      	strb	r1, [r3, r2]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    717c:	4b12      	ldr	r3, [pc, #72]	; (71c8 <nwkFrameCommandInit+0x5c>)
    717e:	791b      	ldrb	r3, [r3, #4]
    7180:	3301      	adds	r3, #1
    7182:	b2da      	uxtb	r2, r3
    7184:	4b10      	ldr	r3, [pc, #64]	; (71c8 <nwkFrameCommandInit+0x5c>)
    7186:	711a      	strb	r2, [r3, #4]
    7188:	4b0f      	ldr	r3, [pc, #60]	; (71c8 <nwkFrameCommandInit+0x5c>)
    718a:	791a      	ldrb	r2, [r3, #4]
    718c:	687b      	ldr	r3, [r7, #4]
    718e:	731a      	strb	r2, [r3, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    7190:	4b0d      	ldr	r3, [pc, #52]	; (71c8 <nwkFrameCommandInit+0x5c>)
    7192:	881a      	ldrh	r2, [r3, #0]
    7194:	687b      	ldr	r3, [r7, #4]
    7196:	330d      	adds	r3, #13
    7198:	21ff      	movs	r1, #255	; 0xff
    719a:	4011      	ands	r1, r2
    719c:	000c      	movs	r4, r1
    719e:	7819      	ldrb	r1, [r3, #0]
    71a0:	2000      	movs	r0, #0
    71a2:	4001      	ands	r1, r0
    71a4:	1c08      	adds	r0, r1, #0
    71a6:	1c21      	adds	r1, r4, #0
    71a8:	4301      	orrs	r1, r0
    71aa:	7019      	strb	r1, [r3, #0]
    71ac:	0a12      	lsrs	r2, r2, #8
    71ae:	b290      	uxth	r0, r2
    71b0:	785a      	ldrb	r2, [r3, #1]
    71b2:	2100      	movs	r1, #0
    71b4:	400a      	ands	r2, r1
    71b6:	1c11      	adds	r1, r2, #0
    71b8:	1c02      	adds	r2, r0, #0
    71ba:	430a      	orrs	r2, r1
    71bc:	705a      	strb	r2, [r3, #1]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    71be:	46c0      	nop			; (mov r8, r8)
    71c0:	46bd      	mov	sp, r7
    71c2:	b003      	add	sp, #12
    71c4:	bd90      	pop	{r4, r7, pc}
    71c6:	46c0      	nop			; (mov r8, r8)
    71c8:	20001024 	.word	0x20001024

000071cc <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    71cc:	b580      	push	{r7, lr}
    71ce:	b082      	sub	sp, #8
    71d0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    71d2:	1dfb      	adds	r3, r7, #7
    71d4:	2200      	movs	r2, #0
    71d6:	701a      	strb	r2, [r3, #0]
    71d8:	e01d      	b.n	7216 <nwkRouteInit+0x4a>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    71da:	1dfb      	adds	r3, r7, #7
    71dc:	781b      	ldrb	r3, [r3, #0]
    71de:	4a12      	ldr	r2, [pc, #72]	; (7228 <nwkRouteInit+0x5c>)
    71e0:	00db      	lsls	r3, r3, #3
    71e2:	18d3      	adds	r3, r2, r3
    71e4:	3302      	adds	r3, #2
    71e6:	2201      	movs	r2, #1
    71e8:	4252      	negs	r2, r2
    71ea:	801a      	strh	r2, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    71ec:	1dfb      	adds	r3, r7, #7
    71ee:	781a      	ldrb	r2, [r3, #0]
    71f0:	4b0d      	ldr	r3, [pc, #52]	; (7228 <nwkRouteInit+0x5c>)
    71f2:	00d2      	lsls	r2, r2, #3
    71f4:	5cd1      	ldrb	r1, [r2, r3]
    71f6:	2001      	movs	r0, #1
    71f8:	4381      	bics	r1, r0
    71fa:	54d1      	strb	r1, [r2, r3]
		nwkRouteTable[i].rank = 0;
    71fc:	1dfb      	adds	r3, r7, #7
    71fe:	781b      	ldrb	r3, [r3, #0]
    7200:	4a09      	ldr	r2, [pc, #36]	; (7228 <nwkRouteInit+0x5c>)
    7202:	00db      	lsls	r3, r3, #3
    7204:	18d3      	adds	r3, r2, r3
    7206:	3306      	adds	r3, #6
    7208:	2200      	movs	r2, #0
    720a:	701a      	strb	r2, [r3, #0]
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    720c:	1dfb      	adds	r3, r7, #7
    720e:	781a      	ldrb	r2, [r3, #0]
    7210:	1dfb      	adds	r3, r7, #7
    7212:	3201      	adds	r2, #1
    7214:	701a      	strb	r2, [r3, #0]
    7216:	1dfb      	adds	r3, r7, #7
    7218:	781b      	ldrb	r3, [r3, #0]
    721a:	2b63      	cmp	r3, #99	; 0x63
    721c:	d9dd      	bls.n	71da <nwkRouteInit+0xe>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    721e:	46c0      	nop			; (mov r8, r8)
    7220:	46bd      	mov	sp, r7
    7222:	b002      	add	sp, #8
    7224:	bd80      	pop	{r7, pc}
    7226:	46c0      	nop			; (mov r8, r8)
    7228:	20000848 	.word	0x20000848

0000722c <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    722c:	b580      	push	{r7, lr}
    722e:	b084      	sub	sp, #16
    7230:	af00      	add	r7, sp, #0
    7232:	0002      	movs	r2, r0
    7234:	1dbb      	adds	r3, r7, #6
    7236:	801a      	strh	r2, [r3, #0]
    7238:	1d7b      	adds	r3, r7, #5
    723a:	1c0a      	adds	r2, r1, #0
    723c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    723e:	230f      	movs	r3, #15
    7240:	18fb      	adds	r3, r7, r3
    7242:	2200      	movs	r2, #0
    7244:	701a      	strb	r2, [r3, #0]
    7246:	e027      	b.n	7298 <NWK_RouteFindEntry+0x6c>
		if (nwkRouteTable[i].dstAddr == dst &&
    7248:	230f      	movs	r3, #15
    724a:	18fb      	adds	r3, r7, r3
    724c:	781b      	ldrb	r3, [r3, #0]
    724e:	4a17      	ldr	r2, [pc, #92]	; (72ac <NWK_RouteFindEntry+0x80>)
    7250:	00db      	lsls	r3, r3, #3
    7252:	18d3      	adds	r3, r2, r3
    7254:	3302      	adds	r3, #2
    7256:	881b      	ldrh	r3, [r3, #0]
    7258:	1dba      	adds	r2, r7, #6
    725a:	8812      	ldrh	r2, [r2, #0]
    725c:	429a      	cmp	r2, r3
    725e:	d114      	bne.n	728a <NWK_RouteFindEntry+0x5e>
				nwkRouteTable[i].multicast == multicast) {
    7260:	230f      	movs	r3, #15
    7262:	18fb      	adds	r3, r7, r3
    7264:	781a      	ldrb	r2, [r3, #0]
    7266:	4b11      	ldr	r3, [pc, #68]	; (72ac <NWK_RouteFindEntry+0x80>)
    7268:	00d2      	lsls	r2, r2, #3
    726a:	5cd3      	ldrb	r3, [r2, r3]
    726c:	079b      	lsls	r3, r3, #30
    726e:	0fdb      	lsrs	r3, r3, #31
    7270:	b2db      	uxtb	r3, r3
    7272:	001a      	movs	r2, r3
    7274:	1d7b      	adds	r3, r7, #5
    7276:	781b      	ldrb	r3, [r3, #0]
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    7278:	429a      	cmp	r2, r3
    727a:	d106      	bne.n	728a <NWK_RouteFindEntry+0x5e>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    727c:	230f      	movs	r3, #15
    727e:	18fb      	adds	r3, r7, r3
    7280:	781b      	ldrb	r3, [r3, #0]
    7282:	00da      	lsls	r2, r3, #3
    7284:	4b09      	ldr	r3, [pc, #36]	; (72ac <NWK_RouteFindEntry+0x80>)
    7286:	18d3      	adds	r3, r2, r3
    7288:	e00c      	b.n	72a4 <NWK_RouteFindEntry+0x78>

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    728a:	230f      	movs	r3, #15
    728c:	18fb      	adds	r3, r7, r3
    728e:	781a      	ldrb	r2, [r3, #0]
    7290:	230f      	movs	r3, #15
    7292:	18fb      	adds	r3, r7, r3
    7294:	3201      	adds	r2, #1
    7296:	701a      	strb	r2, [r3, #0]
    7298:	230f      	movs	r3, #15
    729a:	18fb      	adds	r3, r7, r3
    729c:	781b      	ldrb	r3, [r3, #0]
    729e:	2b63      	cmp	r3, #99	; 0x63
    72a0:	d9d2      	bls.n	7248 <NWK_RouteFindEntry+0x1c>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    72a2:	2300      	movs	r3, #0
}
    72a4:	0018      	movs	r0, r3
    72a6:	46bd      	mov	sp, r7
    72a8:	b004      	add	sp, #16
    72aa:	bd80      	pop	{r7, pc}
    72ac:	20000848 	.word	0x20000848

000072b0 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    72b0:	b580      	push	{r7, lr}
    72b2:	b084      	sub	sp, #16
    72b4:	af00      	add	r7, sp, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    72b6:	4b22      	ldr	r3, [pc, #136]	; (7340 <NWK_RouteNewEntry+0x90>)
    72b8:	60fb      	str	r3, [r7, #12]
	NWK_RouteTableEntry_t *entry = NULL;
    72ba:	2300      	movs	r3, #0
    72bc:	60bb      	str	r3, [r7, #8]

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    72be:	1dfb      	adds	r3, r7, #7
    72c0:	2200      	movs	r2, #0
    72c2:	701a      	strb	r2, [r3, #0]
    72c4:	e022      	b.n	730c <NWK_RouteNewEntry+0x5c>
		if (iter->fixed) {
    72c6:	68fb      	ldr	r3, [r7, #12]
    72c8:	781b      	ldrb	r3, [r3, #0]
    72ca:	2201      	movs	r2, #1
    72cc:	4013      	ands	r3, r2
    72ce:	b2db      	uxtb	r3, r3
    72d0:	2b00      	cmp	r3, #0
    72d2:	d112      	bne.n	72fa <NWK_RouteNewEntry+0x4a>
			continue;
		}

		if (0 == iter->rank) {
    72d4:	68fb      	ldr	r3, [r7, #12]
    72d6:	799b      	ldrb	r3, [r3, #6]
    72d8:	2b00      	cmp	r3, #0
    72da:	d102      	bne.n	72e2 <NWK_RouteNewEntry+0x32>
			entry = iter;
    72dc:	68fb      	ldr	r3, [r7, #12]
    72de:	60bb      	str	r3, [r7, #8]
			break;
    72e0:	e018      	b.n	7314 <NWK_RouteNewEntry+0x64>
		}

		if (NULL == entry || iter->rank < entry->rank) {
    72e2:	68bb      	ldr	r3, [r7, #8]
    72e4:	2b00      	cmp	r3, #0
    72e6:	d005      	beq.n	72f4 <NWK_RouteNewEntry+0x44>
    72e8:	68fb      	ldr	r3, [r7, #12]
    72ea:	799a      	ldrb	r2, [r3, #6]
    72ec:	68bb      	ldr	r3, [r7, #8]
    72ee:	799b      	ldrb	r3, [r3, #6]
    72f0:	429a      	cmp	r2, r3
    72f2:	d203      	bcs.n	72fc <NWK_RouteNewEntry+0x4c>
			entry = iter;
    72f4:	68fb      	ldr	r3, [r7, #12]
    72f6:	60bb      	str	r3, [r7, #8]
    72f8:	e000      	b.n	72fc <NWK_RouteNewEntry+0x4c>
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
			continue;
    72fa:	46c0      	nop			; (mov r8, r8)
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    72fc:	1dfb      	adds	r3, r7, #7
    72fe:	781a      	ldrb	r2, [r3, #0]
    7300:	1dfb      	adds	r3, r7, #7
    7302:	3201      	adds	r2, #1
    7304:	701a      	strb	r2, [r3, #0]
    7306:	68fb      	ldr	r3, [r7, #12]
    7308:	3308      	adds	r3, #8
    730a:	60fb      	str	r3, [r7, #12]
    730c:	1dfb      	adds	r3, r7, #7
    730e:	781b      	ldrb	r3, [r3, #0]
    7310:	2b63      	cmp	r3, #99	; 0x63
    7312:	d9d8      	bls.n	72c6 <NWK_RouteNewEntry+0x16>
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    7314:	68bb      	ldr	r3, [r7, #8]
    7316:	781a      	ldrb	r2, [r3, #0]
    7318:	2102      	movs	r1, #2
    731a:	438a      	bics	r2, r1
    731c:	701a      	strb	r2, [r3, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    731e:	68bb      	ldr	r3, [r7, #8]
    7320:	781a      	ldrb	r2, [r3, #0]
    7322:	210f      	movs	r1, #15
    7324:	400a      	ands	r2, r1
    7326:	1c11      	adds	r1, r2, #0
    7328:	2230      	movs	r2, #48	; 0x30
    732a:	430a      	orrs	r2, r1
    732c:	701a      	strb	r2, [r3, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    732e:	68bb      	ldr	r3, [r7, #8]
    7330:	2280      	movs	r2, #128	; 0x80
    7332:	719a      	strb	r2, [r3, #6]

	return entry;
    7334:	68bb      	ldr	r3, [r7, #8]
}
    7336:	0018      	movs	r0, r3
    7338:	46bd      	mov	sp, r7
    733a:	b004      	add	sp, #16
    733c:	bd80      	pop	{r7, pc}
    733e:	46c0      	nop			; (mov r8, r8)
    7340:	20000848 	.word	0x20000848

00007344 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
    7344:	b580      	push	{r7, lr}
    7346:	b082      	sub	sp, #8
    7348:	af00      	add	r7, sp, #0
    734a:	6078      	str	r0, [r7, #4]
	if (entry->fixed) {
    734c:	687b      	ldr	r3, [r7, #4]
    734e:	781b      	ldrb	r3, [r3, #0]
    7350:	2201      	movs	r2, #1
    7352:	4013      	ands	r3, r2
    7354:	b2db      	uxtb	r3, r3
    7356:	2b00      	cmp	r3, #0
    7358:	d107      	bne.n	736a <NWK_RouteFreeEntry+0x26>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    735a:	687b      	ldr	r3, [r7, #4]
    735c:	2201      	movs	r2, #1
    735e:	4252      	negs	r2, r2
    7360:	805a      	strh	r2, [r3, #2]
	entry->rank = 0;
    7362:	687b      	ldr	r3, [r7, #4]
    7364:	2200      	movs	r2, #0
    7366:	719a      	strb	r2, [r3, #6]
    7368:	e000      	b.n	736c <NWK_RouteFreeEntry+0x28>
/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
		return;
    736a:	46c0      	nop			; (mov r8, r8)
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
	entry->rank = 0;
}
    736c:	46bd      	mov	sp, r7
    736e:	b002      	add	sp, #8
    7370:	bd80      	pop	{r7, pc}
    7372:	46c0      	nop			; (mov r8, r8)

00007374 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    7374:	b580      	push	{r7, lr}
    7376:	b084      	sub	sp, #16
    7378:	af00      	add	r7, sp, #0
    737a:	0002      	movs	r2, r0
    737c:	1dbb      	adds	r3, r7, #6
    737e:	801a      	strh	r2, [r3, #0]
    7380:	1d7b      	adds	r3, r7, #5
    7382:	1c0a      	adds	r2, r1, #0
    7384:	701a      	strb	r2, [r3, #0]
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    7386:	1d7b      	adds	r3, r7, #5
    7388:	781a      	ldrb	r2, [r3, #0]
    738a:	1dbb      	adds	r3, r7, #6
    738c:	881b      	ldrh	r3, [r3, #0]
    738e:	0011      	movs	r1, r2
    7390:	0018      	movs	r0, r3
    7392:	4b07      	ldr	r3, [pc, #28]	; (73b0 <NWK_RouteNextHop+0x3c>)
    7394:	4798      	blx	r3
    7396:	0003      	movs	r3, r0
    7398:	60fb      	str	r3, [r7, #12]
	if (entry) {
    739a:	68fb      	ldr	r3, [r7, #12]
    739c:	2b00      	cmp	r3, #0
    739e:	d002      	beq.n	73a6 <NWK_RouteNextHop+0x32>
		return entry->nextHopAddr;
    73a0:	68fb      	ldr	r3, [r7, #12]
    73a2:	889b      	ldrh	r3, [r3, #4]
    73a4:	e000      	b.n	73a8 <NWK_RouteNextHop+0x34>
	}

	return NWK_ROUTE_UNKNOWN;
    73a6:	4b03      	ldr	r3, [pc, #12]	; (73b4 <NWK_RouteNextHop+0x40>)
}
    73a8:	0018      	movs	r0, r3
    73aa:	46bd      	mov	sp, r7
    73ac:	b004      	add	sp, #16
    73ae:	bd80      	pop	{r7, pc}
    73b0:	0000722d 	.word	0x0000722d
    73b4:	0000ffff 	.word	0x0000ffff

000073b8 <nwkRouteUpdateEntry>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteUpdateEntry(uint16_t dst, uint8_t multicast, uint16_t nextHop,
		uint8_t lqi)
{
    73b8:	b5b0      	push	{r4, r5, r7, lr}
    73ba:	b084      	sub	sp, #16
    73bc:	af00      	add	r7, sp, #0
    73be:	0005      	movs	r5, r0
    73c0:	000c      	movs	r4, r1
    73c2:	0010      	movs	r0, r2
    73c4:	0019      	movs	r1, r3
    73c6:	1dbb      	adds	r3, r7, #6
    73c8:	1c2a      	adds	r2, r5, #0
    73ca:	801a      	strh	r2, [r3, #0]
    73cc:	1d7b      	adds	r3, r7, #5
    73ce:	1c22      	adds	r2, r4, #0
    73d0:	701a      	strb	r2, [r3, #0]
    73d2:	1cbb      	adds	r3, r7, #2
    73d4:	1c02      	adds	r2, r0, #0
    73d6:	801a      	strh	r2, [r3, #0]
    73d8:	1d3b      	adds	r3, r7, #4
    73da:	1c0a      	adds	r2, r1, #0
    73dc:	701a      	strb	r2, [r3, #0]
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    73de:	1d7b      	adds	r3, r7, #5
    73e0:	781a      	ldrb	r2, [r3, #0]
    73e2:	1dbb      	adds	r3, r7, #6
    73e4:	881b      	ldrh	r3, [r3, #0]
    73e6:	0011      	movs	r1, r2
    73e8:	0018      	movs	r0, r3
    73ea:	4b1b      	ldr	r3, [pc, #108]	; (7458 <nwkRouteUpdateEntry+0xa0>)
    73ec:	4798      	blx	r3
    73ee:	0003      	movs	r3, r0
    73f0:	60fb      	str	r3, [r7, #12]

	if (NULL == entry) {
    73f2:	68fb      	ldr	r3, [r7, #12]
    73f4:	2b00      	cmp	r3, #0
    73f6:	d103      	bne.n	7400 <nwkRouteUpdateEntry+0x48>
		entry = NWK_RouteNewEntry();
    73f8:	4b18      	ldr	r3, [pc, #96]	; (745c <nwkRouteUpdateEntry+0xa4>)
    73fa:	4798      	blx	r3
    73fc:	0003      	movs	r3, r0
    73fe:	60fb      	str	r3, [r7, #12]
	}

	entry->dstAddr = dst;
    7400:	68fb      	ldr	r3, [r7, #12]
    7402:	1dba      	adds	r2, r7, #6
    7404:	8812      	ldrh	r2, [r2, #0]
    7406:	805a      	strh	r2, [r3, #2]
	entry->nextHopAddr = nextHop;
    7408:	68fb      	ldr	r3, [r7, #12]
    740a:	1cba      	adds	r2, r7, #2
    740c:	8812      	ldrh	r2, [r2, #0]
    740e:	809a      	strh	r2, [r3, #4]
	entry->multicast = multicast;
    7410:	1d7b      	adds	r3, r7, #5
    7412:	781b      	ldrb	r3, [r3, #0]
    7414:	2201      	movs	r2, #1
    7416:	4013      	ands	r3, r2
    7418:	b2da      	uxtb	r2, r3
    741a:	68fb      	ldr	r3, [r7, #12]
    741c:	2101      	movs	r1, #1
    741e:	400a      	ands	r2, r1
    7420:	1890      	adds	r0, r2, r2
    7422:	781a      	ldrb	r2, [r3, #0]
    7424:	2102      	movs	r1, #2
    7426:	438a      	bics	r2, r1
    7428:	1c11      	adds	r1, r2, #0
    742a:	1c02      	adds	r2, r0, #0
    742c:	430a      	orrs	r2, r1
    742e:	701a      	strb	r2, [r3, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    7430:	68fb      	ldr	r3, [r7, #12]
    7432:	781a      	ldrb	r2, [r3, #0]
    7434:	210f      	movs	r1, #15
    7436:	400a      	ands	r2, r1
    7438:	1c11      	adds	r1, r2, #0
    743a:	2230      	movs	r2, #48	; 0x30
    743c:	430a      	orrs	r2, r1
    743e:	701a      	strb	r2, [r3, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    7440:	68fb      	ldr	r3, [r7, #12]
    7442:	2280      	movs	r2, #128	; 0x80
    7444:	719a      	strb	r2, [r3, #6]
	entry->lqi = lqi;
    7446:	68fb      	ldr	r3, [r7, #12]
    7448:	1d3a      	adds	r2, r7, #4
    744a:	7812      	ldrb	r2, [r2, #0]
    744c:	71da      	strb	r2, [r3, #7]
}
    744e:	46c0      	nop			; (mov r8, r8)
    7450:	46bd      	mov	sp, r7
    7452:	b004      	add	sp, #16
    7454:	bdb0      	pop	{r4, r5, r7, pc}
    7456:	46c0      	nop			; (mov r8, r8)
    7458:	0000722d 	.word	0x0000722d
    745c:	000072b1 	.word	0x000072b1

00007460 <nwkRouteRemove>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    7460:	b580      	push	{r7, lr}
    7462:	b084      	sub	sp, #16
    7464:	af00      	add	r7, sp, #0
    7466:	0002      	movs	r2, r0
    7468:	1dbb      	adds	r3, r7, #6
    746a:	801a      	strh	r2, [r3, #0]
    746c:	1d7b      	adds	r3, r7, #5
    746e:	1c0a      	adds	r2, r1, #0
    7470:	701a      	strb	r2, [r3, #0]
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    7472:	1d7b      	adds	r3, r7, #5
    7474:	781a      	ldrb	r2, [r3, #0]
    7476:	1dbb      	adds	r3, r7, #6
    7478:	881b      	ldrh	r3, [r3, #0]
    747a:	0011      	movs	r1, r2
    747c:	0018      	movs	r0, r3
    747e:	4b07      	ldr	r3, [pc, #28]	; (749c <nwkRouteRemove+0x3c>)
    7480:	4798      	blx	r3
    7482:	0003      	movs	r3, r0
    7484:	60fb      	str	r3, [r7, #12]
	if (entry) {
    7486:	68fb      	ldr	r3, [r7, #12]
    7488:	2b00      	cmp	r3, #0
    748a:	d003      	beq.n	7494 <nwkRouteRemove+0x34>
		NWK_RouteFreeEntry(entry);
    748c:	68fb      	ldr	r3, [r7, #12]
    748e:	0018      	movs	r0, r3
    7490:	4b03      	ldr	r3, [pc, #12]	; (74a0 <nwkRouteRemove+0x40>)
    7492:	4798      	blx	r3
	}
}
    7494:	46c0      	nop			; (mov r8, r8)
    7496:	46bd      	mov	sp, r7
    7498:	b004      	add	sp, #16
    749a:	bd80      	pop	{r7, pc}
    749c:	0000722d 	.word	0x0000722d
    74a0:	00007345 	.word	0x00007345

000074a4 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    74a4:	b580      	push	{r7, lr}
    74a6:	b082      	sub	sp, #8
    74a8:	af00      	add	r7, sp, #0
    74aa:	6078      	str	r0, [r7, #4]

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    74ac:	46c0      	nop			; (mov r8, r8)
    74ae:	46bd      	mov	sp, r7
    74b0:	b002      	add	sp, #8
    74b2:	bd80      	pop	{r7, pc}

000074b4 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    74b4:	b580      	push	{r7, lr}
    74b6:	b084      	sub	sp, #16
    74b8:	af00      	add	r7, sp, #0
    74ba:	6078      	str	r0, [r7, #4]
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    74bc:	687b      	ldr	r3, [r7, #4]
    74be:	7bda      	ldrb	r2, [r3, #15]
    74c0:	7c1b      	ldrb	r3, [r3, #16]
    74c2:	021b      	lsls	r3, r3, #8
    74c4:	4313      	orrs	r3, r2
    74c6:	b29b      	uxth	r3, r3
    74c8:	4a2e      	ldr	r2, [pc, #184]	; (7584 <nwkRouteFrameSent+0xd0>)
    74ca:	4293      	cmp	r3, r2
    74cc:	d053      	beq.n	7576 <nwkRouteFrameSent+0xc2>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    74ce:	687b      	ldr	r3, [r7, #4]
    74d0:	7bda      	ldrb	r2, [r3, #15]
    74d2:	7c1b      	ldrb	r3, [r3, #16]
    74d4:	021b      	lsls	r3, r3, #8
    74d6:	4313      	orrs	r3, r2
    74d8:	b29a      	uxth	r2, r3
			frame->header.nwkFcf.multicast);
    74da:	687b      	ldr	r3, [r7, #4]
    74dc:	7adb      	ldrb	r3, [r3, #11]
    74de:	071b      	lsls	r3, r3, #28
    74e0:	0fdb      	lsrs	r3, r3, #31
    74e2:	b2db      	uxtb	r3, r3

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    74e4:	0019      	movs	r1, r3
    74e6:	0010      	movs	r0, r2
    74e8:	4b27      	ldr	r3, [pc, #156]	; (7588 <nwkRouteFrameSent+0xd4>)
    74ea:	4798      	blx	r3
    74ec:	0003      	movs	r3, r0
    74ee:	60fb      	str	r3, [r7, #12]
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    74f0:	68fb      	ldr	r3, [r7, #12]
    74f2:	2b00      	cmp	r3, #0
    74f4:	d041      	beq.n	757a <nwkRouteFrameSent+0xc6>
    74f6:	68fb      	ldr	r3, [r7, #12]
    74f8:	781b      	ldrb	r3, [r3, #0]
    74fa:	2201      	movs	r2, #1
    74fc:	4013      	ands	r3, r2
    74fe:	b2db      	uxtb	r3, r3
    7500:	2b00      	cmp	r3, #0
    7502:	d13a      	bne.n	757a <nwkRouteFrameSent+0xc6>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    7504:	687b      	ldr	r3, [r7, #4]
    7506:	2285      	movs	r2, #133	; 0x85
    7508:	5c9b      	ldrb	r3, [r3, r2]
    750a:	2b00      	cmp	r3, #0
    750c:	d114      	bne.n	7538 <nwkRouteFrameSent+0x84>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    750e:	68fb      	ldr	r3, [r7, #12]
    7510:	781a      	ldrb	r2, [r3, #0]
    7512:	210f      	movs	r1, #15
    7514:	400a      	ands	r2, r1
    7516:	1c11      	adds	r1, r2, #0
    7518:	2230      	movs	r2, #48	; 0x30
    751a:	430a      	orrs	r2, r1
    751c:	701a      	strb	r2, [r3, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    751e:	68fb      	ldr	r3, [r7, #12]
    7520:	799b      	ldrb	r3, [r3, #6]
    7522:	3301      	adds	r3, #1
    7524:	b2da      	uxtb	r2, r3
    7526:	68fb      	ldr	r3, [r7, #12]
    7528:	719a      	strb	r2, [r3, #6]
    752a:	68fb      	ldr	r3, [r7, #12]
    752c:	799b      	ldrb	r3, [r3, #6]
    752e:	2bff      	cmp	r3, #255	; 0xff
    7530:	d124      	bne.n	757c <nwkRouteFrameSent+0xc8>
			nwkRouteNormalizeRanks();
    7532:	4b16      	ldr	r3, [pc, #88]	; (758c <nwkRouteFrameSent+0xd8>)
    7534:	4798      	blx	r3
    7536:	e021      	b.n	757c <nwkRouteFrameSent+0xc8>
		}
	} else {
		if (0 == --entry->score) {
    7538:	68fb      	ldr	r3, [r7, #12]
    753a:	781b      	ldrb	r3, [r3, #0]
    753c:	061b      	lsls	r3, r3, #24
    753e:	0f1b      	lsrs	r3, r3, #28
    7540:	b2db      	uxtb	r3, r3
    7542:	330f      	adds	r3, #15
    7544:	1c1a      	adds	r2, r3, #0
    7546:	230f      	movs	r3, #15
    7548:	4013      	ands	r3, r2
    754a:	b2da      	uxtb	r2, r3
    754c:	68fb      	ldr	r3, [r7, #12]
    754e:	0110      	lsls	r0, r2, #4
    7550:	781a      	ldrb	r2, [r3, #0]
    7552:	210f      	movs	r1, #15
    7554:	400a      	ands	r2, r1
    7556:	1c11      	adds	r1, r2, #0
    7558:	1c02      	adds	r2, r0, #0
    755a:	430a      	orrs	r2, r1
    755c:	701a      	strb	r2, [r3, #0]
    755e:	68fb      	ldr	r3, [r7, #12]
    7560:	781b      	ldrb	r3, [r3, #0]
    7562:	061b      	lsls	r3, r3, #24
    7564:	0f1b      	lsrs	r3, r3, #28
    7566:	b2db      	uxtb	r3, r3
    7568:	2b00      	cmp	r3, #0
    756a:	d107      	bne.n	757c <nwkRouteFrameSent+0xc8>
			NWK_RouteFreeEntry(entry);
    756c:	68fb      	ldr	r3, [r7, #12]
    756e:	0018      	movs	r0, r3
    7570:	4b07      	ldr	r3, [pc, #28]	; (7590 <nwkRouteFrameSent+0xdc>)
    7572:	4798      	blx	r3
    7574:	e002      	b.n	757c <nwkRouteFrameSent+0xc8>
void nwkRouteFrameSent(NwkFrame_t *frame)
{
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
    7576:	46c0      	nop			; (mov r8, r8)
    7578:	e000      	b.n	757c <nwkRouteFrameSent+0xc8>

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
		return;
    757a:	46c0      	nop			; (mov r8, r8)
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    757c:	46bd      	mov	sp, r7
    757e:	b004      	add	sp, #16
    7580:	bd80      	pop	{r7, pc}
    7582:	46c0      	nop			; (mov r8, r8)
    7584:	0000ffff 	.word	0x0000ffff
    7588:	0000722d 	.word	0x0000722d
    758c:	000078b9 	.word	0x000078b9
    7590:	00007345 	.word	0x00007345

00007594 <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    7594:	b590      	push	{r4, r7, lr}
    7596:	b085      	sub	sp, #20
    7598:	af00      	add	r7, sp, #0
    759a:	6078      	str	r0, [r7, #4]
	NwkFrameHeader_t *header = &frame->header;
    759c:	687b      	ldr	r3, [r7, #4]
    759e:	3302      	adds	r3, #2
    75a0:	60fb      	str	r3, [r7, #12]

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    75a2:	68fb      	ldr	r3, [r7, #12]
    75a4:	7b5a      	ldrb	r2, [r3, #13]
    75a6:	7b9b      	ldrb	r3, [r3, #14]
    75a8:	021b      	lsls	r3, r3, #8
    75aa:	4313      	orrs	r3, r2
    75ac:	b29b      	uxth	r3, r3
    75ae:	4a35      	ldr	r2, [pc, #212]	; (7684 <nwkRoutePrepareTx+0xf0>)
    75b0:	4293      	cmp	r3, r2
    75b2:	d10c      	bne.n	75ce <nwkRoutePrepareTx+0x3a>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    75b4:	68fb      	ldr	r3, [r7, #12]
    75b6:	3305      	adds	r3, #5
    75b8:	781a      	ldrb	r2, [r3, #0]
    75ba:	2101      	movs	r1, #1
    75bc:	4249      	negs	r1, r1
    75be:	430a      	orrs	r2, r1
    75c0:	701a      	strb	r2, [r3, #0]
    75c2:	785a      	ldrb	r2, [r3, #1]
    75c4:	2101      	movs	r1, #1
    75c6:	4249      	negs	r1, r1
    75c8:	430a      	orrs	r2, r1
    75ca:	705a      	strb	r2, [r3, #1]
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    75cc:	e055      	b.n	767a <nwkRoutePrepareTx+0xe6>
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
		header->macDstAddr = NWK_BROADCAST_ADDR;
	} else if (header->nwkFcf.linkLocal) {
    75ce:	68fb      	ldr	r3, [r7, #12]
    75d0:	7a5b      	ldrb	r3, [r3, #9]
    75d2:	2204      	movs	r2, #4
    75d4:	4013      	ands	r3, r2
    75d6:	b2db      	uxtb	r3, r3
    75d8:	2b00      	cmp	r3, #0
    75da:	d01b      	beq.n	7614 <nwkRoutePrepareTx+0x80>
		header->macDstAddr = header->nwkDstAddr;
    75dc:	68fb      	ldr	r3, [r7, #12]
    75de:	7b5a      	ldrb	r2, [r3, #13]
    75e0:	7b9b      	ldrb	r3, [r3, #14]
    75e2:	021b      	lsls	r3, r3, #8
    75e4:	4313      	orrs	r3, r2
    75e6:	b29a      	uxth	r2, r3
    75e8:	68fb      	ldr	r3, [r7, #12]
    75ea:	3305      	adds	r3, #5
    75ec:	21ff      	movs	r1, #255	; 0xff
    75ee:	4011      	ands	r1, r2
    75f0:	000c      	movs	r4, r1
    75f2:	7819      	ldrb	r1, [r3, #0]
    75f4:	2000      	movs	r0, #0
    75f6:	4001      	ands	r1, r0
    75f8:	1c08      	adds	r0, r1, #0
    75fa:	1c21      	adds	r1, r4, #0
    75fc:	4301      	orrs	r1, r0
    75fe:	7019      	strb	r1, [r3, #0]
    7600:	0a12      	lsrs	r2, r2, #8
    7602:	b290      	uxth	r0, r2
    7604:	785a      	ldrb	r2, [r3, #1]
    7606:	2100      	movs	r1, #0
    7608:	400a      	ands	r2, r1
    760a:	1c11      	adds	r1, r2, #0
    760c:	1c02      	adds	r2, r0, #0
    760e:	430a      	orrs	r2, r1
    7610:	705a      	strb	r2, [r3, #1]
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    7612:	e032      	b.n	767a <nwkRoutePrepareTx+0xe6>
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    7614:	68fb      	ldr	r3, [r7, #12]
    7616:	7b5a      	ldrb	r2, [r3, #13]
    7618:	7b9b      	ldrb	r3, [r3, #14]
    761a:	021b      	lsls	r3, r3, #8
    761c:	4313      	orrs	r3, r2
    761e:	b29a      	uxth	r2, r3
				header->nwkFcf.multicast);
    7620:	68fb      	ldr	r3, [r7, #12]
    7622:	7a5b      	ldrb	r3, [r3, #9]
    7624:	071b      	lsls	r3, r3, #28
    7626:	0fdb      	lsrs	r3, r3, #31
    7628:	b2db      	uxtb	r3, r3
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    762a:	0019      	movs	r1, r3
    762c:	0010      	movs	r0, r2
    762e:	4b16      	ldr	r3, [pc, #88]	; (7688 <nwkRoutePrepareTx+0xf4>)
    7630:	4798      	blx	r3
    7632:	0003      	movs	r3, r0
    7634:	001a      	movs	r2, r3
    7636:	68fb      	ldr	r3, [r7, #12]
    7638:	3305      	adds	r3, #5
    763a:	21ff      	movs	r1, #255	; 0xff
    763c:	4011      	ands	r1, r2
    763e:	000c      	movs	r4, r1
    7640:	7819      	ldrb	r1, [r3, #0]
    7642:	2000      	movs	r0, #0
    7644:	4001      	ands	r1, r0
    7646:	1c08      	adds	r0, r1, #0
    7648:	1c21      	adds	r1, r4, #0
    764a:	4301      	orrs	r1, r0
    764c:	7019      	strb	r1, [r3, #0]
    764e:	0a12      	lsrs	r2, r2, #8
    7650:	b290      	uxth	r0, r2
    7652:	785a      	ldrb	r2, [r3, #1]
    7654:	2100      	movs	r1, #0
    7656:	400a      	ands	r2, r1
    7658:	1c11      	adds	r1, r2, #0
    765a:	1c02      	adds	r2, r0, #0
    765c:	430a      	orrs	r2, r1
    765e:	705a      	strb	r2, [r3, #1]
				header->nwkFcf.multicast);

  #ifdef NWK_ENABLE_ROUTE_DISCOVERY
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
    7660:	68fb      	ldr	r3, [r7, #12]
    7662:	795a      	ldrb	r2, [r3, #5]
    7664:	799b      	ldrb	r3, [r3, #6]
    7666:	021b      	lsls	r3, r3, #8
    7668:	4313      	orrs	r3, r2
    766a:	b29b      	uxth	r3, r3
    766c:	4a05      	ldr	r2, [pc, #20]	; (7684 <nwkRoutePrepareTx+0xf0>)
    766e:	4293      	cmp	r3, r2
    7670:	d103      	bne.n	767a <nwkRoutePrepareTx+0xe6>
			nwkRouteDiscoveryRequest(frame);
    7672:	687b      	ldr	r3, [r7, #4]
    7674:	0018      	movs	r0, r3
    7676:	4b05      	ldr	r3, [pc, #20]	; (768c <nwkRoutePrepareTx+0xf8>)
    7678:	4798      	blx	r3
		}
  #endif
	}
}
    767a:	46c0      	nop			; (mov r8, r8)
    767c:	46bd      	mov	sp, r7
    767e:	b005      	add	sp, #20
    7680:	bd90      	pop	{r4, r7, pc}
    7682:	46c0      	nop			; (mov r8, r8)
    7684:	0000ffff 	.word	0x0000ffff
    7688:	00007375 	.word	0x00007375
    768c:	00007969 	.word	0x00007969

00007690 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    7690:	b590      	push	{r4, r7, lr}
    7692:	b085      	sub	sp, #20
    7694:	af00      	add	r7, sp, #0
    7696:	6078      	str	r0, [r7, #4]
	NwkFrameHeader_t *header = &frame->header;
    7698:	687b      	ldr	r3, [r7, #4]
    769a:	3302      	adds	r3, #2
    769c:	60fb      	str	r3, [r7, #12]

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    769e:	68fb      	ldr	r3, [r7, #12]
    76a0:	7b5a      	ldrb	r2, [r3, #13]
    76a2:	7b9b      	ldrb	r3, [r3, #14]
    76a4:	021b      	lsls	r3, r3, #8
    76a6:	4313      	orrs	r3, r2
    76a8:	b29a      	uxth	r2, r3
			header->nwkFcf.multicast)) {
    76aa:	68fb      	ldr	r3, [r7, #12]
    76ac:	7a5b      	ldrb	r3, [r3, #9]
    76ae:	071b      	lsls	r3, r3, #28
    76b0:	0fdb      	lsrs	r3, r3, #31
    76b2:	b2db      	uxtb	r3, r3
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    76b4:	0019      	movs	r1, r3
    76b6:	0010      	movs	r0, r2
    76b8:	4b20      	ldr	r3, [pc, #128]	; (773c <nwkRouteFrame+0xac>)
    76ba:	4798      	blx	r3
    76bc:	0003      	movs	r3, r0
    76be:	1e1a      	subs	r2, r3, #0
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    76c0:	4b1f      	ldr	r3, [pc, #124]	; (7740 <nwkRouteFrame+0xb0>)
    76c2:	429a      	cmp	r2, r3
    76c4:	d01d      	beq.n	7702 <nwkRouteFrame+0x72>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    76c6:	687b      	ldr	r3, [r7, #4]
    76c8:	2289      	movs	r2, #137	; 0x89
    76ca:	5c99      	ldrb	r1, [r3, r2]
    76cc:	2000      	movs	r0, #0
    76ce:	4001      	ands	r1, r0
    76d0:	5499      	strb	r1, [r3, r2]
    76d2:	1899      	adds	r1, r3, r2
    76d4:	7848      	ldrb	r0, [r1, #1]
    76d6:	2400      	movs	r4, #0
    76d8:	4020      	ands	r0, r4
    76da:	7048      	strb	r0, [r1, #1]
    76dc:	1899      	adds	r1, r3, r2
    76de:	7888      	ldrb	r0, [r1, #2]
    76e0:	2400      	movs	r4, #0
    76e2:	4020      	ands	r0, r4
    76e4:	7088      	strb	r0, [r1, #2]
    76e6:	189b      	adds	r3, r3, r2
    76e8:	78da      	ldrb	r2, [r3, #3]
    76ea:	2100      	movs	r1, #0
    76ec:	400a      	ands	r2, r1
    76ee:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    76f0:	687b      	ldr	r3, [r7, #4]
    76f2:	2288      	movs	r2, #136	; 0x88
    76f4:	2102      	movs	r1, #2
    76f6:	5499      	strb	r1, [r3, r2]
		nwkTxFrame(frame);
    76f8:	687b      	ldr	r3, [r7, #4]
    76fa:	0018      	movs	r0, r3
    76fc:	4b11      	ldr	r3, [pc, #68]	; (7744 <nwkRouteFrame+0xb4>)
    76fe:	4798      	blx	r3
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
	}
}
    7700:	e017      	b.n	7732 <nwkRouteFrame+0xa2>
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    7702:	68fb      	ldr	r3, [r7, #12]
    7704:	7ada      	ldrb	r2, [r3, #11]
    7706:	7b1b      	ldrb	r3, [r3, #12]
    7708:	021b      	lsls	r3, r3, #8
    770a:	4313      	orrs	r3, r2
    770c:	b298      	uxth	r0, r3
    770e:	68fb      	ldr	r3, [r7, #12]
    7710:	7b5a      	ldrb	r2, [r3, #13]
    7712:	7b9b      	ldrb	r3, [r3, #14]
    7714:	021b      	lsls	r3, r3, #8
    7716:	4313      	orrs	r3, r2
    7718:	b299      	uxth	r1, r3
				header->nwkFcf.multicast);
    771a:	68fb      	ldr	r3, [r7, #12]
    771c:	7a5b      	ldrb	r3, [r3, #9]
    771e:	071b      	lsls	r3, r3, #28
    7720:	0fdb      	lsrs	r3, r3, #31
    7722:	b2db      	uxtb	r3, r3
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    7724:	001a      	movs	r2, r3
    7726:	4b08      	ldr	r3, [pc, #32]	; (7748 <nwkRouteFrame+0xb8>)
    7728:	4798      	blx	r3
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    772a:	687b      	ldr	r3, [r7, #4]
    772c:	0018      	movs	r0, r3
    772e:	4b07      	ldr	r3, [pc, #28]	; (774c <nwkRouteFrame+0xbc>)
    7730:	4798      	blx	r3
	}
}
    7732:	46c0      	nop			; (mov r8, r8)
    7734:	46bd      	mov	sp, r7
    7736:	b005      	add	sp, #20
    7738:	bd90      	pop	{r4, r7, pc}
    773a:	46c0      	nop			; (mov r8, r8)
    773c:	00007375 	.word	0x00007375
    7740:	0000ffff 	.word	0x0000ffff
    7744:	000090b9 	.word	0x000090b9
    7748:	00007751 	.word	0x00007751
    774c:	000070f9 	.word	0x000070f9

00007750 <nwkRouteSendRouteError>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteSendRouteError(uint16_t src, uint16_t dst,
		uint8_t multicast)
{
    7750:	b590      	push	{r4, r7, lr}
    7752:	b085      	sub	sp, #20
    7754:	af00      	add	r7, sp, #0
    7756:	0004      	movs	r4, r0
    7758:	0008      	movs	r0, r1
    775a:	0011      	movs	r1, r2
    775c:	1dbb      	adds	r3, r7, #6
    775e:	1c22      	adds	r2, r4, #0
    7760:	801a      	strh	r2, [r3, #0]
    7762:	1d3b      	adds	r3, r7, #4
    7764:	1c02      	adds	r2, r0, #0
    7766:	801a      	strh	r2, [r3, #0]
    7768:	1cfb      	adds	r3, r7, #3
    776a:	1c0a      	adds	r2, r1, #0
    776c:	701a      	strb	r2, [r3, #0]
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    776e:	4b3f      	ldr	r3, [pc, #252]	; (786c <nwkRouteSendRouteError+0x11c>)
    7770:	4798      	blx	r3
    7772:	0003      	movs	r3, r0
    7774:	60fb      	str	r3, [r7, #12]
    7776:	68fb      	ldr	r3, [r7, #12]
    7778:	2b00      	cmp	r3, #0
    777a:	d073      	beq.n	7864 <nwkRouteSendRouteError+0x114>
		return;
	}

	nwkFrameCommandInit(frame);
    777c:	68fb      	ldr	r3, [r7, #12]
    777e:	0018      	movs	r0, r3
    7780:	4b3b      	ldr	r3, [pc, #236]	; (7870 <nwkRouteSendRouteError+0x120>)
    7782:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    7784:	68fb      	ldr	r3, [r7, #12]
    7786:	785b      	ldrb	r3, [r3, #1]
    7788:	3306      	adds	r3, #6
    778a:	b2da      	uxtb	r2, r3
    778c:	68fb      	ldr	r3, [r7, #12]
    778e:	705a      	strb	r2, [r3, #1]
	frame->tx.confirm = NULL;
    7790:	68fb      	ldr	r3, [r7, #12]
    7792:	2289      	movs	r2, #137	; 0x89
    7794:	5c99      	ldrb	r1, [r3, r2]
    7796:	2000      	movs	r0, #0
    7798:	4001      	ands	r1, r0
    779a:	5499      	strb	r1, [r3, r2]
    779c:	1899      	adds	r1, r3, r2
    779e:	7848      	ldrb	r0, [r1, #1]
    77a0:	2400      	movs	r4, #0
    77a2:	4020      	ands	r0, r4
    77a4:	7048      	strb	r0, [r1, #1]
    77a6:	1899      	adds	r1, r3, r2
    77a8:	7888      	ldrb	r0, [r1, #2]
    77aa:	2400      	movs	r4, #0
    77ac:	4020      	ands	r0, r4
    77ae:	7088      	strb	r0, [r1, #2]
    77b0:	189b      	adds	r3, r3, r2
    77b2:	78da      	ldrb	r2, [r3, #3]
    77b4:	2100      	movs	r1, #0
    77b6:	400a      	ands	r2, r1
    77b8:	70da      	strb	r2, [r3, #3]

	frame->header.nwkDstAddr = src;
    77ba:	68fb      	ldr	r3, [r7, #12]
    77bc:	1dba      	adds	r2, r7, #6
    77be:	330f      	adds	r3, #15
    77c0:	7814      	ldrb	r4, [r2, #0]
    77c2:	7819      	ldrb	r1, [r3, #0]
    77c4:	2000      	movs	r0, #0
    77c6:	4001      	ands	r1, r0
    77c8:	1c08      	adds	r0, r1, #0
    77ca:	1c21      	adds	r1, r4, #0
    77cc:	4301      	orrs	r1, r0
    77ce:	7019      	strb	r1, [r3, #0]
    77d0:	7850      	ldrb	r0, [r2, #1]
    77d2:	785a      	ldrb	r2, [r3, #1]
    77d4:	2100      	movs	r1, #0
    77d6:	400a      	ands	r2, r1
    77d8:	1c11      	adds	r1, r2, #0
    77da:	1c02      	adds	r2, r0, #0
    77dc:	430a      	orrs	r2, r1
    77de:	705a      	strb	r2, [r3, #1]

	command = (NwkCommandRouteError_t *)frame->payload;
    77e0:	68fb      	ldr	r3, [r7, #12]
    77e2:	2281      	movs	r2, #129	; 0x81
    77e4:	5c9a      	ldrb	r2, [r3, r2]
    77e6:	2182      	movs	r1, #130	; 0x82
    77e8:	5c59      	ldrb	r1, [r3, r1]
    77ea:	0209      	lsls	r1, r1, #8
    77ec:	430a      	orrs	r2, r1
    77ee:	2183      	movs	r1, #131	; 0x83
    77f0:	5c59      	ldrb	r1, [r3, r1]
    77f2:	0409      	lsls	r1, r1, #16
    77f4:	430a      	orrs	r2, r1
    77f6:	2184      	movs	r1, #132	; 0x84
    77f8:	5c5b      	ldrb	r3, [r3, r1]
    77fa:	061b      	lsls	r3, r3, #24
    77fc:	4313      	orrs	r3, r2
    77fe:	60bb      	str	r3, [r7, #8]
	command->id = NWK_COMMAND_ROUTE_ERROR;
    7800:	68bb      	ldr	r3, [r7, #8]
    7802:	2201      	movs	r2, #1
    7804:	701a      	strb	r2, [r3, #0]
	command->srcAddr = src;
    7806:	68bb      	ldr	r3, [r7, #8]
    7808:	1dba      	adds	r2, r7, #6
    780a:	3301      	adds	r3, #1
    780c:	7814      	ldrb	r4, [r2, #0]
    780e:	7819      	ldrb	r1, [r3, #0]
    7810:	2000      	movs	r0, #0
    7812:	4001      	ands	r1, r0
    7814:	1c08      	adds	r0, r1, #0
    7816:	1c21      	adds	r1, r4, #0
    7818:	4301      	orrs	r1, r0
    781a:	7019      	strb	r1, [r3, #0]
    781c:	7850      	ldrb	r0, [r2, #1]
    781e:	785a      	ldrb	r2, [r3, #1]
    7820:	2100      	movs	r1, #0
    7822:	400a      	ands	r2, r1
    7824:	1c11      	adds	r1, r2, #0
    7826:	1c02      	adds	r2, r0, #0
    7828:	430a      	orrs	r2, r1
    782a:	705a      	strb	r2, [r3, #1]
	command->dstAddr = dst;
    782c:	68bb      	ldr	r3, [r7, #8]
    782e:	1d3a      	adds	r2, r7, #4
    7830:	3303      	adds	r3, #3
    7832:	7814      	ldrb	r4, [r2, #0]
    7834:	7819      	ldrb	r1, [r3, #0]
    7836:	2000      	movs	r0, #0
    7838:	4001      	ands	r1, r0
    783a:	1c08      	adds	r0, r1, #0
    783c:	1c21      	adds	r1, r4, #0
    783e:	4301      	orrs	r1, r0
    7840:	7019      	strb	r1, [r3, #0]
    7842:	7850      	ldrb	r0, [r2, #1]
    7844:	785a      	ldrb	r2, [r3, #1]
    7846:	2100      	movs	r1, #0
    7848:	400a      	ands	r2, r1
    784a:	1c11      	adds	r1, r2, #0
    784c:	1c02      	adds	r2, r0, #0
    784e:	430a      	orrs	r2, r1
    7850:	705a      	strb	r2, [r3, #1]
	command->multicast = multicast;
    7852:	68bb      	ldr	r3, [r7, #8]
    7854:	1cfa      	adds	r2, r7, #3
    7856:	7812      	ldrb	r2, [r2, #0]
    7858:	715a      	strb	r2, [r3, #5]

	nwkTxFrame(frame);
    785a:	68fb      	ldr	r3, [r7, #12]
    785c:	0018      	movs	r0, r3
    785e:	4b05      	ldr	r3, [pc, #20]	; (7874 <nwkRouteSendRouteError+0x124>)
    7860:	4798      	blx	r3
    7862:	e000      	b.n	7866 <nwkRouteSendRouteError+0x116>
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
		return;
    7864:	46c0      	nop			; (mov r8, r8)
	command->srcAddr = src;
	command->dstAddr = dst;
	command->multicast = multicast;

	nwkTxFrame(frame);
}
    7866:	46bd      	mov	sp, r7
    7868:	b005      	add	sp, #20
    786a:	bd90      	pop	{r4, r7, pc}
    786c:	00006ff9 	.word	0x00006ff9
    7870:	0000716d 	.word	0x0000716d
    7874:	000090b9 	.word	0x000090b9

00007878 <nwkRouteErrorReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    7878:	b580      	push	{r7, lr}
    787a:	b084      	sub	sp, #16
    787c:	af00      	add	r7, sp, #0
    787e:	6078      	str	r0, [r7, #4]
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    7880:	687b      	ldr	r3, [r7, #4]
    7882:	689b      	ldr	r3, [r3, #8]
    7884:	60fb      	str	r3, [r7, #12]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    7886:	687b      	ldr	r3, [r7, #4]
    7888:	7b1b      	ldrb	r3, [r3, #12]
    788a:	2b06      	cmp	r3, #6
    788c:	d001      	beq.n	7892 <nwkRouteErrorReceived+0x1a>
		return false;
    788e:	2300      	movs	r3, #0
    7890:	e00c      	b.n	78ac <nwkRouteErrorReceived+0x34>
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    7892:	68fb      	ldr	r3, [r7, #12]
    7894:	78da      	ldrb	r2, [r3, #3]
    7896:	791b      	ldrb	r3, [r3, #4]
    7898:	021b      	lsls	r3, r3, #8
    789a:	4313      	orrs	r3, r2
    789c:	b29a      	uxth	r2, r3
    789e:	68fb      	ldr	r3, [r7, #12]
    78a0:	795b      	ldrb	r3, [r3, #5]
    78a2:	0019      	movs	r1, r3
    78a4:	0010      	movs	r0, r2
    78a6:	4b03      	ldr	r3, [pc, #12]	; (78b4 <nwkRouteErrorReceived+0x3c>)
    78a8:	4798      	blx	r3

	return true;
    78aa:	2301      	movs	r3, #1
}
    78ac:	0018      	movs	r0, r3
    78ae:	46bd      	mov	sp, r7
    78b0:	b004      	add	sp, #16
    78b2:	bd80      	pop	{r7, pc}
    78b4:	00007461 	.word	0x00007461

000078b8 <nwkRouteNormalizeRanks>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
    78b8:	b580      	push	{r7, lr}
    78ba:	b082      	sub	sp, #8
    78bc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    78be:	1dfb      	adds	r3, r7, #7
    78c0:	2200      	movs	r2, #0
    78c2:	701a      	strb	r2, [r3, #0]
    78c4:	e017      	b.n	78f6 <nwkRouteNormalizeRanks+0x3e>
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    78c6:	1dfb      	adds	r3, r7, #7
    78c8:	781b      	ldrb	r3, [r3, #0]
    78ca:	1dfa      	adds	r2, r7, #7
    78cc:	7812      	ldrb	r2, [r2, #0]
    78ce:	490e      	ldr	r1, [pc, #56]	; (7908 <nwkRouteNormalizeRanks+0x50>)
    78d0:	00d2      	lsls	r2, r2, #3
    78d2:	188a      	adds	r2, r1, r2
    78d4:	3206      	adds	r2, #6
    78d6:	7812      	ldrb	r2, [r2, #0]
    78d8:	0852      	lsrs	r2, r2, #1
    78da:	b2d2      	uxtb	r2, r2
    78dc:	3201      	adds	r2, #1
    78de:	b2d1      	uxtb	r1, r2
    78e0:	4a09      	ldr	r2, [pc, #36]	; (7908 <nwkRouteNormalizeRanks+0x50>)
    78e2:	00db      	lsls	r3, r3, #3
    78e4:	18d3      	adds	r3, r2, r3
    78e6:	3306      	adds	r3, #6
    78e8:	1c0a      	adds	r2, r1, #0
    78ea:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    78ec:	1dfb      	adds	r3, r7, #7
    78ee:	781a      	ldrb	r2, [r3, #0]
    78f0:	1dfb      	adds	r3, r7, #7
    78f2:	3201      	adds	r2, #1
    78f4:	701a      	strb	r2, [r3, #0]
    78f6:	1dfb      	adds	r3, r7, #7
    78f8:	781b      	ldrb	r3, [r3, #0]
    78fa:	2b63      	cmp	r3, #99	; 0x63
    78fc:	d9e3      	bls.n	78c6 <nwkRouteNormalizeRanks+0xe>
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
	}
}
    78fe:	46c0      	nop			; (mov r8, r8)
    7900:	46bd      	mov	sp, r7
    7902:	b002      	add	sp, #8
    7904:	bd80      	pop	{r7, pc}
    7906:	46c0      	nop			; (mov r8, r8)
    7908:	20000848 	.word	0x20000848

0000790c <nwkRouteDiscoveryInit>:

/*************************************************************************//**
*  @brief Initializes the Route Discovery module
*****************************************************************************/
void nwkRouteDiscoveryInit(void)
{
    790c:	b580      	push	{r7, lr}
    790e:	b082      	sub	sp, #8
    7910:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7912:	1dfb      	adds	r3, r7, #7
    7914:	2200      	movs	r2, #0
    7916:	701a      	strb	r2, [r3, #0]
    7918:	e00f      	b.n	793a <nwkRouteDiscoveryInit+0x2e>
		nwkRouteDiscoveryTable[i].timeout = 0;
    791a:	1dfb      	adds	r3, r7, #7
    791c:	781a      	ldrb	r2, [r3, #0]
    791e:	490f      	ldr	r1, [pc, #60]	; (795c <nwkRouteDiscoveryInit+0x50>)
    7920:	0013      	movs	r3, r2
    7922:	005b      	lsls	r3, r3, #1
    7924:	189b      	adds	r3, r3, r2
    7926:	009b      	lsls	r3, r3, #2
    7928:	18cb      	adds	r3, r1, r3
    792a:	330a      	adds	r3, #10
    792c:	2200      	movs	r2, #0
    792e:	801a      	strh	r2, [r3, #0]
/*************************************************************************//**
*  @brief Initializes the Route Discovery module
*****************************************************************************/
void nwkRouteDiscoveryInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7930:	1dfb      	adds	r3, r7, #7
    7932:	781a      	ldrb	r2, [r3, #0]
    7934:	1dfb      	adds	r3, r7, #7
    7936:	3201      	adds	r2, #1
    7938:	701a      	strb	r2, [r3, #0]
    793a:	1dfb      	adds	r3, r7, #7
    793c:	781b      	ldrb	r3, [r3, #0]
    793e:	2b04      	cmp	r3, #4
    7940:	d9eb      	bls.n	791a <nwkRouteDiscoveryInit+0xe>
		nwkRouteDiscoveryTable[i].timeout = 0;
	}

	nwkRouteDiscoveryTimer.interval = NWK_ROUTE_DISCOVERY_TIMER_INTERVAL;
    7942:	4b07      	ldr	r3, [pc, #28]	; (7960 <nwkRouteDiscoveryInit+0x54>)
    7944:	2264      	movs	r2, #100	; 0x64
    7946:	609a      	str	r2, [r3, #8]
	nwkRouteDiscoveryTimer.mode = SYS_TIMER_INTERVAL_MODE;
    7948:	4b05      	ldr	r3, [pc, #20]	; (7960 <nwkRouteDiscoveryInit+0x54>)
    794a:	2200      	movs	r2, #0
    794c:	731a      	strb	r2, [r3, #12]
	nwkRouteDiscoveryTimer.handler = nwkRouteDiscoveryTimerHandler;
    794e:	4b04      	ldr	r3, [pc, #16]	; (7960 <nwkRouteDiscoveryInit+0x54>)
    7950:	4a04      	ldr	r2, [pc, #16]	; (7964 <nwkRouteDiscoveryInit+0x58>)
    7952:	611a      	str	r2, [r3, #16]
}
    7954:	46c0      	nop			; (mov r8, r8)
    7956:	46bd      	mov	sp, r7
    7958:	b002      	add	sp, #8
    795a:	bd80      	pop	{r7, pc}
    795c:	20000b68 	.word	0x20000b68
    7960:	20000ba4 	.word	0x20000ba4
    7964:	00007b7d 	.word	0x00007b7d

00007968 <nwkRouteDiscoveryRequest>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteDiscoveryRequest(NwkFrame_t *frame)
{
    7968:	b580      	push	{r7, lr}
    796a:	b084      	sub	sp, #16
    796c:	af00      	add	r7, sp, #0
    796e:	6078      	str	r0, [r7, #4]
	NwkFrameHeader_t *header = &frame->header;
    7970:	687b      	ldr	r3, [r7, #4]
    7972:	3302      	adds	r3, #2
    7974:	60fb      	str	r3, [r7, #12]
	NwkRouteDiscoveryTableEntry_t *entry;

	entry = nwkRouteDiscoveryFindEntry(nwkIb.addr, header->nwkDstAddr,
    7976:	4b25      	ldr	r3, [pc, #148]	; (7a0c <nwkRouteDiscoveryRequest+0xa4>)
    7978:	8818      	ldrh	r0, [r3, #0]
    797a:	68fb      	ldr	r3, [r7, #12]
    797c:	7b5a      	ldrb	r2, [r3, #13]
    797e:	7b9b      	ldrb	r3, [r3, #14]
    7980:	021b      	lsls	r3, r3, #8
    7982:	4313      	orrs	r3, r2
    7984:	b299      	uxth	r1, r3
			header->nwkFcf.multicast);
    7986:	68fb      	ldr	r3, [r7, #12]
    7988:	7a5b      	ldrb	r3, [r3, #9]
    798a:	071b      	lsls	r3, r3, #28
    798c:	0fdb      	lsrs	r3, r3, #31
    798e:	b2db      	uxtb	r3, r3
void nwkRouteDiscoveryRequest(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NwkRouteDiscoveryTableEntry_t *entry;

	entry = nwkRouteDiscoveryFindEntry(nwkIb.addr, header->nwkDstAddr,
    7990:	001a      	movs	r2, r3
    7992:	4b1f      	ldr	r3, [pc, #124]	; (7a10 <nwkRouteDiscoveryRequest+0xa8>)
    7994:	4798      	blx	r3
    7996:	0003      	movs	r3, r0
    7998:	60bb      	str	r3, [r7, #8]
			header->nwkFcf.multicast);

	if (entry) {
    799a:	68bb      	ldr	r3, [r7, #8]
    799c:	2b00      	cmp	r3, #0
    799e:	d003      	beq.n	79a8 <nwkRouteDiscoveryRequest+0x40>
		frame->state = NWK_RD_STATE_WAIT_FOR_ROUTE;
    79a0:	687b      	ldr	r3, [r7, #4]
    79a2:	2240      	movs	r2, #64	; 0x40
    79a4:	701a      	strb	r2, [r3, #0]
		return;
    79a6:	e02e      	b.n	7a06 <nwkRouteDiscoveryRequest+0x9e>
	}

	entry = nwkRouteDiscoveryNewEntry();
    79a8:	4b1a      	ldr	r3, [pc, #104]	; (7a14 <nwkRouteDiscoveryRequest+0xac>)
    79aa:	4798      	blx	r3
    79ac:	0003      	movs	r3, r0
    79ae:	60bb      	str	r3, [r7, #8]

	if (entry) {
    79b0:	68bb      	ldr	r3, [r7, #8]
    79b2:	2b00      	cmp	r3, #0
    79b4:	d022      	beq.n	79fc <nwkRouteDiscoveryRequest+0x94>
		entry->srcAddr = nwkIb.addr;
    79b6:	4b15      	ldr	r3, [pc, #84]	; (7a0c <nwkRouteDiscoveryRequest+0xa4>)
    79b8:	881a      	ldrh	r2, [r3, #0]
    79ba:	68bb      	ldr	r3, [r7, #8]
    79bc:	801a      	strh	r2, [r3, #0]
		entry->dstAddr = header->nwkDstAddr;
    79be:	68fb      	ldr	r3, [r7, #12]
    79c0:	7b5a      	ldrb	r2, [r3, #13]
    79c2:	7b9b      	ldrb	r3, [r3, #14]
    79c4:	021b      	lsls	r3, r3, #8
    79c6:	4313      	orrs	r3, r2
    79c8:	b29a      	uxth	r2, r3
    79ca:	68bb      	ldr	r3, [r7, #8]
    79cc:	805a      	strh	r2, [r3, #2]
		entry->multicast = header->nwkFcf.multicast;
    79ce:	68fb      	ldr	r3, [r7, #12]
    79d0:	7a5b      	ldrb	r3, [r3, #9]
    79d2:	071b      	lsls	r3, r3, #28
    79d4:	0fdb      	lsrs	r3, r3, #31
    79d6:	b2db      	uxtb	r3, r3
    79d8:	001a      	movs	r2, r3
    79da:	68bb      	ldr	r3, [r7, #8]
    79dc:	711a      	strb	r2, [r3, #4]
		entry->senderAddr = NWK_BROADCAST_ADDR;
    79de:	68bb      	ldr	r3, [r7, #8]
    79e0:	2201      	movs	r2, #1
    79e2:	4252      	negs	r2, r2
    79e4:	80da      	strh	r2, [r3, #6]

		if (nwkRouteDiscoverySendRequest(entry,
    79e6:	68bb      	ldr	r3, [r7, #8]
    79e8:	21ff      	movs	r1, #255	; 0xff
    79ea:	0018      	movs	r0, r3
    79ec:	4b0a      	ldr	r3, [pc, #40]	; (7a18 <nwkRouteDiscoveryRequest+0xb0>)
    79ee:	4798      	blx	r3
    79f0:	1e03      	subs	r3, r0, #0
    79f2:	d003      	beq.n	79fc <nwkRouteDiscoveryRequest+0x94>
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY)) {
			frame->state = NWK_RD_STATE_WAIT_FOR_ROUTE;
    79f4:	687b      	ldr	r3, [r7, #4]
    79f6:	2240      	movs	r2, #64	; 0x40
    79f8:	701a      	strb	r2, [r3, #0]
			return;
    79fa:	e004      	b.n	7a06 <nwkRouteDiscoveryRequest+0x9e>
		}
	}

	nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
    79fc:	687b      	ldr	r3, [r7, #4]
    79fe:	2111      	movs	r1, #17
    7a00:	0018      	movs	r0, r3
    7a02:	4b06      	ldr	r3, [pc, #24]	; (7a1c <nwkRouteDiscoveryRequest+0xb4>)
    7a04:	4798      	blx	r3
}
    7a06:	46bd      	mov	sp, r7
    7a08:	b004      	add	sp, #16
    7a0a:	bd80      	pop	{r7, pc}
    7a0c:	20001024 	.word	0x20001024
    7a10:	00007a21 	.word	0x00007a21
    7a14:	00007af5 	.word	0x00007af5
    7a18:	00007c31 	.word	0x00007c31
    7a1c:	00009559 	.word	0x00009559

00007a20 <nwkRouteDiscoveryFindEntry>:

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
    7a20:	b590      	push	{r4, r7, lr}
    7a22:	b085      	sub	sp, #20
    7a24:	af00      	add	r7, sp, #0
    7a26:	0004      	movs	r4, r0
    7a28:	0008      	movs	r0, r1
    7a2a:	0011      	movs	r1, r2
    7a2c:	1dbb      	adds	r3, r7, #6
    7a2e:	1c22      	adds	r2, r4, #0
    7a30:	801a      	strh	r2, [r3, #0]
    7a32:	1d3b      	adds	r3, r7, #4
    7a34:	1c02      	adds	r2, r0, #0
    7a36:	801a      	strh	r2, [r3, #0]
    7a38:	1cfb      	adds	r3, r7, #3
    7a3a:	1c0a      	adds	r2, r1, #0
    7a3c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7a3e:	230f      	movs	r3, #15
    7a40:	18fb      	adds	r3, r7, r3
    7a42:	2200      	movs	r2, #0
    7a44:	701a      	strb	r2, [r3, #0]
    7a46:	e048      	b.n	7ada <nwkRouteDiscoveryFindEntry+0xba>
		if (nwkRouteDiscoveryTable[i].timeout > 0 &&
    7a48:	230f      	movs	r3, #15
    7a4a:	18fb      	adds	r3, r7, r3
    7a4c:	781a      	ldrb	r2, [r3, #0]
    7a4e:	4928      	ldr	r1, [pc, #160]	; (7af0 <nwkRouteDiscoveryFindEntry+0xd0>)
    7a50:	0013      	movs	r3, r2
    7a52:	005b      	lsls	r3, r3, #1
    7a54:	189b      	adds	r3, r3, r2
    7a56:	009b      	lsls	r3, r3, #2
    7a58:	18cb      	adds	r3, r1, r3
    7a5a:	330a      	adds	r3, #10
    7a5c:	881b      	ldrh	r3, [r3, #0]
    7a5e:	2b00      	cmp	r3, #0
    7a60:	d034      	beq.n	7acc <nwkRouteDiscoveryFindEntry+0xac>
				nwkRouteDiscoveryTable[i].srcAddr == src &&
    7a62:	230f      	movs	r3, #15
    7a64:	18fb      	adds	r3, r7, r3
    7a66:	781a      	ldrb	r2, [r3, #0]
    7a68:	4921      	ldr	r1, [pc, #132]	; (7af0 <nwkRouteDiscoveryFindEntry+0xd0>)
    7a6a:	0013      	movs	r3, r2
    7a6c:	005b      	lsls	r3, r3, #1
    7a6e:	189b      	adds	r3, r3, r2
    7a70:	009b      	lsls	r3, r3, #2
    7a72:	5a5b      	ldrh	r3, [r3, r1]
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (nwkRouteDiscoveryTable[i].timeout > 0 &&
    7a74:	1dba      	adds	r2, r7, #6
    7a76:	8812      	ldrh	r2, [r2, #0]
    7a78:	429a      	cmp	r2, r3
    7a7a:	d127      	bne.n	7acc <nwkRouteDiscoveryFindEntry+0xac>
				nwkRouteDiscoveryTable[i].srcAddr == src &&
				nwkRouteDiscoveryTable[i].dstAddr == dst &&
    7a7c:	230f      	movs	r3, #15
    7a7e:	18fb      	adds	r3, r7, r3
    7a80:	781a      	ldrb	r2, [r3, #0]
    7a82:	491b      	ldr	r1, [pc, #108]	; (7af0 <nwkRouteDiscoveryFindEntry+0xd0>)
    7a84:	0013      	movs	r3, r2
    7a86:	005b      	lsls	r3, r3, #1
    7a88:	189b      	adds	r3, r3, r2
    7a8a:	009b      	lsls	r3, r3, #2
    7a8c:	18cb      	adds	r3, r1, r3
    7a8e:	3302      	adds	r3, #2
    7a90:	881b      	ldrh	r3, [r3, #0]
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (nwkRouteDiscoveryTable[i].timeout > 0 &&
				nwkRouteDiscoveryTable[i].srcAddr == src &&
    7a92:	1d3a      	adds	r2, r7, #4
    7a94:	8812      	ldrh	r2, [r2, #0]
    7a96:	429a      	cmp	r2, r3
    7a98:	d118      	bne.n	7acc <nwkRouteDiscoveryFindEntry+0xac>
				nwkRouteDiscoveryTable[i].dstAddr == dst &&
				nwkRouteDiscoveryTable[i].multicast ==
    7a9a:	230f      	movs	r3, #15
    7a9c:	18fb      	adds	r3, r7, r3
    7a9e:	781a      	ldrb	r2, [r3, #0]
    7aa0:	4913      	ldr	r1, [pc, #76]	; (7af0 <nwkRouteDiscoveryFindEntry+0xd0>)
    7aa2:	0013      	movs	r3, r2
    7aa4:	005b      	lsls	r3, r3, #1
    7aa6:	189b      	adds	r3, r3, r2
    7aa8:	009b      	lsls	r3, r3, #2
    7aaa:	18cb      	adds	r3, r1, r3
    7aac:	3304      	adds	r3, #4
    7aae:	781b      	ldrb	r3, [r3, #0]
		uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (nwkRouteDiscoveryTable[i].timeout > 0 &&
				nwkRouteDiscoveryTable[i].srcAddr == src &&
				nwkRouteDiscoveryTable[i].dstAddr == dst &&
    7ab0:	1cfa      	adds	r2, r7, #3
    7ab2:	7812      	ldrb	r2, [r2, #0]
    7ab4:	429a      	cmp	r2, r3
    7ab6:	d109      	bne.n	7acc <nwkRouteDiscoveryFindEntry+0xac>
				nwkRouteDiscoveryTable[i].multicast ==
				multicast) {
			return &nwkRouteDiscoveryTable[i];
    7ab8:	230f      	movs	r3, #15
    7aba:	18fb      	adds	r3, r7, r3
    7abc:	781a      	ldrb	r2, [r3, #0]
    7abe:	0013      	movs	r3, r2
    7ac0:	005b      	lsls	r3, r3, #1
    7ac2:	189b      	adds	r3, r3, r2
    7ac4:	009b      	lsls	r3, r3, #2
    7ac6:	4a0a      	ldr	r2, [pc, #40]	; (7af0 <nwkRouteDiscoveryFindEntry+0xd0>)
    7ac8:	189b      	adds	r3, r3, r2
    7aca:	e00c      	b.n	7ae6 <nwkRouteDiscoveryFindEntry+0xc6>
/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7acc:	230f      	movs	r3, #15
    7ace:	18fb      	adds	r3, r7, r3
    7ad0:	781a      	ldrb	r2, [r3, #0]
    7ad2:	230f      	movs	r3, #15
    7ad4:	18fb      	adds	r3, r7, r3
    7ad6:	3201      	adds	r2, #1
    7ad8:	701a      	strb	r2, [r3, #0]
    7ada:	230f      	movs	r3, #15
    7adc:	18fb      	adds	r3, r7, r3
    7ade:	781b      	ldrb	r3, [r3, #0]
    7ae0:	2b04      	cmp	r3, #4
    7ae2:	d9b1      	bls.n	7a48 <nwkRouteDiscoveryFindEntry+0x28>
				multicast) {
			return &nwkRouteDiscoveryTable[i];
		}
	}

	return NULL;
    7ae4:	2300      	movs	r3, #0
}
    7ae6:	0018      	movs	r0, r3
    7ae8:	46bd      	mov	sp, r7
    7aea:	b005      	add	sp, #20
    7aec:	bd90      	pop	{r4, r7, pc}
    7aee:	46c0      	nop			; (mov r8, r8)
    7af0:	20000b68 	.word	0x20000b68

00007af4 <nwkRouteDiscoveryNewEntry>:

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
    7af4:	b580      	push	{r7, lr}
    7af6:	b082      	sub	sp, #8
    7af8:	af00      	add	r7, sp, #0
	NwkRouteDiscoveryTableEntry_t *entry = NULL;
    7afa:	2300      	movs	r3, #0
    7afc:	607b      	str	r3, [r7, #4]

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7afe:	1cfb      	adds	r3, r7, #3
    7b00:	2200      	movs	r2, #0
    7b02:	701a      	strb	r2, [r3, #0]
    7b04:	e01a      	b.n	7b3c <nwkRouteDiscoveryNewEntry+0x48>
		if (0 == nwkRouteDiscoveryTable[i].timeout) {
    7b06:	1cfb      	adds	r3, r7, #3
    7b08:	781a      	ldrb	r2, [r3, #0]
    7b0a:	4919      	ldr	r1, [pc, #100]	; (7b70 <nwkRouteDiscoveryNewEntry+0x7c>)
    7b0c:	0013      	movs	r3, r2
    7b0e:	005b      	lsls	r3, r3, #1
    7b10:	189b      	adds	r3, r3, r2
    7b12:	009b      	lsls	r3, r3, #2
    7b14:	18cb      	adds	r3, r1, r3
    7b16:	330a      	adds	r3, #10
    7b18:	881b      	ldrh	r3, [r3, #0]
    7b1a:	2b00      	cmp	r3, #0
    7b1c:	d109      	bne.n	7b32 <nwkRouteDiscoveryNewEntry+0x3e>
			entry = &nwkRouteDiscoveryTable[i];
    7b1e:	1cfb      	adds	r3, r7, #3
    7b20:	781a      	ldrb	r2, [r3, #0]
    7b22:	0013      	movs	r3, r2
    7b24:	005b      	lsls	r3, r3, #1
    7b26:	189b      	adds	r3, r3, r2
    7b28:	009b      	lsls	r3, r3, #2
    7b2a:	4a11      	ldr	r2, [pc, #68]	; (7b70 <nwkRouteDiscoveryNewEntry+0x7c>)
    7b2c:	189b      	adds	r3, r3, r2
    7b2e:	607b      	str	r3, [r7, #4]
			break;
    7b30:	e008      	b.n	7b44 <nwkRouteDiscoveryNewEntry+0x50>
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
	NwkRouteDiscoveryTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7b32:	1cfb      	adds	r3, r7, #3
    7b34:	781a      	ldrb	r2, [r3, #0]
    7b36:	1cfb      	adds	r3, r7, #3
    7b38:	3201      	adds	r2, #1
    7b3a:	701a      	strb	r2, [r3, #0]
    7b3c:	1cfb      	adds	r3, r7, #3
    7b3e:	781b      	ldrb	r3, [r3, #0]
    7b40:	2b04      	cmp	r3, #4
    7b42:	d9e0      	bls.n	7b06 <nwkRouteDiscoveryNewEntry+0x12>
			entry = &nwkRouteDiscoveryTable[i];
			break;
		}
	}

	if (entry) {
    7b44:	687b      	ldr	r3, [r7, #4]
    7b46:	2b00      	cmp	r3, #0
    7b48:	d00d      	beq.n	7b66 <nwkRouteDiscoveryNewEntry+0x72>
		entry->forwardLinkQuality = NWK_ROUTE_DISCOVERY_NO_LINK;
    7b4a:	687b      	ldr	r3, [r7, #4]
    7b4c:	2200      	movs	r2, #0
    7b4e:	721a      	strb	r2, [r3, #8]
		entry->reverseLinkQuality = NWK_ROUTE_DISCOVERY_NO_LINK;
    7b50:	687b      	ldr	r3, [r7, #4]
    7b52:	2200      	movs	r2, #0
    7b54:	725a      	strb	r2, [r3, #9]
		entry->timeout = NWK_ROUTE_DISCOVERY_TIMEOUT;
    7b56:	687b      	ldr	r3, [r7, #4]
    7b58:	22fa      	movs	r2, #250	; 0xfa
    7b5a:	0092      	lsls	r2, r2, #2
    7b5c:	815a      	strh	r2, [r3, #10]
		SYS_TimerStart(&nwkRouteDiscoveryTimer);
    7b5e:	4b05      	ldr	r3, [pc, #20]	; (7b74 <nwkRouteDiscoveryNewEntry+0x80>)
    7b60:	0018      	movs	r0, r3
    7b62:	4b05      	ldr	r3, [pc, #20]	; (7b78 <nwkRouteDiscoveryNewEntry+0x84>)
    7b64:	4798      	blx	r3
	}

	return entry;
    7b66:	687b      	ldr	r3, [r7, #4]
}
    7b68:	0018      	movs	r0, r3
    7b6a:	46bd      	mov	sp, r7
    7b6c:	b002      	add	sp, #8
    7b6e:	bd80      	pop	{r7, pc}
    7b70:	20000b68 	.word	0x20000b68
    7b74:	20000ba4 	.word	0x20000ba4
    7b78:	000061b1 	.word	0x000061b1

00007b7c <nwkRouteDiscoveryTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoveryTimerHandler(SYS_Timer_t *timer)
{
    7b7c:	b580      	push	{r7, lr}
    7b7e:	b084      	sub	sp, #16
    7b80:	af00      	add	r7, sp, #0
    7b82:	6078      	str	r0, [r7, #4]
	NwkRouteDiscoveryTableEntry_t *entry;
	bool restart = false;
    7b84:	230f      	movs	r3, #15
    7b86:	18fb      	adds	r3, r7, r3
    7b88:	2200      	movs	r2, #0
    7b8a:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7b8c:	230e      	movs	r3, #14
    7b8e:	18fb      	adds	r3, r7, r3
    7b90:	2200      	movs	r2, #0
    7b92:	701a      	strb	r2, [r3, #0]
    7b94:	e032      	b.n	7bfc <nwkRouteDiscoveryTimerHandler+0x80>
		entry = &nwkRouteDiscoveryTable[i];
    7b96:	230e      	movs	r3, #14
    7b98:	18fb      	adds	r3, r7, r3
    7b9a:	781a      	ldrb	r2, [r3, #0]
    7b9c:	0013      	movs	r3, r2
    7b9e:	005b      	lsls	r3, r3, #1
    7ba0:	189b      	adds	r3, r3, r2
    7ba2:	009b      	lsls	r3, r3, #2
    7ba4:	4a1e      	ldr	r2, [pc, #120]	; (7c20 <nwkRouteDiscoveryTimerHandler+0xa4>)
    7ba6:	189b      	adds	r3, r3, r2
    7ba8:	60bb      	str	r3, [r7, #8]

		if (entry->timeout > NWK_ROUTE_DISCOVERY_TIMER_INTERVAL) {
    7baa:	68bb      	ldr	r3, [r7, #8]
    7bac:	895b      	ldrh	r3, [r3, #10]
    7bae:	2b64      	cmp	r3, #100	; 0x64
    7bb0:	d90a      	bls.n	7bc8 <nwkRouteDiscoveryTimerHandler+0x4c>
			entry->timeout -= NWK_ROUTE_DISCOVERY_TIMER_INTERVAL;
    7bb2:	68bb      	ldr	r3, [r7, #8]
    7bb4:	895b      	ldrh	r3, [r3, #10]
    7bb6:	3b64      	subs	r3, #100	; 0x64
    7bb8:	b29a      	uxth	r2, r3
    7bba:	68bb      	ldr	r3, [r7, #8]
    7bbc:	815a      	strh	r2, [r3, #10]
			restart = true;
    7bbe:	230f      	movs	r3, #15
    7bc0:	18fb      	adds	r3, r7, r3
    7bc2:	2201      	movs	r2, #1
    7bc4:	701a      	strb	r2, [r3, #0]
    7bc6:	e012      	b.n	7bee <nwkRouteDiscoveryTimerHandler+0x72>
		} else {
			entry->timeout = 0;
    7bc8:	68bb      	ldr	r3, [r7, #8]
    7bca:	2200      	movs	r2, #0
    7bcc:	815a      	strh	r2, [r3, #10]

			if (entry->srcAddr == nwkIb.addr) {
    7bce:	68bb      	ldr	r3, [r7, #8]
    7bd0:	881a      	ldrh	r2, [r3, #0]
    7bd2:	4b14      	ldr	r3, [pc, #80]	; (7c24 <nwkRouteDiscoveryTimerHandler+0xa8>)
    7bd4:	881b      	ldrh	r3, [r3, #0]
    7bd6:	429a      	cmp	r2, r3
    7bd8:	d109      	bne.n	7bee <nwkRouteDiscoveryTimerHandler+0x72>
				nwkRouteDiscoveryDone(entry,
						entry->reverseLinkQuality >
    7bda:	68bb      	ldr	r3, [r7, #8]
    7bdc:	7a5b      	ldrb	r3, [r3, #9]
			restart = true;
		} else {
			entry->timeout = 0;

			if (entry->srcAddr == nwkIb.addr) {
				nwkRouteDiscoveryDone(entry,
    7bde:	1e5a      	subs	r2, r3, #1
    7be0:	4193      	sbcs	r3, r2
    7be2:	b2da      	uxtb	r2, r3
    7be4:	68bb      	ldr	r3, [r7, #8]
    7be6:	0011      	movs	r1, r2
    7be8:	0018      	movs	r0, r3
    7bea:	4b0f      	ldr	r3, [pc, #60]	; (7c28 <nwkRouteDiscoveryTimerHandler+0xac>)
    7bec:	4798      	blx	r3
static void nwkRouteDiscoveryTimerHandler(SYS_Timer_t *timer)
{
	NwkRouteDiscoveryTableEntry_t *entry;
	bool restart = false;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    7bee:	230e      	movs	r3, #14
    7bf0:	18fb      	adds	r3, r7, r3
    7bf2:	781a      	ldrb	r2, [r3, #0]
    7bf4:	230e      	movs	r3, #14
    7bf6:	18fb      	adds	r3, r7, r3
    7bf8:	3201      	adds	r2, #1
    7bfa:	701a      	strb	r2, [r3, #0]
    7bfc:	230e      	movs	r3, #14
    7bfe:	18fb      	adds	r3, r7, r3
    7c00:	781b      	ldrb	r3, [r3, #0]
    7c02:	2b04      	cmp	r3, #4
    7c04:	d9c7      	bls.n	7b96 <nwkRouteDiscoveryTimerHandler+0x1a>
						0);
			}
		}
	}

	if (restart) {
    7c06:	230f      	movs	r3, #15
    7c08:	18fb      	adds	r3, r7, r3
    7c0a:	781b      	ldrb	r3, [r3, #0]
    7c0c:	2b00      	cmp	r3, #0
    7c0e:	d003      	beq.n	7c18 <nwkRouteDiscoveryTimerHandler+0x9c>
		SYS_TimerStart(timer);
    7c10:	687b      	ldr	r3, [r7, #4]
    7c12:	0018      	movs	r0, r3
    7c14:	4b05      	ldr	r3, [pc, #20]	; (7c2c <nwkRouteDiscoveryTimerHandler+0xb0>)
    7c16:	4798      	blx	r3
	}
}
    7c18:	46c0      	nop			; (mov r8, r8)
    7c1a:	46bd      	mov	sp, r7
    7c1c:	b004      	add	sp, #16
    7c1e:	bd80      	pop	{r7, pc}
    7c20:	20000b68 	.word	0x20000b68
    7c24:	20001024 	.word	0x20001024
    7c28:	0000814d 	.word	0x0000814d
    7c2c:	000061b1 	.word	0x000061b1

00007c30 <nwkRouteDiscoverySendRequest>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRouteDiscoverySendRequest(NwkRouteDiscoveryTableEntry_t *entry,
		uint8_t lq)
{
    7c30:	b590      	push	{r4, r7, lr}
    7c32:	b085      	sub	sp, #20
    7c34:	af00      	add	r7, sp, #0
    7c36:	6078      	str	r0, [r7, #4]
    7c38:	000a      	movs	r2, r1
    7c3a:	1cfb      	adds	r3, r7, #3
    7c3c:	701a      	strb	r2, [r3, #0]
	NwkFrame_t *req;
	NwkCommandRouteRequest_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
    7c3e:	4b45      	ldr	r3, [pc, #276]	; (7d54 <nwkRouteDiscoverySendRequest+0x124>)
    7c40:	4798      	blx	r3
    7c42:	0003      	movs	r3, r0
    7c44:	60fb      	str	r3, [r7, #12]
    7c46:	68fb      	ldr	r3, [r7, #12]
    7c48:	2b00      	cmp	r3, #0
    7c4a:	d101      	bne.n	7c50 <nwkRouteDiscoverySendRequest+0x20>
		return false;
    7c4c:	2300      	movs	r3, #0
    7c4e:	e07d      	b.n	7d4c <nwkRouteDiscoverySendRequest+0x11c>
	}

	nwkFrameCommandInit(req);
    7c50:	68fb      	ldr	r3, [r7, #12]
    7c52:	0018      	movs	r0, r3
    7c54:	4b40      	ldr	r3, [pc, #256]	; (7d58 <nwkRouteDiscoverySendRequest+0x128>)
    7c56:	4798      	blx	r3

	req->size += sizeof(NwkCommandRouteRequest_t);
    7c58:	68fb      	ldr	r3, [r7, #12]
    7c5a:	785b      	ldrb	r3, [r3, #1]
    7c5c:	3307      	adds	r3, #7
    7c5e:	b2da      	uxtb	r2, r3
    7c60:	68fb      	ldr	r3, [r7, #12]
    7c62:	705a      	strb	r2, [r3, #1]
	req->tx.confirm = NULL;
    7c64:	68fb      	ldr	r3, [r7, #12]
    7c66:	2289      	movs	r2, #137	; 0x89
    7c68:	5c99      	ldrb	r1, [r3, r2]
    7c6a:	2000      	movs	r0, #0
    7c6c:	4001      	ands	r1, r0
    7c6e:	5499      	strb	r1, [r3, r2]
    7c70:	1899      	adds	r1, r3, r2
    7c72:	7848      	ldrb	r0, [r1, #1]
    7c74:	2400      	movs	r4, #0
    7c76:	4020      	ands	r0, r4
    7c78:	7048      	strb	r0, [r1, #1]
    7c7a:	1899      	adds	r1, r3, r2
    7c7c:	7888      	ldrb	r0, [r1, #2]
    7c7e:	2400      	movs	r4, #0
    7c80:	4020      	ands	r0, r4
    7c82:	7088      	strb	r0, [r1, #2]
    7c84:	189b      	adds	r3, r3, r2
    7c86:	78da      	ldrb	r2, [r3, #3]
    7c88:	2100      	movs	r1, #0
    7c8a:	400a      	ands	r2, r1
    7c8c:	70da      	strb	r2, [r3, #3]

	req->header.nwkFcf.linkLocal = 1;
    7c8e:	68fb      	ldr	r3, [r7, #12]
    7c90:	7ada      	ldrb	r2, [r3, #11]
    7c92:	2104      	movs	r1, #4
    7c94:	430a      	orrs	r2, r1
    7c96:	72da      	strb	r2, [r3, #11]
	req->header.nwkDstAddr = NWK_BROADCAST_ADDR;
    7c98:	68fb      	ldr	r3, [r7, #12]
    7c9a:	330f      	adds	r3, #15
    7c9c:	781a      	ldrb	r2, [r3, #0]
    7c9e:	2101      	movs	r1, #1
    7ca0:	4249      	negs	r1, r1
    7ca2:	430a      	orrs	r2, r1
    7ca4:	701a      	strb	r2, [r3, #0]
    7ca6:	785a      	ldrb	r2, [r3, #1]
    7ca8:	2101      	movs	r1, #1
    7caa:	4249      	negs	r1, r1
    7cac:	430a      	orrs	r2, r1
    7cae:	705a      	strb	r2, [r3, #1]

	command = (NwkCommandRouteRequest_t *)req->payload;
    7cb0:	68fb      	ldr	r3, [r7, #12]
    7cb2:	2281      	movs	r2, #129	; 0x81
    7cb4:	5c9a      	ldrb	r2, [r3, r2]
    7cb6:	2182      	movs	r1, #130	; 0x82
    7cb8:	5c59      	ldrb	r1, [r3, r1]
    7cba:	0209      	lsls	r1, r1, #8
    7cbc:	430a      	orrs	r2, r1
    7cbe:	2183      	movs	r1, #131	; 0x83
    7cc0:	5c59      	ldrb	r1, [r3, r1]
    7cc2:	0409      	lsls	r1, r1, #16
    7cc4:	430a      	orrs	r2, r1
    7cc6:	2184      	movs	r1, #132	; 0x84
    7cc8:	5c5b      	ldrb	r3, [r3, r1]
    7cca:	061b      	lsls	r3, r3, #24
    7ccc:	4313      	orrs	r3, r2
    7cce:	60bb      	str	r3, [r7, #8]
	command->id = NWK_COMMAND_ROUTE_REQUEST;
    7cd0:	68bb      	ldr	r3, [r7, #8]
    7cd2:	2202      	movs	r2, #2
    7cd4:	701a      	strb	r2, [r3, #0]
	command->srcAddr = entry->srcAddr;
    7cd6:	687b      	ldr	r3, [r7, #4]
    7cd8:	881a      	ldrh	r2, [r3, #0]
    7cda:	68bb      	ldr	r3, [r7, #8]
    7cdc:	3301      	adds	r3, #1
    7cde:	21ff      	movs	r1, #255	; 0xff
    7ce0:	4011      	ands	r1, r2
    7ce2:	000c      	movs	r4, r1
    7ce4:	7819      	ldrb	r1, [r3, #0]
    7ce6:	2000      	movs	r0, #0
    7ce8:	4001      	ands	r1, r0
    7cea:	1c08      	adds	r0, r1, #0
    7cec:	1c21      	adds	r1, r4, #0
    7cee:	4301      	orrs	r1, r0
    7cf0:	7019      	strb	r1, [r3, #0]
    7cf2:	0a12      	lsrs	r2, r2, #8
    7cf4:	b290      	uxth	r0, r2
    7cf6:	785a      	ldrb	r2, [r3, #1]
    7cf8:	2100      	movs	r1, #0
    7cfa:	400a      	ands	r2, r1
    7cfc:	1c11      	adds	r1, r2, #0
    7cfe:	1c02      	adds	r2, r0, #0
    7d00:	430a      	orrs	r2, r1
    7d02:	705a      	strb	r2, [r3, #1]
	command->dstAddr = entry->dstAddr;
    7d04:	687b      	ldr	r3, [r7, #4]
    7d06:	885a      	ldrh	r2, [r3, #2]
    7d08:	68bb      	ldr	r3, [r7, #8]
    7d0a:	3303      	adds	r3, #3
    7d0c:	21ff      	movs	r1, #255	; 0xff
    7d0e:	4011      	ands	r1, r2
    7d10:	000c      	movs	r4, r1
    7d12:	7819      	ldrb	r1, [r3, #0]
    7d14:	2000      	movs	r0, #0
    7d16:	4001      	ands	r1, r0
    7d18:	1c08      	adds	r0, r1, #0
    7d1a:	1c21      	adds	r1, r4, #0
    7d1c:	4301      	orrs	r1, r0
    7d1e:	7019      	strb	r1, [r3, #0]
    7d20:	0a12      	lsrs	r2, r2, #8
    7d22:	b290      	uxth	r0, r2
    7d24:	785a      	ldrb	r2, [r3, #1]
    7d26:	2100      	movs	r1, #0
    7d28:	400a      	ands	r2, r1
    7d2a:	1c11      	adds	r1, r2, #0
    7d2c:	1c02      	adds	r2, r0, #0
    7d2e:	430a      	orrs	r2, r1
    7d30:	705a      	strb	r2, [r3, #1]
	command->multicast = entry->multicast;
    7d32:	687b      	ldr	r3, [r7, #4]
    7d34:	791a      	ldrb	r2, [r3, #4]
    7d36:	68bb      	ldr	r3, [r7, #8]
    7d38:	715a      	strb	r2, [r3, #5]
	command->linkQuality = lq;
    7d3a:	68bb      	ldr	r3, [r7, #8]
    7d3c:	1cfa      	adds	r2, r7, #3
    7d3e:	7812      	ldrb	r2, [r2, #0]
    7d40:	719a      	strb	r2, [r3, #6]

	nwkTxFrame(req);
    7d42:	68fb      	ldr	r3, [r7, #12]
    7d44:	0018      	movs	r0, r3
    7d46:	4b05      	ldr	r3, [pc, #20]	; (7d5c <nwkRouteDiscoverySendRequest+0x12c>)
    7d48:	4798      	blx	r3

	return true;
    7d4a:	2301      	movs	r3, #1
}
    7d4c:	0018      	movs	r0, r3
    7d4e:	46bd      	mov	sp, r7
    7d50:	b005      	add	sp, #20
    7d52:	bd90      	pop	{r4, r7, pc}
    7d54:	00006ff9 	.word	0x00006ff9
    7d58:	0000716d 	.word	0x0000716d
    7d5c:	000090b9 	.word	0x000090b9

00007d60 <nwkRouteDiscoveryRequestReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteDiscoveryRequestReceived(NWK_DataInd_t *ind)
{
    7d60:	b590      	push	{r4, r7, lr}
    7d62:	b087      	sub	sp, #28
    7d64:	af00      	add	r7, sp, #0
    7d66:	6078      	str	r0, [r7, #4]
	NwkCommandRouteRequest_t *command
    7d68:	687b      	ldr	r3, [r7, #4]
    7d6a:	689b      	ldr	r3, [r3, #8]
    7d6c:	60fb      	str	r3, [r7, #12]
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;
    7d6e:	2313      	movs	r3, #19
    7d70:	18fb      	adds	r3, r7, r3
    7d72:	2200      	movs	r2, #0
    7d74:	701a      	strb	r2, [r3, #0]

	if (sizeof(NwkCommandRouteRequest_t) != ind->size) {
    7d76:	687b      	ldr	r3, [r7, #4]
    7d78:	7b1b      	ldrb	r3, [r3, #12]
    7d7a:	2b07      	cmp	r3, #7
    7d7c:	d001      	beq.n	7d82 <nwkRouteDiscoveryRequestReceived+0x22>
		return false;
    7d7e:	2300      	movs	r3, #0
    7d80:	e0a2      	b.n	7ec8 <nwkRouteDiscoveryRequestReceived+0x168>
	if (1 == command->multicast && NWK_GroupIsMember(command->dstAddr)) {
		reply = true;
	}
#endif

	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
    7d82:	68fb      	ldr	r3, [r7, #12]
    7d84:	795b      	ldrb	r3, [r3, #5]
    7d86:	2b00      	cmp	r3, #0
    7d88:	d10d      	bne.n	7da6 <nwkRouteDiscoveryRequestReceived+0x46>
    7d8a:	68fb      	ldr	r3, [r7, #12]
    7d8c:	78da      	ldrb	r2, [r3, #3]
    7d8e:	791b      	ldrb	r3, [r3, #4]
    7d90:	021b      	lsls	r3, r3, #8
    7d92:	4313      	orrs	r3, r2
    7d94:	b29a      	uxth	r2, r3
    7d96:	4b4e      	ldr	r3, [pc, #312]	; (7ed0 <nwkRouteDiscoveryRequestReceived+0x170>)
    7d98:	881b      	ldrh	r3, [r3, #0]
    7d9a:	429a      	cmp	r2, r3
    7d9c:	d103      	bne.n	7da6 <nwkRouteDiscoveryRequestReceived+0x46>
		reply = true;
    7d9e:	2313      	movs	r3, #19
    7da0:	18fb      	adds	r3, r7, r3
    7da2:	2201      	movs	r2, #1
    7da4:	701a      	strb	r2, [r3, #0]
	}

	if (command->srcAddr == nwkIb.addr) {
    7da6:	68fb      	ldr	r3, [r7, #12]
    7da8:	785a      	ldrb	r2, [r3, #1]
    7daa:	789b      	ldrb	r3, [r3, #2]
    7dac:	021b      	lsls	r3, r3, #8
    7dae:	4313      	orrs	r3, r2
    7db0:	b29a      	uxth	r2, r3
    7db2:	4b47      	ldr	r3, [pc, #284]	; (7ed0 <nwkRouteDiscoveryRequestReceived+0x170>)
    7db4:	881b      	ldrh	r3, [r3, #0]
    7db6:	429a      	cmp	r2, r3
    7db8:	d101      	bne.n	7dbe <nwkRouteDiscoveryRequestReceived+0x5e>
		return true;
    7dba:	2301      	movs	r3, #1
    7dbc:	e084      	b.n	7ec8 <nwkRouteDiscoveryRequestReceived+0x168>
	}

	if (false == reply && nwkIb.addr & NWK_ROUTE_NON_ROUTING) {
    7dbe:	2313      	movs	r3, #19
    7dc0:	18fb      	adds	r3, r7, r3
    7dc2:	781b      	ldrb	r3, [r3, #0]
    7dc4:	2201      	movs	r2, #1
    7dc6:	4053      	eors	r3, r2
    7dc8:	b2db      	uxtb	r3, r3
    7dca:	2b00      	cmp	r3, #0
    7dcc:	d006      	beq.n	7ddc <nwkRouteDiscoveryRequestReceived+0x7c>
    7dce:	4b40      	ldr	r3, [pc, #256]	; (7ed0 <nwkRouteDiscoveryRequestReceived+0x170>)
    7dd0:	881b      	ldrh	r3, [r3, #0]
    7dd2:	b21b      	sxth	r3, r3
    7dd4:	2b00      	cmp	r3, #0
    7dd6:	da01      	bge.n	7ddc <nwkRouteDiscoveryRequestReceived+0x7c>
		return true;
    7dd8:	2301      	movs	r3, #1
    7dda:	e075      	b.n	7ec8 <nwkRouteDiscoveryRequestReceived+0x168>
	}

	linkQuality = nwkRouteDiscoveryUpdateLq(command->linkQuality, ind->lqi);
    7ddc:	68fb      	ldr	r3, [r7, #12]
    7dde:	799a      	ldrb	r2, [r3, #6]
    7de0:	687b      	ldr	r3, [r7, #4]
    7de2:	7b5b      	ldrb	r3, [r3, #13]
    7de4:	210b      	movs	r1, #11
    7de6:	187c      	adds	r4, r7, r1
    7de8:	0019      	movs	r1, r3
    7dea:	0010      	movs	r0, r2
    7dec:	4b39      	ldr	r3, [pc, #228]	; (7ed4 <nwkRouteDiscoveryRequestReceived+0x174>)
    7dee:	4798      	blx	r3
    7df0:	0003      	movs	r3, r0
    7df2:	7023      	strb	r3, [r4, #0]

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
    7df4:	68fb      	ldr	r3, [r7, #12]
    7df6:	785a      	ldrb	r2, [r3, #1]
    7df8:	789b      	ldrb	r3, [r3, #2]
    7dfa:	021b      	lsls	r3, r3, #8
    7dfc:	4313      	orrs	r3, r2
    7dfe:	b298      	uxth	r0, r3
    7e00:	68fb      	ldr	r3, [r7, #12]
    7e02:	78da      	ldrb	r2, [r3, #3]
    7e04:	791b      	ldrb	r3, [r3, #4]
    7e06:	021b      	lsls	r3, r3, #8
    7e08:	4313      	orrs	r3, r2
    7e0a:	b299      	uxth	r1, r3
    7e0c:	68fb      	ldr	r3, [r7, #12]
    7e0e:	795b      	ldrb	r3, [r3, #5]
    7e10:	001a      	movs	r2, r3
    7e12:	4b31      	ldr	r3, [pc, #196]	; (7ed8 <nwkRouteDiscoveryRequestReceived+0x178>)
    7e14:	4798      	blx	r3
    7e16:	0003      	movs	r3, r0
    7e18:	617b      	str	r3, [r7, #20]
			command->multicast);

	if (entry) {
    7e1a:	697b      	ldr	r3, [r7, #20]
    7e1c:	2b00      	cmp	r3, #0
    7e1e:	d008      	beq.n	7e32 <nwkRouteDiscoveryRequestReceived+0xd2>
		if (linkQuality <= entry->forwardLinkQuality) {
    7e20:	697b      	ldr	r3, [r7, #20]
    7e22:	7a1b      	ldrb	r3, [r3, #8]
    7e24:	220b      	movs	r2, #11
    7e26:	18ba      	adds	r2, r7, r2
    7e28:	7812      	ldrb	r2, [r2, #0]
    7e2a:	429a      	cmp	r2, r3
    7e2c:	d80a      	bhi.n	7e44 <nwkRouteDiscoveryRequestReceived+0xe4>
			return true;
    7e2e:	2301      	movs	r3, #1
    7e30:	e04a      	b.n	7ec8 <nwkRouteDiscoveryRequestReceived+0x168>
		}
	} else {
		if (NULL == (entry = nwkRouteDiscoveryNewEntry())) {
    7e32:	4b2a      	ldr	r3, [pc, #168]	; (7edc <nwkRouteDiscoveryRequestReceived+0x17c>)
    7e34:	4798      	blx	r3
    7e36:	0003      	movs	r3, r0
    7e38:	617b      	str	r3, [r7, #20]
    7e3a:	697b      	ldr	r3, [r7, #20]
    7e3c:	2b00      	cmp	r3, #0
    7e3e:	d101      	bne.n	7e44 <nwkRouteDiscoveryRequestReceived+0xe4>
			return true;
    7e40:	2301      	movs	r3, #1
    7e42:	e041      	b.n	7ec8 <nwkRouteDiscoveryRequestReceived+0x168>
		}
	}

	entry->srcAddr = command->srcAddr;
    7e44:	68fb      	ldr	r3, [r7, #12]
    7e46:	785a      	ldrb	r2, [r3, #1]
    7e48:	789b      	ldrb	r3, [r3, #2]
    7e4a:	021b      	lsls	r3, r3, #8
    7e4c:	4313      	orrs	r3, r2
    7e4e:	b29a      	uxth	r2, r3
    7e50:	697b      	ldr	r3, [r7, #20]
    7e52:	801a      	strh	r2, [r3, #0]
	entry->dstAddr = command->dstAddr;
    7e54:	68fb      	ldr	r3, [r7, #12]
    7e56:	78da      	ldrb	r2, [r3, #3]
    7e58:	791b      	ldrb	r3, [r3, #4]
    7e5a:	021b      	lsls	r3, r3, #8
    7e5c:	4313      	orrs	r3, r2
    7e5e:	b29a      	uxth	r2, r3
    7e60:	697b      	ldr	r3, [r7, #20]
    7e62:	805a      	strh	r2, [r3, #2]
	entry->multicast = command->multicast;
    7e64:	68fb      	ldr	r3, [r7, #12]
    7e66:	795a      	ldrb	r2, [r3, #5]
    7e68:	697b      	ldr	r3, [r7, #20]
    7e6a:	711a      	strb	r2, [r3, #4]
	entry->senderAddr = ind->srcAddr;
    7e6c:	687b      	ldr	r3, [r7, #4]
    7e6e:	881a      	ldrh	r2, [r3, #0]
    7e70:	697b      	ldr	r3, [r7, #20]
    7e72:	80da      	strh	r2, [r3, #6]
	entry->forwardLinkQuality = linkQuality;
    7e74:	697b      	ldr	r3, [r7, #20]
    7e76:	220b      	movs	r2, #11
    7e78:	18ba      	adds	r2, r7, r2
    7e7a:	7812      	ldrb	r2, [r2, #0]
    7e7c:	721a      	strb	r2, [r3, #8]

	if (reply) {
    7e7e:	2313      	movs	r3, #19
    7e80:	18fb      	adds	r3, r7, r3
    7e82:	781b      	ldrb	r3, [r3, #0]
    7e84:	2b00      	cmp	r3, #0
    7e86:	d016      	beq.n	7eb6 <nwkRouteDiscoveryRequestReceived+0x156>
		nwkRouteUpdateEntry(command->srcAddr, 0, ind->srcAddr,
    7e88:	68fb      	ldr	r3, [r7, #12]
    7e8a:	785a      	ldrb	r2, [r3, #1]
    7e8c:	789b      	ldrb	r3, [r3, #2]
    7e8e:	021b      	lsls	r3, r3, #8
    7e90:	4313      	orrs	r3, r2
    7e92:	b298      	uxth	r0, r3
    7e94:	687b      	ldr	r3, [r7, #4]
    7e96:	881a      	ldrh	r2, [r3, #0]
    7e98:	230b      	movs	r3, #11
    7e9a:	18fb      	adds	r3, r7, r3
    7e9c:	781b      	ldrb	r3, [r3, #0]
    7e9e:	2100      	movs	r1, #0
    7ea0:	4c0f      	ldr	r4, [pc, #60]	; (7ee0 <nwkRouteDiscoveryRequestReceived+0x180>)
    7ea2:	47a0      	blx	r4
				linkQuality);
		nwkRouteDiscoverySendReply(entry, linkQuality,
    7ea4:	230b      	movs	r3, #11
    7ea6:	18fb      	adds	r3, r7, r3
    7ea8:	7819      	ldrb	r1, [r3, #0]
    7eaa:	697b      	ldr	r3, [r7, #20]
    7eac:	22ff      	movs	r2, #255	; 0xff
    7eae:	0018      	movs	r0, r3
    7eb0:	4b0c      	ldr	r3, [pc, #48]	; (7ee4 <nwkRouteDiscoveryRequestReceived+0x184>)
    7eb2:	4798      	blx	r3
    7eb4:	e007      	b.n	7ec6 <nwkRouteDiscoveryRequestReceived+0x166>
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY);
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
    7eb6:	230b      	movs	r3, #11
    7eb8:	18fb      	adds	r3, r7, r3
    7eba:	781a      	ldrb	r2, [r3, #0]
    7ebc:	697b      	ldr	r3, [r7, #20]
    7ebe:	0011      	movs	r1, r2
    7ec0:	0018      	movs	r0, r3
    7ec2:	4b09      	ldr	r3, [pc, #36]	; (7ee8 <nwkRouteDiscoveryRequestReceived+0x188>)
    7ec4:	4798      	blx	r3
	}

	return true;
    7ec6:	2301      	movs	r3, #1
}
    7ec8:	0018      	movs	r0, r3
    7eca:	46bd      	mov	sp, r7
    7ecc:	b007      	add	sp, #28
    7ece:	bd90      	pop	{r4, r7, pc}
    7ed0:	20001024 	.word	0x20001024
    7ed4:	000081d5 	.word	0x000081d5
    7ed8:	00007a21 	.word	0x00007a21
    7edc:	00007af5 	.word	0x00007af5
    7ee0:	000073b9 	.word	0x000073b9
    7ee4:	00007eed 	.word	0x00007eed
    7ee8:	00007c31 	.word	0x00007c31

00007eec <nwkRouteDiscoverySendReply>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoverySendReply(NwkRouteDiscoveryTableEntry_t *entry,
		uint8_t flq, uint8_t rlq)
{
    7eec:	b590      	push	{r4, r7, lr}
    7eee:	b085      	sub	sp, #20
    7ef0:	af00      	add	r7, sp, #0
    7ef2:	6078      	str	r0, [r7, #4]
    7ef4:	0008      	movs	r0, r1
    7ef6:	0011      	movs	r1, r2
    7ef8:	1cfb      	adds	r3, r7, #3
    7efa:	1c02      	adds	r2, r0, #0
    7efc:	701a      	strb	r2, [r3, #0]
    7efe:	1cbb      	adds	r3, r7, #2
    7f00:	1c0a      	adds	r2, r1, #0
    7f02:	701a      	strb	r2, [r3, #0]
	NwkFrame_t *req;
	NwkCommandRouteReply_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
    7f04:	4b4b      	ldr	r3, [pc, #300]	; (8034 <nwkRouteDiscoverySendReply+0x148>)
    7f06:	4798      	blx	r3
    7f08:	0003      	movs	r3, r0
    7f0a:	60fb      	str	r3, [r7, #12]
    7f0c:	68fb      	ldr	r3, [r7, #12]
    7f0e:	2b00      	cmp	r3, #0
    7f10:	d100      	bne.n	7f14 <nwkRouteDiscoverySendReply+0x28>
    7f12:	e08b      	b.n	802c <nwkRouteDiscoverySendReply+0x140>
		return;
	}

	nwkFrameCommandInit(req);
    7f14:	68fb      	ldr	r3, [r7, #12]
    7f16:	0018      	movs	r0, r3
    7f18:	4b47      	ldr	r3, [pc, #284]	; (8038 <nwkRouteDiscoverySendReply+0x14c>)
    7f1a:	4798      	blx	r3

	req->size += sizeof(NwkCommandRouteReply_t);
    7f1c:	68fb      	ldr	r3, [r7, #12]
    7f1e:	785b      	ldrb	r3, [r3, #1]
    7f20:	3308      	adds	r3, #8
    7f22:	b2da      	uxtb	r2, r3
    7f24:	68fb      	ldr	r3, [r7, #12]
    7f26:	705a      	strb	r2, [r3, #1]
	req->tx.confirm = NULL;
    7f28:	68fb      	ldr	r3, [r7, #12]
    7f2a:	2289      	movs	r2, #137	; 0x89
    7f2c:	5c99      	ldrb	r1, [r3, r2]
    7f2e:	2000      	movs	r0, #0
    7f30:	4001      	ands	r1, r0
    7f32:	5499      	strb	r1, [r3, r2]
    7f34:	1899      	adds	r1, r3, r2
    7f36:	7848      	ldrb	r0, [r1, #1]
    7f38:	2400      	movs	r4, #0
    7f3a:	4020      	ands	r0, r4
    7f3c:	7048      	strb	r0, [r1, #1]
    7f3e:	1899      	adds	r1, r3, r2
    7f40:	7888      	ldrb	r0, [r1, #2]
    7f42:	2400      	movs	r4, #0
    7f44:	4020      	ands	r0, r4
    7f46:	7088      	strb	r0, [r1, #2]
    7f48:	189b      	adds	r3, r3, r2
    7f4a:	78da      	ldrb	r2, [r3, #3]
    7f4c:	2100      	movs	r1, #0
    7f4e:	400a      	ands	r2, r1
    7f50:	70da      	strb	r2, [r3, #3]
	req->tx.control = NWK_TX_CONTROL_DIRECT_LINK;
    7f52:	68fb      	ldr	r3, [r7, #12]
    7f54:	2288      	movs	r2, #136	; 0x88
    7f56:	2104      	movs	r1, #4
    7f58:	5499      	strb	r1, [r3, r2]

	req->header.nwkDstAddr = entry->senderAddr;
    7f5a:	687b      	ldr	r3, [r7, #4]
    7f5c:	88da      	ldrh	r2, [r3, #6]
    7f5e:	68fb      	ldr	r3, [r7, #12]
    7f60:	330f      	adds	r3, #15
    7f62:	21ff      	movs	r1, #255	; 0xff
    7f64:	4011      	ands	r1, r2
    7f66:	000c      	movs	r4, r1
    7f68:	7819      	ldrb	r1, [r3, #0]
    7f6a:	2000      	movs	r0, #0
    7f6c:	4001      	ands	r1, r0
    7f6e:	1c08      	adds	r0, r1, #0
    7f70:	1c21      	adds	r1, r4, #0
    7f72:	4301      	orrs	r1, r0
    7f74:	7019      	strb	r1, [r3, #0]
    7f76:	0a12      	lsrs	r2, r2, #8
    7f78:	b290      	uxth	r0, r2
    7f7a:	785a      	ldrb	r2, [r3, #1]
    7f7c:	2100      	movs	r1, #0
    7f7e:	400a      	ands	r2, r1
    7f80:	1c11      	adds	r1, r2, #0
    7f82:	1c02      	adds	r2, r0, #0
    7f84:	430a      	orrs	r2, r1
    7f86:	705a      	strb	r2, [r3, #1]

	command = (NwkCommandRouteReply_t *)req->payload;
    7f88:	68fb      	ldr	r3, [r7, #12]
    7f8a:	2281      	movs	r2, #129	; 0x81
    7f8c:	5c9a      	ldrb	r2, [r3, r2]
    7f8e:	2182      	movs	r1, #130	; 0x82
    7f90:	5c59      	ldrb	r1, [r3, r1]
    7f92:	0209      	lsls	r1, r1, #8
    7f94:	430a      	orrs	r2, r1
    7f96:	2183      	movs	r1, #131	; 0x83
    7f98:	5c59      	ldrb	r1, [r3, r1]
    7f9a:	0409      	lsls	r1, r1, #16
    7f9c:	430a      	orrs	r2, r1
    7f9e:	2184      	movs	r1, #132	; 0x84
    7fa0:	5c5b      	ldrb	r3, [r3, r1]
    7fa2:	061b      	lsls	r3, r3, #24
    7fa4:	4313      	orrs	r3, r2
    7fa6:	60bb      	str	r3, [r7, #8]
	command->id = NWK_COMMAND_ROUTE_REPLY;
    7fa8:	68bb      	ldr	r3, [r7, #8]
    7faa:	2203      	movs	r2, #3
    7fac:	701a      	strb	r2, [r3, #0]
	command->srcAddr = entry->srcAddr;
    7fae:	687b      	ldr	r3, [r7, #4]
    7fb0:	881a      	ldrh	r2, [r3, #0]
    7fb2:	68bb      	ldr	r3, [r7, #8]
    7fb4:	3301      	adds	r3, #1
    7fb6:	21ff      	movs	r1, #255	; 0xff
    7fb8:	4011      	ands	r1, r2
    7fba:	000c      	movs	r4, r1
    7fbc:	7819      	ldrb	r1, [r3, #0]
    7fbe:	2000      	movs	r0, #0
    7fc0:	4001      	ands	r1, r0
    7fc2:	1c08      	adds	r0, r1, #0
    7fc4:	1c21      	adds	r1, r4, #0
    7fc6:	4301      	orrs	r1, r0
    7fc8:	7019      	strb	r1, [r3, #0]
    7fca:	0a12      	lsrs	r2, r2, #8
    7fcc:	b290      	uxth	r0, r2
    7fce:	785a      	ldrb	r2, [r3, #1]
    7fd0:	2100      	movs	r1, #0
    7fd2:	400a      	ands	r2, r1
    7fd4:	1c11      	adds	r1, r2, #0
    7fd6:	1c02      	adds	r2, r0, #0
    7fd8:	430a      	orrs	r2, r1
    7fda:	705a      	strb	r2, [r3, #1]
	command->dstAddr = entry->dstAddr;
    7fdc:	687b      	ldr	r3, [r7, #4]
    7fde:	885a      	ldrh	r2, [r3, #2]
    7fe0:	68bb      	ldr	r3, [r7, #8]
    7fe2:	3303      	adds	r3, #3
    7fe4:	21ff      	movs	r1, #255	; 0xff
    7fe6:	4011      	ands	r1, r2
    7fe8:	000c      	movs	r4, r1
    7fea:	7819      	ldrb	r1, [r3, #0]
    7fec:	2000      	movs	r0, #0
    7fee:	4001      	ands	r1, r0
    7ff0:	1c08      	adds	r0, r1, #0
    7ff2:	1c21      	adds	r1, r4, #0
    7ff4:	4301      	orrs	r1, r0
    7ff6:	7019      	strb	r1, [r3, #0]
    7ff8:	0a12      	lsrs	r2, r2, #8
    7ffa:	b290      	uxth	r0, r2
    7ffc:	785a      	ldrb	r2, [r3, #1]
    7ffe:	2100      	movs	r1, #0
    8000:	400a      	ands	r2, r1
    8002:	1c11      	adds	r1, r2, #0
    8004:	1c02      	adds	r2, r0, #0
    8006:	430a      	orrs	r2, r1
    8008:	705a      	strb	r2, [r3, #1]
	command->multicast = entry->multicast;
    800a:	687b      	ldr	r3, [r7, #4]
    800c:	791a      	ldrb	r2, [r3, #4]
    800e:	68bb      	ldr	r3, [r7, #8]
    8010:	715a      	strb	r2, [r3, #5]
	command->forwardLinkQuality = flq;
    8012:	68bb      	ldr	r3, [r7, #8]
    8014:	1cfa      	adds	r2, r7, #3
    8016:	7812      	ldrb	r2, [r2, #0]
    8018:	719a      	strb	r2, [r3, #6]
	command->reverseLinkQuality = rlq;
    801a:	68bb      	ldr	r3, [r7, #8]
    801c:	1cba      	adds	r2, r7, #2
    801e:	7812      	ldrb	r2, [r2, #0]
    8020:	71da      	strb	r2, [r3, #7]

	nwkTxFrame(req);
    8022:	68fb      	ldr	r3, [r7, #12]
    8024:	0018      	movs	r0, r3
    8026:	4b05      	ldr	r3, [pc, #20]	; (803c <nwkRouteDiscoverySendReply+0x150>)
    8028:	4798      	blx	r3
    802a:	e000      	b.n	802e <nwkRouteDiscoverySendReply+0x142>
{
	NwkFrame_t *req;
	NwkCommandRouteReply_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
		return;
    802c:	46c0      	nop			; (mov r8, r8)
	command->multicast = entry->multicast;
	command->forwardLinkQuality = flq;
	command->reverseLinkQuality = rlq;

	nwkTxFrame(req);
}
    802e:	46bd      	mov	sp, r7
    8030:	b005      	add	sp, #20
    8032:	bd90      	pop	{r4, r7, pc}
    8034:	00006ff9 	.word	0x00006ff9
    8038:	0000716d 	.word	0x0000716d
    803c:	000090b9 	.word	0x000090b9

00008040 <nwkRouteDiscoveryReplyReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteDiscoveryReplyReceived(NWK_DataInd_t *ind)
{
    8040:	b590      	push	{r4, r7, lr}
    8042:	b087      	sub	sp, #28
    8044:	af00      	add	r7, sp, #0
    8046:	6078      	str	r0, [r7, #4]
	NwkCommandRouteReply_t *command = (NwkCommandRouteReply_t *)ind->data;
    8048:	687b      	ldr	r3, [r7, #4]
    804a:	689b      	ldr	r3, [r3, #8]
    804c:	617b      	str	r3, [r7, #20]
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;

	if (sizeof(NwkCommandRouteReply_t) != ind->size) {
    804e:	687b      	ldr	r3, [r7, #4]
    8050:	7b1b      	ldrb	r3, [r3, #12]
    8052:	2b08      	cmp	r3, #8
    8054:	d001      	beq.n	805a <nwkRouteDiscoveryReplyReceived+0x1a>
		return false;
    8056:	2300      	movs	r3, #0
    8058:	e06a      	b.n	8130 <nwkRouteDiscoveryReplyReceived+0xf0>
	}

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
    805a:	697b      	ldr	r3, [r7, #20]
    805c:	785a      	ldrb	r2, [r3, #1]
    805e:	789b      	ldrb	r3, [r3, #2]
    8060:	021b      	lsls	r3, r3, #8
    8062:	4313      	orrs	r3, r2
    8064:	b298      	uxth	r0, r3
    8066:	697b      	ldr	r3, [r7, #20]
    8068:	78da      	ldrb	r2, [r3, #3]
    806a:	791b      	ldrb	r3, [r3, #4]
    806c:	021b      	lsls	r3, r3, #8
    806e:	4313      	orrs	r3, r2
    8070:	b299      	uxth	r1, r3
    8072:	697b      	ldr	r3, [r7, #20]
    8074:	795b      	ldrb	r3, [r3, #5]
    8076:	001a      	movs	r2, r3
    8078:	4b2f      	ldr	r3, [pc, #188]	; (8138 <nwkRouteDiscoveryReplyReceived+0xf8>)
    807a:	4798      	blx	r3
    807c:	0003      	movs	r3, r0
    807e:	613b      	str	r3, [r7, #16]
			command->multicast);

	linkQuality = nwkRouteDiscoveryUpdateLq(command->reverseLinkQuality,
    8080:	697b      	ldr	r3, [r7, #20]
    8082:	79da      	ldrb	r2, [r3, #7]
    8084:	687b      	ldr	r3, [r7, #4]
    8086:	7b5b      	ldrb	r3, [r3, #13]
    8088:	210f      	movs	r1, #15
    808a:	187c      	adds	r4, r7, r1
    808c:	0019      	movs	r1, r3
    808e:	0010      	movs	r0, r2
    8090:	4b2a      	ldr	r3, [pc, #168]	; (813c <nwkRouteDiscoveryReplyReceived+0xfc>)
    8092:	4798      	blx	r3
    8094:	0003      	movs	r3, r0
    8096:	7023      	strb	r3, [r4, #0]
			ind->lqi);

	if (entry && command->forwardLinkQuality > entry->reverseLinkQuality) {
    8098:	693b      	ldr	r3, [r7, #16]
    809a:	2b00      	cmp	r3, #0
    809c:	d047      	beq.n	812e <nwkRouteDiscoveryReplyReceived+0xee>
    809e:	697b      	ldr	r3, [r7, #20]
    80a0:	799a      	ldrb	r2, [r3, #6]
    80a2:	693b      	ldr	r3, [r7, #16]
    80a4:	7a5b      	ldrb	r3, [r3, #9]
    80a6:	429a      	cmp	r2, r3
    80a8:	d941      	bls.n	812e <nwkRouteDiscoveryReplyReceived+0xee>
		entry->reverseLinkQuality = command->forwardLinkQuality;
    80aa:	697b      	ldr	r3, [r7, #20]
    80ac:	799a      	ldrb	r2, [r3, #6]
    80ae:	693b      	ldr	r3, [r7, #16]
    80b0:	725a      	strb	r2, [r3, #9]

		if (command->srcAddr == nwkIb.addr) {
    80b2:	697b      	ldr	r3, [r7, #20]
    80b4:	785a      	ldrb	r2, [r3, #1]
    80b6:	789b      	ldrb	r3, [r3, #2]
    80b8:	021b      	lsls	r3, r3, #8
    80ba:	4313      	orrs	r3, r2
    80bc:	b29a      	uxth	r2, r3
    80be:	4b20      	ldr	r3, [pc, #128]	; (8140 <nwkRouteDiscoveryReplyReceived+0x100>)
    80c0:	881b      	ldrh	r3, [r3, #0]
    80c2:	429a      	cmp	r2, r3
    80c4:	d10e      	bne.n	80e4 <nwkRouteDiscoveryReplyReceived+0xa4>
			nwkRouteUpdateEntry(command->dstAddr,
    80c6:	697b      	ldr	r3, [r7, #20]
    80c8:	78da      	ldrb	r2, [r3, #3]
    80ca:	791b      	ldrb	r3, [r3, #4]
    80cc:	021b      	lsls	r3, r3, #8
    80ce:	4313      	orrs	r3, r2
    80d0:	b298      	uxth	r0, r3
    80d2:	697b      	ldr	r3, [r7, #20]
    80d4:	7959      	ldrb	r1, [r3, #5]
    80d6:	687b      	ldr	r3, [r7, #4]
    80d8:	881a      	ldrh	r2, [r3, #0]
    80da:	697b      	ldr	r3, [r7, #20]
    80dc:	799b      	ldrb	r3, [r3, #6]
    80de:	4c19      	ldr	r4, [pc, #100]	; (8144 <nwkRouteDiscoveryReplyReceived+0x104>)
    80e0:	47a0      	blx	r4
    80e2:	e024      	b.n	812e <nwkRouteDiscoveryReplyReceived+0xee>
					command->multicast, ind->srcAddr,
					command->forwardLinkQuality);
			/* nwkRouteDiscoveryDone(entry, true); */
		} else {
			nwkRouteUpdateEntry(command->dstAddr,
    80e4:	697b      	ldr	r3, [r7, #20]
    80e6:	78da      	ldrb	r2, [r3, #3]
    80e8:	791b      	ldrb	r3, [r3, #4]
    80ea:	021b      	lsls	r3, r3, #8
    80ec:	4313      	orrs	r3, r2
    80ee:	b298      	uxth	r0, r3
    80f0:	697b      	ldr	r3, [r7, #20]
    80f2:	7959      	ldrb	r1, [r3, #5]
    80f4:	687b      	ldr	r3, [r7, #4]
    80f6:	881a      	ldrh	r2, [r3, #0]
    80f8:	230f      	movs	r3, #15
    80fa:	18fb      	adds	r3, r7, r3
    80fc:	781b      	ldrb	r3, [r3, #0]
    80fe:	4c11      	ldr	r4, [pc, #68]	; (8144 <nwkRouteDiscoveryReplyReceived+0x104>)
    8100:	47a0      	blx	r4
					command->multicast, ind->srcAddr,
					linkQuality);
			nwkRouteUpdateEntry(command->srcAddr, 0,
    8102:	697b      	ldr	r3, [r7, #20]
    8104:	785a      	ldrb	r2, [r3, #1]
    8106:	789b      	ldrb	r3, [r3, #2]
    8108:	021b      	lsls	r3, r3, #8
    810a:	4313      	orrs	r3, r2
    810c:	b298      	uxth	r0, r3
    810e:	693b      	ldr	r3, [r7, #16]
    8110:	88da      	ldrh	r2, [r3, #6]
    8112:	693b      	ldr	r3, [r7, #16]
    8114:	7a1b      	ldrb	r3, [r3, #8]
    8116:	2100      	movs	r1, #0
    8118:	4c0a      	ldr	r4, [pc, #40]	; (8144 <nwkRouteDiscoveryReplyReceived+0x104>)
    811a:	47a0      	blx	r4
					entry->senderAddr,
					entry->forwardLinkQuality);
			nwkRouteDiscoverySendReply(entry,
    811c:	697b      	ldr	r3, [r7, #20]
    811e:	7999      	ldrb	r1, [r3, #6]
    8120:	230f      	movs	r3, #15
    8122:	18fb      	adds	r3, r7, r3
    8124:	781a      	ldrb	r2, [r3, #0]
    8126:	693b      	ldr	r3, [r7, #16]
    8128:	0018      	movs	r0, r3
    812a:	4b07      	ldr	r3, [pc, #28]	; (8148 <nwkRouteDiscoveryReplyReceived+0x108>)
    812c:	4798      	blx	r3
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    812e:	2301      	movs	r3, #1
}
    8130:	0018      	movs	r0, r3
    8132:	46bd      	mov	sp, r7
    8134:	b007      	add	sp, #28
    8136:	bd90      	pop	{r4, r7, pc}
    8138:	00007a21 	.word	0x00007a21
    813c:	000081d5 	.word	0x000081d5
    8140:	20001024 	.word	0x20001024
    8144:	000073b9 	.word	0x000073b9
    8148:	00007eed 	.word	0x00007eed

0000814c <nwkRouteDiscoveryDone>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoveryDone(NwkRouteDiscoveryTableEntry_t *entry,
		bool status)
{
    814c:	b580      	push	{r7, lr}
    814e:	b084      	sub	sp, #16
    8150:	af00      	add	r7, sp, #0
    8152:	6078      	str	r0, [r7, #4]
    8154:	000a      	movs	r2, r1
    8156:	1cfb      	adds	r3, r7, #3
    8158:	701a      	strb	r2, [r3, #0]
	NwkFrame_t *frame = NULL;
    815a:	2300      	movs	r3, #0
    815c:	60fb      	str	r3, [r7, #12]

	while (NULL != (frame = nwkFrameNext(frame))) {
    815e:	e026      	b.n	81ae <nwkRouteDiscoveryDone+0x62>
		if (NWK_RD_STATE_WAIT_FOR_ROUTE != frame->state) {
    8160:	68fb      	ldr	r3, [r7, #12]
    8162:	781b      	ldrb	r3, [r3, #0]
    8164:	2b40      	cmp	r3, #64	; 0x40
    8166:	d000      	beq.n	816a <nwkRouteDiscoveryDone+0x1e>
			continue;
    8168:	e021      	b.n	81ae <nwkRouteDiscoveryDone+0x62>
		}

		if (entry->dstAddr != frame->header.nwkDstAddr ||
    816a:	687b      	ldr	r3, [r7, #4]
    816c:	885a      	ldrh	r2, [r3, #2]
    816e:	68fb      	ldr	r3, [r7, #12]
    8170:	7bd9      	ldrb	r1, [r3, #15]
    8172:	7c1b      	ldrb	r3, [r3, #16]
    8174:	021b      	lsls	r3, r3, #8
    8176:	430b      	orrs	r3, r1
    8178:	b29b      	uxth	r3, r3
    817a:	429a      	cmp	r2, r3
    817c:	d117      	bne.n	81ae <nwkRouteDiscoveryDone+0x62>
				entry->multicast !=
    817e:	687b      	ldr	r3, [r7, #4]
    8180:	791b      	ldrb	r3, [r3, #4]
				frame->header.nwkFcf.multicast) {
    8182:	68fa      	ldr	r2, [r7, #12]
    8184:	7ad2      	ldrb	r2, [r2, #11]
    8186:	0712      	lsls	r2, r2, #28
    8188:	0fd2      	lsrs	r2, r2, #31
    818a:	b2d2      	uxtb	r2, r2
	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_RD_STATE_WAIT_FOR_ROUTE != frame->state) {
			continue;
		}

		if (entry->dstAddr != frame->header.nwkDstAddr ||
    818c:	4293      	cmp	r3, r2
    818e:	d000      	beq.n	8192 <nwkRouteDiscoveryDone+0x46>
				entry->multicast !=
				frame->header.nwkFcf.multicast) {
			continue;
    8190:	e00d      	b.n	81ae <nwkRouteDiscoveryDone+0x62>
		}

		if (status) {
    8192:	1cfb      	adds	r3, r7, #3
    8194:	781b      	ldrb	r3, [r3, #0]
    8196:	2b00      	cmp	r3, #0
    8198:	d004      	beq.n	81a4 <nwkRouteDiscoveryDone+0x58>
			nwkTxFrame(frame);
    819a:	68fb      	ldr	r3, [r7, #12]
    819c:	0018      	movs	r0, r3
    819e:	4b0a      	ldr	r3, [pc, #40]	; (81c8 <nwkRouteDiscoveryDone+0x7c>)
    81a0:	4798      	blx	r3
    81a2:	e004      	b.n	81ae <nwkRouteDiscoveryDone+0x62>
		} else {
			nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
    81a4:	68fb      	ldr	r3, [r7, #12]
    81a6:	2111      	movs	r1, #17
    81a8:	0018      	movs	r0, r3
    81aa:	4b08      	ldr	r3, [pc, #32]	; (81cc <nwkRouteDiscoveryDone+0x80>)
    81ac:	4798      	blx	r3
static void nwkRouteDiscoveryDone(NwkRouteDiscoveryTableEntry_t *entry,
		bool status)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    81ae:	68fb      	ldr	r3, [r7, #12]
    81b0:	0018      	movs	r0, r3
    81b2:	4b07      	ldr	r3, [pc, #28]	; (81d0 <nwkRouteDiscoveryDone+0x84>)
    81b4:	4798      	blx	r3
    81b6:	0003      	movs	r3, r0
    81b8:	60fb      	str	r3, [r7, #12]
    81ba:	68fb      	ldr	r3, [r7, #12]
    81bc:	2b00      	cmp	r3, #0
    81be:	d1cf      	bne.n	8160 <nwkRouteDiscoveryDone+0x14>
			nwkTxFrame(frame);
		} else {
			nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
		}
	}
}
    81c0:	46c0      	nop			; (mov r8, r8)
    81c2:	46bd      	mov	sp, r7
    81c4:	b004      	add	sp, #16
    81c6:	bd80      	pop	{r7, pc}
    81c8:	000090b9 	.word	0x000090b9
    81cc:	00009559 	.word	0x00009559
    81d0:	00007125 	.word	0x00007125

000081d4 <nwkRouteDiscoveryUpdateLq>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkRouteDiscoveryUpdateLq(uint8_t lqa, uint8_t lqb)
{
    81d4:	b580      	push	{r7, lr}
    81d6:	b082      	sub	sp, #8
    81d8:	af00      	add	r7, sp, #0
    81da:	0002      	movs	r2, r0
    81dc:	1dfb      	adds	r3, r7, #7
    81de:	701a      	strb	r2, [r3, #0]
    81e0:	1dbb      	adds	r3, r7, #6
    81e2:	1c0a      	adds	r2, r1, #0
    81e4:	701a      	strb	r2, [r3, #0]
	return ((uint16_t)lqa * lqb) >> 8;
    81e6:	1dfb      	adds	r3, r7, #7
    81e8:	781b      	ldrb	r3, [r3, #0]
    81ea:	1dba      	adds	r2, r7, #6
    81ec:	7812      	ldrb	r2, [r2, #0]
    81ee:	4353      	muls	r3, r2
    81f0:	121b      	asrs	r3, r3, #8
    81f2:	b2db      	uxtb	r3, r3
}
    81f4:	0018      	movs	r0, r3
    81f6:	46bd      	mov	sp, r7
    81f8:	b002      	add	sp, #8
    81fa:	bd80      	pop	{r7, pc}

000081fc <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    81fc:	b580      	push	{r7, lr}
    81fe:	b082      	sub	sp, #8
    8200:	af00      	add	r7, sp, #0
    8202:	6078      	str	r0, [r7, #4]
	return frame->size - (frame->payload - frame->data);
    8204:	687b      	ldr	r3, [r7, #4]
    8206:	785a      	ldrb	r2, [r3, #1]
    8208:	687b      	ldr	r3, [r7, #4]
    820a:	2181      	movs	r1, #129	; 0x81
    820c:	5c59      	ldrb	r1, [r3, r1]
    820e:	2082      	movs	r0, #130	; 0x82
    8210:	5c18      	ldrb	r0, [r3, r0]
    8212:	0200      	lsls	r0, r0, #8
    8214:	4301      	orrs	r1, r0
    8216:	2083      	movs	r0, #131	; 0x83
    8218:	5c18      	ldrb	r0, [r3, r0]
    821a:	0400      	lsls	r0, r0, #16
    821c:	4301      	orrs	r1, r0
    821e:	2084      	movs	r0, #132	; 0x84
    8220:	5c1b      	ldrb	r3, [r3, r0]
    8222:	061b      	lsls	r3, r3, #24
    8224:	430b      	orrs	r3, r1
    8226:	0019      	movs	r1, r3
    8228:	687b      	ldr	r3, [r7, #4]
    822a:	3302      	adds	r3, #2
    822c:	1acb      	subs	r3, r1, r3
    822e:	b2db      	uxtb	r3, r3
    8230:	1ad3      	subs	r3, r2, r3
    8232:	b2db      	uxtb	r3, r3
}
    8234:	0018      	movs	r0, r3
    8236:	46bd      	mov	sp, r7
    8238:	b002      	add	sp, #8
    823a:	bd80      	pop	{r7, pc}

0000823c <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    823c:	b580      	push	{r7, lr}
    823e:	b082      	sub	sp, #8
    8240:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    8242:	1dfb      	adds	r3, r7, #7
    8244:	2200      	movs	r2, #0
    8246:	701a      	strb	r2, [r3, #0]
    8248:	e00f      	b.n	826a <nwkRxInit+0x2e>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    824a:	1dfb      	adds	r3, r7, #7
    824c:	781a      	ldrb	r2, [r3, #0]
    824e:	4912      	ldr	r1, [pc, #72]	; (8298 <nwkRxInit+0x5c>)
    8250:	0013      	movs	r3, r2
    8252:	005b      	lsls	r3, r3, #1
    8254:	189b      	adds	r3, r3, r2
    8256:	005b      	lsls	r3, r3, #1
    8258:	18cb      	adds	r3, r1, r3
    825a:	3304      	adds	r3, #4
    825c:	2200      	movs	r2, #0
    825e:	701a      	strb	r2, [r3, #0]
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    8260:	1dfb      	adds	r3, r7, #7
    8262:	781a      	ldrb	r2, [r3, #0]
    8264:	1dfb      	adds	r3, r7, #7
    8266:	3201      	adds	r2, #1
    8268:	701a      	strb	r2, [r3, #0]
    826a:	1dfb      	adds	r3, r7, #7
    826c:	781b      	ldrb	r3, [r3, #0]
    826e:	2b31      	cmp	r3, #49	; 0x31
    8270:	d9eb      	bls.n	824a <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    8272:	4b0a      	ldr	r3, [pc, #40]	; (829c <nwkRxInit+0x60>)
    8274:	2264      	movs	r2, #100	; 0x64
    8276:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    8278:	4b08      	ldr	r3, [pc, #32]	; (829c <nwkRxInit+0x60>)
    827a:	2200      	movs	r2, #0
    827c:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    827e:	4b07      	ldr	r3, [pc, #28]	; (829c <nwkRxInit+0x60>)
    8280:	4a07      	ldr	r2, [pc, #28]	; (82a0 <nwkRxInit+0x64>)
    8282:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    8284:	4b07      	ldr	r3, [pc, #28]	; (82a4 <nwkRxInit+0x68>)
    8286:	0019      	movs	r1, r3
    8288:	2000      	movs	r0, #0
    828a:	4b07      	ldr	r3, [pc, #28]	; (82a8 <nwkRxInit+0x6c>)
    828c:	4798      	blx	r3
}
    828e:	46c0      	nop			; (mov r8, r8)
    8290:	46bd      	mov	sp, r7
    8292:	b002      	add	sp, #8
    8294:	bd80      	pop	{r7, pc}
    8296:	46c0      	nop			; (mov r8, r8)
    8298:	20000bb8 	.word	0x20000bb8
    829c:	20000ce8 	.word	0x20000ce8
    82a0:	00008469 	.word	0x00008469
    82a4:	00008695 	.word	0x00008695
    82a8:	00006b2d 	.word	0x00006b2d

000082ac <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    82ac:	b580      	push	{r7, lr}
    82ae:	b084      	sub	sp, #16
    82b0:	af00      	add	r7, sp, #0
    82b2:	6078      	str	r0, [r7, #4]
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    82b4:	687b      	ldr	r3, [r7, #4]
    82b6:	681b      	ldr	r3, [r3, #0]
    82b8:	3301      	adds	r3, #1
    82ba:	781b      	ldrb	r3, [r3, #0]
    82bc:	2b88      	cmp	r3, #136	; 0x88
    82be:	d130      	bne.n	8322 <PHY_DataInd+0x76>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    82c0:	687b      	ldr	r3, [r7, #4]
    82c2:	681b      	ldr	r3, [r3, #0]
    82c4:	781b      	ldrb	r3, [r3, #0]
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    82c6:	2b61      	cmp	r3, #97	; 0x61
    82c8:	d004      	beq.n	82d4 <PHY_DataInd+0x28>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    82ca:	687b      	ldr	r3, [r7, #4]
    82cc:	681b      	ldr	r3, [r3, #0]
    82ce:	781b      	ldrb	r3, [r3, #0]
    82d0:	2b41      	cmp	r3, #65	; 0x41
    82d2:	d126      	bne.n	8322 <PHY_DataInd+0x76>
			ind->size < sizeof(NwkFrameHeader_t)) {
    82d4:	687b      	ldr	r3, [r7, #4]
    82d6:	791b      	ldrb	r3, [r3, #4]
void PHY_DataInd(PHY_DataInd_t *ind)
{
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    82d8:	2b0f      	cmp	r3, #15
    82da:	d922      	bls.n	8322 <PHY_DataInd+0x76>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    82dc:	4b14      	ldr	r3, [pc, #80]	; (8330 <PHY_DataInd+0x84>)
    82de:	4798      	blx	r3
    82e0:	0003      	movs	r3, r0
    82e2:	60fb      	str	r3, [r7, #12]
    82e4:	68fb      	ldr	r3, [r7, #12]
    82e6:	2b00      	cmp	r3, #0
    82e8:	d01d      	beq.n	8326 <PHY_DataInd+0x7a>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    82ea:	68fb      	ldr	r3, [r7, #12]
    82ec:	2220      	movs	r2, #32
    82ee:	701a      	strb	r2, [r3, #0]
	frame->size = ind->size;
    82f0:	687b      	ldr	r3, [r7, #4]
    82f2:	791a      	ldrb	r2, [r3, #4]
    82f4:	68fb      	ldr	r3, [r7, #12]
    82f6:	705a      	strb	r2, [r3, #1]
	frame->rx.lqi = ind->lqi;
    82f8:	687b      	ldr	r3, [r7, #4]
    82fa:	7959      	ldrb	r1, [r3, #5]
    82fc:	68fb      	ldr	r3, [r7, #12]
    82fe:	2285      	movs	r2, #133	; 0x85
    8300:	5499      	strb	r1, [r3, r2]
	frame->rx.rssi = ind->rssi;
    8302:	687b      	ldr	r3, [r7, #4]
    8304:	2106      	movs	r1, #6
    8306:	5659      	ldrsb	r1, [r3, r1]
    8308:	68fb      	ldr	r3, [r7, #12]
    830a:	2286      	movs	r2, #134	; 0x86
    830c:	5499      	strb	r1, [r3, r2]
	memcpy(frame->data, ind->data, ind->size);
    830e:	68fb      	ldr	r3, [r7, #12]
    8310:	1c98      	adds	r0, r3, #2
    8312:	687b      	ldr	r3, [r7, #4]
    8314:	6819      	ldr	r1, [r3, #0]
    8316:	687b      	ldr	r3, [r7, #4]
    8318:	791b      	ldrb	r3, [r3, #4]
    831a:	001a      	movs	r2, r3
    831c:	4b05      	ldr	r3, [pc, #20]	; (8334 <PHY_DataInd+0x88>)
    831e:	4798      	blx	r3
    8320:	e002      	b.n	8328 <PHY_DataInd+0x7c>
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
    8322:	46c0      	nop			; (mov r8, r8)
    8324:	e000      	b.n	8328 <PHY_DataInd+0x7c>
	}

	if (NULL == (frame = nwkFrameAlloc())) {
		return;
    8326:	46c0      	nop			; (mov r8, r8)
	frame->state = NWK_RX_STATE_RECEIVED;
	frame->size = ind->size;
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
}
    8328:	46bd      	mov	sp, r7
    832a:	b004      	add	sp, #16
    832c:	bd80      	pop	{r7, pc}
    832e:	46c0      	nop			; (mov r8, r8)
    8330:	00006ff9 	.word	0x00006ff9
    8334:	0000e491 	.word	0x0000e491

00008338 <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    8338:	b590      	push	{r4, r7, lr}
    833a:	b085      	sub	sp, #20
    833c:	af00      	add	r7, sp, #0
    833e:	6078      	str	r0, [r7, #4]
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    8340:	4b3a      	ldr	r3, [pc, #232]	; (842c <nwkRxSendAck+0xf4>)
    8342:	4798      	blx	r3
    8344:	0003      	movs	r3, r0
    8346:	60fb      	str	r3, [r7, #12]
    8348:	68fb      	ldr	r3, [r7, #12]
    834a:	2b00      	cmp	r3, #0
    834c:	d069      	beq.n	8422 <nwkRxSendAck+0xea>
		return;
	}

	nwkFrameCommandInit(ack);
    834e:	68fb      	ldr	r3, [r7, #12]
    8350:	0018      	movs	r0, r3
    8352:	4b37      	ldr	r3, [pc, #220]	; (8430 <nwkRxSendAck+0xf8>)
    8354:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    8356:	68fb      	ldr	r3, [r7, #12]
    8358:	785b      	ldrb	r3, [r3, #1]
    835a:	3303      	adds	r3, #3
    835c:	b2da      	uxtb	r2, r3
    835e:	68fb      	ldr	r3, [r7, #12]
    8360:	705a      	strb	r2, [r3, #1]
	ack->tx.confirm = NULL;
    8362:	68fb      	ldr	r3, [r7, #12]
    8364:	2289      	movs	r2, #137	; 0x89
    8366:	5c99      	ldrb	r1, [r3, r2]
    8368:	2000      	movs	r0, #0
    836a:	4001      	ands	r1, r0
    836c:	5499      	strb	r1, [r3, r2]
    836e:	1899      	adds	r1, r3, r2
    8370:	7848      	ldrb	r0, [r1, #1]
    8372:	2400      	movs	r4, #0
    8374:	4020      	ands	r0, r4
    8376:	7048      	strb	r0, [r1, #1]
    8378:	1899      	adds	r1, r3, r2
    837a:	7888      	ldrb	r0, [r1, #2]
    837c:	2400      	movs	r4, #0
    837e:	4020      	ands	r0, r4
    8380:	7088      	strb	r0, [r1, #2]
    8382:	189b      	adds	r3, r3, r2
    8384:	78da      	ldrb	r2, [r3, #3]
    8386:	2100      	movs	r1, #0
    8388:	400a      	ands	r2, r1
    838a:	70da      	strb	r2, [r3, #3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    838c:	687b      	ldr	r3, [r7, #4]
    838e:	7adb      	ldrb	r3, [r3, #11]
    8390:	079b      	lsls	r3, r3, #30
    8392:	0fdb      	lsrs	r3, r3, #31
    8394:	b2da      	uxtb	r2, r3
    8396:	68fb      	ldr	r3, [r7, #12]
    8398:	2101      	movs	r1, #1
    839a:	400a      	ands	r2, r1
    839c:	1890      	adds	r0, r2, r2
    839e:	7ada      	ldrb	r2, [r3, #11]
    83a0:	2102      	movs	r1, #2
    83a2:	438a      	bics	r2, r1
    83a4:	1c11      	adds	r1, r2, #0
    83a6:	1c02      	adds	r2, r0, #0
    83a8:	430a      	orrs	r2, r1
    83aa:	72da      	strb	r2, [r3, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    83ac:	687b      	ldr	r3, [r7, #4]
    83ae:	7b5a      	ldrb	r2, [r3, #13]
    83b0:	7b9b      	ldrb	r3, [r3, #14]
    83b2:	021b      	lsls	r3, r3, #8
    83b4:	4313      	orrs	r3, r2
    83b6:	b29a      	uxth	r2, r3
    83b8:	68fb      	ldr	r3, [r7, #12]
    83ba:	330f      	adds	r3, #15
    83bc:	21ff      	movs	r1, #255	; 0xff
    83be:	4011      	ands	r1, r2
    83c0:	000c      	movs	r4, r1
    83c2:	7819      	ldrb	r1, [r3, #0]
    83c4:	2000      	movs	r0, #0
    83c6:	4001      	ands	r1, r0
    83c8:	1c08      	adds	r0, r1, #0
    83ca:	1c21      	adds	r1, r4, #0
    83cc:	4301      	orrs	r1, r0
    83ce:	7019      	strb	r1, [r3, #0]
    83d0:	0a12      	lsrs	r2, r2, #8
    83d2:	b290      	uxth	r0, r2
    83d4:	785a      	ldrb	r2, [r3, #1]
    83d6:	2100      	movs	r1, #0
    83d8:	400a      	ands	r2, r1
    83da:	1c11      	adds	r1, r2, #0
    83dc:	1c02      	adds	r2, r0, #0
    83de:	430a      	orrs	r2, r1
    83e0:	705a      	strb	r2, [r3, #1]

	command = (NwkCommandAck_t *)ack->payload;
    83e2:	68fb      	ldr	r3, [r7, #12]
    83e4:	2281      	movs	r2, #129	; 0x81
    83e6:	5c9a      	ldrb	r2, [r3, r2]
    83e8:	2182      	movs	r1, #130	; 0x82
    83ea:	5c59      	ldrb	r1, [r3, r1]
    83ec:	0209      	lsls	r1, r1, #8
    83ee:	430a      	orrs	r2, r1
    83f0:	2183      	movs	r1, #131	; 0x83
    83f2:	5c59      	ldrb	r1, [r3, r1]
    83f4:	0409      	lsls	r1, r1, #16
    83f6:	430a      	orrs	r2, r1
    83f8:	2184      	movs	r1, #132	; 0x84
    83fa:	5c5b      	ldrb	r3, [r3, r1]
    83fc:	061b      	lsls	r3, r3, #24
    83fe:	4313      	orrs	r3, r2
    8400:	60bb      	str	r3, [r7, #8]
	command->id = NWK_COMMAND_ACK;
    8402:	68bb      	ldr	r3, [r7, #8]
    8404:	2200      	movs	r2, #0
    8406:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    8408:	4b0a      	ldr	r3, [pc, #40]	; (8434 <nwkRxSendAck+0xfc>)
    840a:	781a      	ldrb	r2, [r3, #0]
    840c:	68bb      	ldr	r3, [r7, #8]
    840e:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    8410:	687b      	ldr	r3, [r7, #4]
    8412:	7b1a      	ldrb	r2, [r3, #12]
    8414:	68bb      	ldr	r3, [r7, #8]
    8416:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    8418:	68fb      	ldr	r3, [r7, #12]
    841a:	0018      	movs	r0, r3
    841c:	4b06      	ldr	r3, [pc, #24]	; (8438 <nwkRxSendAck+0x100>)
    841e:	4798      	blx	r3
    8420:	e000      	b.n	8424 <nwkRxSendAck+0xec>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    8422:	46c0      	nop			; (mov r8, r8)
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    8424:	46bd      	mov	sp, r7
    8426:	b005      	add	sp, #20
    8428:	bd90      	pop	{r4, r7, pc}
    842a:	46c0      	nop			; (mov r8, r8)
    842c:	00006ff9 	.word	0x00006ff9
    8430:	0000716d 	.word	0x0000716d
    8434:	20000ce4 	.word	0x20000ce4
    8438:	000090b9 	.word	0x000090b9

0000843c <nwkRxDecryptConf>:
#ifdef NWK_ENABLE_SECURITY

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
    843c:	b580      	push	{r7, lr}
    843e:	b082      	sub	sp, #8
    8440:	af00      	add	r7, sp, #0
    8442:	6078      	str	r0, [r7, #4]
    8444:	000a      	movs	r2, r1
    8446:	1cfb      	adds	r3, r7, #3
    8448:	701a      	strb	r2, [r3, #0]
	if (status) {
    844a:	1cfb      	adds	r3, r7, #3
    844c:	781b      	ldrb	r3, [r3, #0]
    844e:	2b00      	cmp	r3, #0
    8450:	d003      	beq.n	845a <nwkRxDecryptConf+0x1e>
		frame->state = NWK_RX_STATE_INDICATE;
    8452:	687b      	ldr	r3, [r7, #4]
    8454:	2222      	movs	r2, #34	; 0x22
    8456:	701a      	strb	r2, [r3, #0]
	} else {
		frame->state = NWK_RX_STATE_FINISH;
	}
}
    8458:	e002      	b.n	8460 <nwkRxDecryptConf+0x24>
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
		frame->state = NWK_RX_STATE_INDICATE;
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    845a:	687b      	ldr	r3, [r7, #4]
    845c:	2224      	movs	r2, #36	; 0x24
    845e:	701a      	strb	r2, [r3, #0]
	}
}
    8460:	46c0      	nop			; (mov r8, r8)
    8462:	46bd      	mov	sp, r7
    8464:	b002      	add	sp, #8
    8466:	bd80      	pop	{r7, pc}

00008468 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    8468:	b580      	push	{r7, lr}
    846a:	b084      	sub	sp, #16
    846c:	af00      	add	r7, sp, #0
    846e:	6078      	str	r0, [r7, #4]
	bool restart = false;
    8470:	230f      	movs	r3, #15
    8472:	18fb      	adds	r3, r7, r3
    8474:	2200      	movs	r2, #0
    8476:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    8478:	230e      	movs	r3, #14
    847a:	18fb      	adds	r3, r7, r3
    847c:	2200      	movs	r2, #0
    847e:	701a      	strb	r2, [r3, #0]
    8480:	e02d      	b.n	84de <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    8482:	230e      	movs	r3, #14
    8484:	18fb      	adds	r3, r7, r3
    8486:	781a      	ldrb	r2, [r3, #0]
    8488:	491e      	ldr	r1, [pc, #120]	; (8504 <nwkRxDuplicateRejectionTimerHandler+0x9c>)
    848a:	0013      	movs	r3, r2
    848c:	005b      	lsls	r3, r3, #1
    848e:	189b      	adds	r3, r3, r2
    8490:	005b      	lsls	r3, r3, #1
    8492:	18cb      	adds	r3, r1, r3
    8494:	3304      	adds	r3, #4
    8496:	781b      	ldrb	r3, [r3, #0]
    8498:	2b00      	cmp	r3, #0
    849a:	d019      	beq.n	84d0 <nwkRxDuplicateRejectionTimerHandler+0x68>
			nwkRxDuplicateRejectionTable[i].ttl--;
    849c:	230e      	movs	r3, #14
    849e:	18fb      	adds	r3, r7, r3
    84a0:	781a      	ldrb	r2, [r3, #0]
    84a2:	4918      	ldr	r1, [pc, #96]	; (8504 <nwkRxDuplicateRejectionTimerHandler+0x9c>)
    84a4:	0013      	movs	r3, r2
    84a6:	005b      	lsls	r3, r3, #1
    84a8:	189b      	adds	r3, r3, r2
    84aa:	005b      	lsls	r3, r3, #1
    84ac:	18cb      	adds	r3, r1, r3
    84ae:	3304      	adds	r3, #4
    84b0:	781b      	ldrb	r3, [r3, #0]
    84b2:	3b01      	subs	r3, #1
    84b4:	b2d8      	uxtb	r0, r3
    84b6:	4913      	ldr	r1, [pc, #76]	; (8504 <nwkRxDuplicateRejectionTimerHandler+0x9c>)
    84b8:	0013      	movs	r3, r2
    84ba:	005b      	lsls	r3, r3, #1
    84bc:	189b      	adds	r3, r3, r2
    84be:	005b      	lsls	r3, r3, #1
    84c0:	18cb      	adds	r3, r1, r3
    84c2:	3304      	adds	r3, #4
    84c4:	1c02      	adds	r2, r0, #0
    84c6:	701a      	strb	r2, [r3, #0]
			restart = true;
    84c8:	230f      	movs	r3, #15
    84ca:	18fb      	adds	r3, r7, r3
    84cc:	2201      	movs	r2, #1
    84ce:	701a      	strb	r2, [r3, #0]
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    84d0:	230e      	movs	r3, #14
    84d2:	18fb      	adds	r3, r7, r3
    84d4:	781a      	ldrb	r2, [r3, #0]
    84d6:	230e      	movs	r3, #14
    84d8:	18fb      	adds	r3, r7, r3
    84da:	3201      	adds	r2, #1
    84dc:	701a      	strb	r2, [r3, #0]
    84de:	230e      	movs	r3, #14
    84e0:	18fb      	adds	r3, r7, r3
    84e2:	781b      	ldrb	r3, [r3, #0]
    84e4:	2b31      	cmp	r3, #49	; 0x31
    84e6:	d9cc      	bls.n	8482 <nwkRxDuplicateRejectionTimerHandler+0x1a>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    84e8:	230f      	movs	r3, #15
    84ea:	18fb      	adds	r3, r7, r3
    84ec:	781b      	ldrb	r3, [r3, #0]
    84ee:	2b00      	cmp	r3, #0
    84f0:	d003      	beq.n	84fa <nwkRxDuplicateRejectionTimerHandler+0x92>
		SYS_TimerStart(timer);
    84f2:	687b      	ldr	r3, [r7, #4]
    84f4:	0018      	movs	r0, r3
    84f6:	4b04      	ldr	r3, [pc, #16]	; (8508 <nwkRxDuplicateRejectionTimerHandler+0xa0>)
    84f8:	4798      	blx	r3
	}
}
    84fa:	46c0      	nop			; (mov r8, r8)
    84fc:	46bd      	mov	sp, r7
    84fe:	b004      	add	sp, #16
    8500:	bd80      	pop	{r7, pc}
    8502:	46c0      	nop			; (mov r8, r8)
    8504:	20000bb8 	.word	0x20000bb8
    8508:	000061b1 	.word	0x000061b1

0000850c <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    850c:	b580      	push	{r7, lr}
    850e:	b086      	sub	sp, #24
    8510:	af00      	add	r7, sp, #0
    8512:	6078      	str	r0, [r7, #4]
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    8514:	2300      	movs	r3, #0
    8516:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    8518:	2313      	movs	r3, #19
    851a:	18fb      	adds	r3, r7, r3
    851c:	2200      	movs	r2, #0
    851e:	701a      	strb	r2, [r3, #0]
    8520:	e087      	b.n	8632 <nwkRxRejectDuplicate+0x126>
		entry = &nwkRxDuplicateRejectionTable[i];
    8522:	2313      	movs	r3, #19
    8524:	18fb      	adds	r3, r7, r3
    8526:	781a      	ldrb	r2, [r3, #0]
    8528:	0013      	movs	r3, r2
    852a:	005b      	lsls	r3, r3, #1
    852c:	189b      	adds	r3, r3, r2
    852e:	005b      	lsls	r3, r3, #1
    8530:	4a53      	ldr	r2, [pc, #332]	; (8680 <nwkRxRejectDuplicate+0x174>)
    8532:	189b      	adds	r3, r3, r2
    8534:	60fb      	str	r3, [r7, #12]

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    8536:	68fb      	ldr	r3, [r7, #12]
    8538:	791b      	ldrb	r3, [r3, #4]
    853a:	2b00      	cmp	r3, #0
    853c:	d06c      	beq.n	8618 <nwkRxRejectDuplicate+0x10c>
    853e:	687b      	ldr	r3, [r7, #4]
    8540:	7ada      	ldrb	r2, [r3, #11]
    8542:	7b1b      	ldrb	r3, [r3, #12]
    8544:	021b      	lsls	r3, r3, #8
    8546:	4313      	orrs	r3, r2
    8548:	b29a      	uxth	r2, r3
    854a:	68fb      	ldr	r3, [r7, #12]
    854c:	881b      	ldrh	r3, [r3, #0]
    854e:	429a      	cmp	r2, r3
    8550:	d162      	bne.n	8618 <nwkRxRejectDuplicate+0x10c>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    8552:	68fb      	ldr	r3, [r7, #12]
    8554:	7899      	ldrb	r1, [r3, #2]
    8556:	687b      	ldr	r3, [r7, #4]
    8558:	7a9a      	ldrb	r2, [r3, #10]
    855a:	230b      	movs	r3, #11
    855c:	18fb      	adds	r3, r7, r3
    855e:	1a8a      	subs	r2, r1, r2
    8560:	701a      	strb	r2, [r3, #0]

			if (diff < 8) {
    8562:	230b      	movs	r3, #11
    8564:	18fb      	adds	r3, r7, r3
    8566:	781b      	ldrb	r3, [r3, #0]
    8568:	2b07      	cmp	r3, #7
    856a:	d836      	bhi.n	85da <nwkRxRejectDuplicate+0xce>
				if (entry->mask & (1 << diff)) {
    856c:	68fb      	ldr	r3, [r7, #12]
    856e:	78db      	ldrb	r3, [r3, #3]
    8570:	001a      	movs	r2, r3
    8572:	230b      	movs	r3, #11
    8574:	18fb      	adds	r3, r7, r3
    8576:	781b      	ldrb	r3, [r3, #0]
    8578:	411a      	asrs	r2, r3
    857a:	0013      	movs	r3, r2
    857c:	2201      	movs	r2, #1
    857e:	4013      	ands	r3, r2
    8580:	d01a      	beq.n	85b8 <nwkRxRejectDuplicate+0xac>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    8582:	4b40      	ldr	r3, [pc, #256]	; (8684 <nwkRxRejectDuplicate+0x178>)
    8584:	881a      	ldrh	r2, [r3, #0]
    8586:	687b      	ldr	r3, [r7, #4]
    8588:	7959      	ldrb	r1, [r3, #5]
    858a:	799b      	ldrb	r3, [r3, #6]
    858c:	021b      	lsls	r3, r3, #8
    858e:	430b      	orrs	r3, r1
    8590:	b29b      	uxth	r3, r3
    8592:	429a      	cmp	r2, r3
    8594:	d10e      	bne.n	85b4 <nwkRxRejectDuplicate+0xa8>
						nwkRouteRemove(
    8596:	687b      	ldr	r3, [r7, #4]
    8598:	7b5a      	ldrb	r2, [r3, #13]
    859a:	7b9b      	ldrb	r3, [r3, #14]
    859c:	021b      	lsls	r3, r3, #8
    859e:	4313      	orrs	r3, r2
    85a0:	b29a      	uxth	r2, r3
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    85a2:	687b      	ldr	r3, [r7, #4]
    85a4:	7a5b      	ldrb	r3, [r3, #9]
    85a6:	071b      	lsls	r3, r3, #28
    85a8:	0fdb      	lsrs	r3, r3, #31
    85aa:	b2db      	uxtb	r3, r3

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    85ac:	0019      	movs	r1, r3
    85ae:	0010      	movs	r0, r2
    85b0:	4b35      	ldr	r3, [pc, #212]	; (8688 <nwkRxRejectDuplicate+0x17c>)
    85b2:	4798      	blx	r3
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}
	#endif
					return true;
    85b4:	2301      	movs	r3, #1
    85b6:	e05e      	b.n	8676 <nwkRxRejectDuplicate+0x16a>
				}

				entry->mask |= (1 << diff);
    85b8:	68fb      	ldr	r3, [r7, #12]
    85ba:	78db      	ldrb	r3, [r3, #3]
    85bc:	b25a      	sxtb	r2, r3
    85be:	230b      	movs	r3, #11
    85c0:	18fb      	adds	r3, r7, r3
    85c2:	781b      	ldrb	r3, [r3, #0]
    85c4:	2101      	movs	r1, #1
    85c6:	4099      	lsls	r1, r3
    85c8:	000b      	movs	r3, r1
    85ca:	b25b      	sxtb	r3, r3
    85cc:	4313      	orrs	r3, r2
    85ce:	b25b      	sxtb	r3, r3
    85d0:	b2da      	uxtb	r2, r3
    85d2:	68fb      	ldr	r3, [r7, #12]
    85d4:	70da      	strb	r2, [r3, #3]
				return false;
    85d6:	2300      	movs	r3, #0
    85d8:	e04d      	b.n	8676 <nwkRxRejectDuplicate+0x16a>
			} else {
				uint8_t shift = -(int8_t)diff;
    85da:	230a      	movs	r3, #10
    85dc:	18fb      	adds	r3, r7, r3
    85de:	220b      	movs	r2, #11
    85e0:	18ba      	adds	r2, r7, r2
    85e2:	7812      	ldrb	r2, [r2, #0]
    85e4:	4252      	negs	r2, r2
    85e6:	701a      	strb	r2, [r3, #0]

				entry->seq = header->nwkSeq;
    85e8:	687b      	ldr	r3, [r7, #4]
    85ea:	7a9a      	ldrb	r2, [r3, #10]
    85ec:	68fb      	ldr	r3, [r7, #12]
    85ee:	709a      	strb	r2, [r3, #2]
				entry->mask = (entry->mask << shift) | 1;
    85f0:	68fb      	ldr	r3, [r7, #12]
    85f2:	78db      	ldrb	r3, [r3, #3]
    85f4:	001a      	movs	r2, r3
    85f6:	230a      	movs	r3, #10
    85f8:	18fb      	adds	r3, r7, r3
    85fa:	781b      	ldrb	r3, [r3, #0]
    85fc:	409a      	lsls	r2, r3
    85fe:	0013      	movs	r3, r2
    8600:	b25b      	sxtb	r3, r3
    8602:	2201      	movs	r2, #1
    8604:	4313      	orrs	r3, r2
    8606:	b25b      	sxtb	r3, r3
    8608:	b2da      	uxtb	r2, r3
    860a:	68fb      	ldr	r3, [r7, #12]
    860c:	70da      	strb	r2, [r3, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    860e:	68fb      	ldr	r3, [r7, #12]
    8610:	2215      	movs	r2, #21
    8612:	711a      	strb	r2, [r3, #4]
				return false;
    8614:	2300      	movs	r3, #0
    8616:	e02e      	b.n	8676 <nwkRxRejectDuplicate+0x16a>
			}
		}

		if (0 == entry->ttl) {
    8618:	68fb      	ldr	r3, [r7, #12]
    861a:	791b      	ldrb	r3, [r3, #4]
    861c:	2b00      	cmp	r3, #0
    861e:	d101      	bne.n	8624 <nwkRxRejectDuplicate+0x118>
			freeEntry = entry;
    8620:	68fb      	ldr	r3, [r7, #12]
    8622:	617b      	str	r3, [r7, #20]
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    8624:	2313      	movs	r3, #19
    8626:	18fb      	adds	r3, r7, r3
    8628:	781a      	ldrb	r2, [r3, #0]
    862a:	2313      	movs	r3, #19
    862c:	18fb      	adds	r3, r7, r3
    862e:	3201      	adds	r2, #1
    8630:	701a      	strb	r2, [r3, #0]
    8632:	2313      	movs	r3, #19
    8634:	18fb      	adds	r3, r7, r3
    8636:	781b      	ldrb	r3, [r3, #0]
    8638:	2b31      	cmp	r3, #49	; 0x31
    863a:	d800      	bhi.n	863e <nwkRxRejectDuplicate+0x132>
    863c:	e771      	b.n	8522 <nwkRxRejectDuplicate+0x16>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    863e:	697b      	ldr	r3, [r7, #20]
    8640:	2b00      	cmp	r3, #0
    8642:	d101      	bne.n	8648 <nwkRxRejectDuplicate+0x13c>
		return true;
    8644:	2301      	movs	r3, #1
    8646:	e016      	b.n	8676 <nwkRxRejectDuplicate+0x16a>
	}

	freeEntry->src = header->nwkSrcAddr;
    8648:	687b      	ldr	r3, [r7, #4]
    864a:	7ada      	ldrb	r2, [r3, #11]
    864c:	7b1b      	ldrb	r3, [r3, #12]
    864e:	021b      	lsls	r3, r3, #8
    8650:	4313      	orrs	r3, r2
    8652:	b29a      	uxth	r2, r3
    8654:	697b      	ldr	r3, [r7, #20]
    8656:	801a      	strh	r2, [r3, #0]
	freeEntry->seq = header->nwkSeq;
    8658:	687b      	ldr	r3, [r7, #4]
    865a:	7a9a      	ldrb	r2, [r3, #10]
    865c:	697b      	ldr	r3, [r7, #20]
    865e:	709a      	strb	r2, [r3, #2]
	freeEntry->mask = 1;
    8660:	697b      	ldr	r3, [r7, #20]
    8662:	2201      	movs	r2, #1
    8664:	70da      	strb	r2, [r3, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    8666:	697b      	ldr	r3, [r7, #20]
    8668:	2215      	movs	r2, #21
    866a:	711a      	strb	r2, [r3, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    866c:	4b07      	ldr	r3, [pc, #28]	; (868c <nwkRxRejectDuplicate+0x180>)
    866e:	0018      	movs	r0, r3
    8670:	4b07      	ldr	r3, [pc, #28]	; (8690 <nwkRxRejectDuplicate+0x184>)
    8672:	4798      	blx	r3

	return false;
    8674:	2300      	movs	r3, #0
}
    8676:	0018      	movs	r0, r3
    8678:	46bd      	mov	sp, r7
    867a:	b006      	add	sp, #24
    867c:	bd80      	pop	{r7, pc}
    867e:	46c0      	nop			; (mov r8, r8)
    8680:	20000bb8 	.word	0x20000bb8
    8684:	20001024 	.word	0x20001024
    8688:	00007461 	.word	0x00007461
    868c:	20000ce8 	.word	0x20000ce8
    8690:	000061b1 	.word	0x000061b1

00008694 <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    8694:	b580      	push	{r7, lr}
    8696:	b082      	sub	sp, #8
    8698:	af00      	add	r7, sp, #0
    869a:	6078      	str	r0, [r7, #4]
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    869c:	687b      	ldr	r3, [r7, #4]
    869e:	7b1b      	ldrb	r3, [r3, #12]
    86a0:	2b00      	cmp	r3, #0
    86a2:	d101      	bne.n	86a8 <nwkRxSeriveDataInd+0x14>
		return false;
    86a4:	2300      	movs	r3, #0
    86a6:	e026      	b.n	86f6 <nwkRxSeriveDataInd+0x62>
	}

	switch (ind->data[0]) {
    86a8:	687b      	ldr	r3, [r7, #4]
    86aa:	689b      	ldr	r3, [r3, #8]
    86ac:	781b      	ldrb	r3, [r3, #0]
    86ae:	2b01      	cmp	r3, #1
    86b0:	d00e      	beq.n	86d0 <nwkRxSeriveDataInd+0x3c>
    86b2:	dc02      	bgt.n	86ba <nwkRxSeriveDataInd+0x26>
    86b4:	2b00      	cmp	r3, #0
    86b6:	d005      	beq.n	86c4 <nwkRxSeriveDataInd+0x30>
    86b8:	e01c      	b.n	86f4 <nwkRxSeriveDataInd+0x60>
    86ba:	2b02      	cmp	r3, #2
    86bc:	d00e      	beq.n	86dc <nwkRxSeriveDataInd+0x48>
    86be:	2b03      	cmp	r3, #3
    86c0:	d012      	beq.n	86e8 <nwkRxSeriveDataInd+0x54>
    86c2:	e017      	b.n	86f4 <nwkRxSeriveDataInd+0x60>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    86c4:	687b      	ldr	r3, [r7, #4]
    86c6:	0018      	movs	r0, r3
    86c8:	4b0d      	ldr	r3, [pc, #52]	; (8700 <nwkRxSeriveDataInd+0x6c>)
    86ca:	4798      	blx	r3
    86cc:	0003      	movs	r3, r0
    86ce:	e012      	b.n	86f6 <nwkRxSeriveDataInd+0x62>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    86d0:	687b      	ldr	r3, [r7, #4]
    86d2:	0018      	movs	r0, r3
    86d4:	4b0b      	ldr	r3, [pc, #44]	; (8704 <nwkRxSeriveDataInd+0x70>)
    86d6:	4798      	blx	r3
    86d8:	0003      	movs	r3, r0
    86da:	e00c      	b.n	86f6 <nwkRxSeriveDataInd+0x62>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	case NWK_COMMAND_ROUTE_REQUEST:
		return nwkRouteDiscoveryRequestReceived(ind);
    86dc:	687b      	ldr	r3, [r7, #4]
    86de:	0018      	movs	r0, r3
    86e0:	4b09      	ldr	r3, [pc, #36]	; (8708 <nwkRxSeriveDataInd+0x74>)
    86e2:	4798      	blx	r3
    86e4:	0003      	movs	r3, r0
    86e6:	e006      	b.n	86f6 <nwkRxSeriveDataInd+0x62>

	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
    86e8:	687b      	ldr	r3, [r7, #4]
    86ea:	0018      	movs	r0, r3
    86ec:	4b07      	ldr	r3, [pc, #28]	; (870c <nwkRxSeriveDataInd+0x78>)
    86ee:	4798      	blx	r3
    86f0:	0003      	movs	r3, r0
    86f2:	e000      	b.n	86f6 <nwkRxSeriveDataInd+0x62>
#endif

	default:
		return false;
    86f4:	2300      	movs	r3, #0
	}
}
    86f6:	0018      	movs	r0, r3
    86f8:	46bd      	mov	sp, r7
    86fa:	b002      	add	sp, #8
    86fc:	bd80      	pop	{r7, pc}
    86fe:	46c0      	nop			; (mov r8, r8)
    8700:	00009429 	.word	0x00009429
    8704:	00007879 	.word	0x00007879
    8708:	00007d61 	.word	0x00007d61
    870c:	00008041 	.word	0x00008041

00008710 <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    8710:	b580      	push	{r7, lr}
    8712:	b084      	sub	sp, #16
    8714:	af00      	add	r7, sp, #0
    8716:	6078      	str	r0, [r7, #4]
	NwkFrameHeader_t *header = &frame->header;
    8718:	687b      	ldr	r3, [r7, #4]
    871a:	3302      	adds	r3, #2
    871c:	60fb      	str	r3, [r7, #12]

	frame->state = NWK_RX_STATE_FINISH;
    871e:	687b      	ldr	r3, [r7, #4]
    8720:	2224      	movs	r2, #36	; 0x24
    8722:	701a      	strb	r2, [r3, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    8724:	68fb      	ldr	r3, [r7, #12]
    8726:	7a5b      	ldrb	r3, [r3, #9]
    8728:	2208      	movs	r2, #8
    872a:	4013      	ands	r3, r2
    872c:	b2db      	uxtb	r3, r3
    872e:	2b00      	cmp	r3, #0
    8730:	d000      	beq.n	8734 <nwkRxHandleReceivedFrame+0x24>
    8732:	e09e      	b.n	8872 <nwkRxHandleReceivedFrame+0x162>
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    8734:	68fb      	ldr	r3, [r7, #12]
    8736:	78da      	ldrb	r2, [r3, #3]
    8738:	791b      	ldrb	r3, [r3, #4]
    873a:	021b      	lsls	r3, r3, #8
    873c:	4313      	orrs	r3, r2
    873e:	b29b      	uxth	r3, r3
    8740:	4a52      	ldr	r2, [pc, #328]	; (888c <nwkRxHandleReceivedFrame+0x17c>)
    8742:	4293      	cmp	r3, r2
    8744:	d122      	bne.n	878c <nwkRxHandleReceivedFrame+0x7c>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    8746:	4b52      	ldr	r3, [pc, #328]	; (8890 <nwkRxHandleReceivedFrame+0x180>)
    8748:	881a      	ldrh	r2, [r3, #0]
    874a:	68fb      	ldr	r3, [r7, #12]
    874c:	7b59      	ldrb	r1, [r3, #13]
    874e:	7b9b      	ldrb	r3, [r3, #14]
    8750:	021b      	lsls	r3, r3, #8
    8752:	430b      	orrs	r3, r1
    8754:	b29b      	uxth	r3, r3
    8756:	429a      	cmp	r2, r3
    8758:	d009      	beq.n	876e <nwkRxHandleReceivedFrame+0x5e>
				header->nwkDstAddr) {
    875a:	68fb      	ldr	r3, [r7, #12]
    875c:	7b5a      	ldrb	r2, [r3, #13]
    875e:	7b9b      	ldrb	r3, [r3, #14]
    8760:	021b      	lsls	r3, r3, #8
    8762:	4313      	orrs	r3, r2
    8764:	b29b      	uxth	r3, r3
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    8766:	4a49      	ldr	r2, [pc, #292]	; (888c <nwkRxHandleReceivedFrame+0x17c>)
    8768:	4293      	cmp	r3, r2
    876a:	d000      	beq.n	876e <nwkRxHandleReceivedFrame+0x5e>
    876c:	e083      	b.n	8876 <nwkRxHandleReceivedFrame+0x166>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    876e:	68fb      	ldr	r3, [r7, #12]
    8770:	7a5b      	ldrb	r3, [r3, #9]
    8772:	2202      	movs	r2, #2
    8774:	4013      	ands	r3, r2
    8776:	b2db      	uxtb	r3, r3
    8778:	2b00      	cmp	r3, #0
    877a:	d003      	beq.n	8784 <nwkRxHandleReceivedFrame+0x74>
				frame->state = NWK_RX_STATE_DECRYPT;
    877c:	687b      	ldr	r3, [r7, #4]
    877e:	2221      	movs	r2, #33	; 0x21
    8780:	701a      	strb	r2, [r3, #0]
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    8782:	e078      	b.n	8876 <nwkRxHandleReceivedFrame+0x166>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    8784:	687b      	ldr	r3, [r7, #4]
    8786:	2222      	movs	r2, #34	; 0x22
    8788:	701a      	strb	r2, [r3, #0]
		}

		return;
    878a:	e074      	b.n	8876 <nwkRxHandleReceivedFrame+0x166>
	if (!NWK_FilterAddress(header->macSrcAddr, &frame->rx.lqi)) {
		return;
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    878c:	68fb      	ldr	r3, [r7, #12]
    878e:	7b5a      	ldrb	r2, [r3, #13]
    8790:	7b9b      	ldrb	r3, [r3, #14]
    8792:	021b      	lsls	r3, r3, #8
    8794:	4313      	orrs	r3, r2
    8796:	b29b      	uxth	r3, r3
    8798:	4a3c      	ldr	r2, [pc, #240]	; (888c <nwkRxHandleReceivedFrame+0x17c>)
    879a:	4293      	cmp	r3, r2
    879c:	d107      	bne.n	87ae <nwkRxHandleReceivedFrame+0x9e>
    879e:	68fb      	ldr	r3, [r7, #12]
    87a0:	7a5b      	ldrb	r3, [r3, #9]
    87a2:	2201      	movs	r2, #1
    87a4:	4013      	ands	r3, r2
    87a6:	b2db      	uxtb	r3, r3
    87a8:	2b00      	cmp	r3, #0
    87aa:	d000      	beq.n	87ae <nwkRxHandleReceivedFrame+0x9e>
    87ac:	e065      	b.n	887a <nwkRxHandleReceivedFrame+0x16a>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    87ae:	4b38      	ldr	r3, [pc, #224]	; (8890 <nwkRxHandleReceivedFrame+0x180>)
    87b0:	881a      	ldrh	r2, [r3, #0]
    87b2:	68fb      	ldr	r3, [r7, #12]
    87b4:	7ad9      	ldrb	r1, [r3, #11]
    87b6:	7b1b      	ldrb	r3, [r3, #12]
    87b8:	021b      	lsls	r3, r3, #8
    87ba:	430b      	orrs	r3, r1
    87bc:	b29b      	uxth	r3, r3
    87be:	429a      	cmp	r2, r3
    87c0:	d05d      	beq.n	887e <nwkRxHandleReceivedFrame+0x16e>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    87c2:	687b      	ldr	r3, [r7, #4]
    87c4:	0018      	movs	r0, r3
    87c6:	4b33      	ldr	r3, [pc, #204]	; (8894 <nwkRxHandleReceivedFrame+0x184>)
    87c8:	4798      	blx	r3
#endif

	if (nwkRxRejectDuplicate(header)) {
    87ca:	68fb      	ldr	r3, [r7, #12]
    87cc:	0018      	movs	r0, r3
    87ce:	4b32      	ldr	r3, [pc, #200]	; (8898 <nwkRxHandleReceivedFrame+0x188>)
    87d0:	4798      	blx	r3
    87d2:	1e03      	subs	r3, r0, #0
    87d4:	d155      	bne.n	8882 <nwkRxHandleReceivedFrame+0x172>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    87d6:	68fb      	ldr	r3, [r7, #12]
    87d8:	795a      	ldrb	r2, [r3, #5]
    87da:	799b      	ldrb	r3, [r3, #6]
    87dc:	021b      	lsls	r3, r3, #8
    87de:	4313      	orrs	r3, r2
    87e0:	b29b      	uxth	r3, r3
    87e2:	4a2a      	ldr	r2, [pc, #168]	; (888c <nwkRxHandleReceivedFrame+0x17c>)
    87e4:	4293      	cmp	r3, r2
    87e6:	d114      	bne.n	8812 <nwkRxHandleReceivedFrame+0x102>
    87e8:	4b29      	ldr	r3, [pc, #164]	; (8890 <nwkRxHandleReceivedFrame+0x180>)
    87ea:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    87ec:	68fb      	ldr	r3, [r7, #12]
    87ee:	7b59      	ldrb	r1, [r3, #13]
    87f0:	7b9b      	ldrb	r3, [r3, #14]
    87f2:	021b      	lsls	r3, r3, #8
    87f4:	430b      	orrs	r3, r1
    87f6:	b29b      	uxth	r3, r3
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    87f8:	429a      	cmp	r2, r3
    87fa:	d00a      	beq.n	8812 <nwkRxHandleReceivedFrame+0x102>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    87fc:	68fb      	ldr	r3, [r7, #12]
    87fe:	7a5b      	ldrb	r3, [r3, #9]
    8800:	2204      	movs	r2, #4
    8802:	4013      	ands	r3, r2
    8804:	b2db      	uxtb	r3, r3
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    8806:	2b00      	cmp	r3, #0
    8808:	d103      	bne.n	8812 <nwkRxHandleReceivedFrame+0x102>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    880a:	687b      	ldr	r3, [r7, #4]
    880c:	0018      	movs	r0, r3
    880e:	4b23      	ldr	r3, [pc, #140]	; (889c <nwkRxHandleReceivedFrame+0x18c>)
    8810:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    8812:	4b1f      	ldr	r3, [pc, #124]	; (8890 <nwkRxHandleReceivedFrame+0x180>)
    8814:	881a      	ldrh	r2, [r3, #0]
    8816:	68fb      	ldr	r3, [r7, #12]
    8818:	7b59      	ldrb	r1, [r3, #13]
    881a:	7b9b      	ldrb	r3, [r3, #14]
    881c:	021b      	lsls	r3, r3, #8
    881e:	430b      	orrs	r3, r1
    8820:	b29b      	uxth	r3, r3
    8822:	429a      	cmp	r2, r3
    8824:	d008      	beq.n	8838 <nwkRxHandleReceivedFrame+0x128>
				header->nwkDstAddr) {
    8826:	68fb      	ldr	r3, [r7, #12]
    8828:	7b5a      	ldrb	r2, [r3, #13]
    882a:	7b9b      	ldrb	r3, [r3, #14]
    882c:	021b      	lsls	r3, r3, #8
    882e:	4313      	orrs	r3, r2
    8830:	b29b      	uxth	r3, r3
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    8832:	4a16      	ldr	r2, [pc, #88]	; (888c <nwkRxHandleReceivedFrame+0x17c>)
    8834:	4293      	cmp	r3, r2
    8836:	d10e      	bne.n	8856 <nwkRxHandleReceivedFrame+0x146>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    8838:	68fb      	ldr	r3, [r7, #12]
    883a:	7a5b      	ldrb	r3, [r3, #9]
    883c:	2202      	movs	r2, #2
    883e:	4013      	ands	r3, r2
    8840:	b2db      	uxtb	r3, r3
    8842:	2b00      	cmp	r3, #0
    8844:	d003      	beq.n	884e <nwkRxHandleReceivedFrame+0x13e>
				frame->state = NWK_RX_STATE_DECRYPT;
    8846:	687b      	ldr	r3, [r7, #4]
    8848:	2221      	movs	r2, #33	; 0x21
    884a:	701a      	strb	r2, [r3, #0]
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    884c:	e01a      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    884e:	687b      	ldr	r3, [r7, #4]
    8850:	2222      	movs	r2, #34	; 0x22
    8852:	701a      	strb	r2, [r3, #0]
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    8854:	e016      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    8856:	4b0e      	ldr	r3, [pc, #56]	; (8890 <nwkRxHandleReceivedFrame+0x180>)
    8858:	881a      	ldrh	r2, [r3, #0]
    885a:	68fb      	ldr	r3, [r7, #12]
    885c:	7959      	ldrb	r1, [r3, #5]
    885e:	799b      	ldrb	r3, [r3, #6]
    8860:	021b      	lsls	r3, r3, #8
    8862:	430b      	orrs	r3, r1
    8864:	b29b      	uxth	r3, r3
    8866:	429a      	cmp	r2, r3
    8868:	d10c      	bne.n	8884 <nwkRxHandleReceivedFrame+0x174>
			frame->state = NWK_RX_STATE_ROUTE;
    886a:	687b      	ldr	r3, [r7, #4]
    886c:	2223      	movs	r2, #35	; 0x23
    886e:	701a      	strb	r2, [r3, #0]
    8870:	e008      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
		return;
	}

#else
	if (header->nwkFcf.multicast) {
		return;
    8872:	46c0      	nop			; (mov r8, r8)
    8874:	e006      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    8876:	46c0      	nop			; (mov r8, r8)
    8878:	e004      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
			header->nwkFcf.ackRequest) {
		return;
    887a:	46c0      	nop			; (mov r8, r8)
    887c:	e002      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
		return;
    887e:	46c0      	nop			; (mov r8, r8)
    8880:	e000      	b.n	8884 <nwkRxHandleReceivedFrame+0x174>
#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header)) {
		return;
    8882:	46c0      	nop			; (mov r8, r8)
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    8884:	46bd      	mov	sp, r7
    8886:	b004      	add	sp, #16
    8888:	bd80      	pop	{r7, pc}
    888a:	46c0      	nop			; (mov r8, r8)
    888c:	0000ffff 	.word	0x0000ffff
    8890:	20001024 	.word	0x20001024
    8894:	000074a5 	.word	0x000074a5
    8898:	0000850d 	.word	0x0000850d
    889c:	000092b5 	.word	0x000092b5

000088a0 <nwkRxIndicateFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
    88a0:	b580      	push	{r7, lr}
    88a2:	b088      	sub	sp, #32
    88a4:	af00      	add	r7, sp, #0
    88a6:	6078      	str	r0, [r7, #4]
	NwkFrameHeader_t *header = &frame->header;
    88a8:	687b      	ldr	r3, [r7, #4]
    88aa:	3302      	adds	r3, #2
    88ac:	61fb      	str	r3, [r7, #28]
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    88ae:	69fb      	ldr	r3, [r7, #28]
    88b0:	7bdb      	ldrb	r3, [r3, #15]
    88b2:	061b      	lsls	r3, r3, #24
    88b4:	0f1b      	lsrs	r3, r3, #28
    88b6:	b2db      	uxtb	r3, r3
    88b8:	001a      	movs	r2, r3
    88ba:	4b79      	ldr	r3, [pc, #484]	; (8aa0 <nwkRxIndicateFrame+0x200>)
    88bc:	3202      	adds	r2, #2
    88be:	0092      	lsls	r2, r2, #2
    88c0:	58d3      	ldr	r3, [r2, r3]
    88c2:	2b00      	cmp	r3, #0
    88c4:	d101      	bne.n	88ca <nwkRxIndicateFrame+0x2a>
		return false;
    88c6:	2300      	movs	r3, #0
    88c8:	e0e5      	b.n	8a96 <nwkRxIndicateFrame+0x1f6>
	}

	ind.srcAddr = header->nwkSrcAddr;
    88ca:	69fb      	ldr	r3, [r7, #28]
    88cc:	7ada      	ldrb	r2, [r3, #11]
    88ce:	7b1b      	ldrb	r3, [r3, #12]
    88d0:	021b      	lsls	r3, r3, #8
    88d2:	4313      	orrs	r3, r2
    88d4:	b29a      	uxth	r2, r3
    88d6:	230c      	movs	r3, #12
    88d8:	18fb      	adds	r3, r7, r3
    88da:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    88dc:	69fb      	ldr	r3, [r7, #28]
    88de:	7b5a      	ldrb	r2, [r3, #13]
    88e0:	7b9b      	ldrb	r3, [r3, #14]
    88e2:	021b      	lsls	r3, r3, #8
    88e4:	4313      	orrs	r3, r2
    88e6:	b29a      	uxth	r2, r3
    88e8:	230c      	movs	r3, #12
    88ea:	18fb      	adds	r3, r7, r3
    88ec:	805a      	strh	r2, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    88ee:	69fb      	ldr	r3, [r7, #28]
    88f0:	7bdb      	ldrb	r3, [r3, #15]
    88f2:	071b      	lsls	r3, r3, #28
    88f4:	0f1b      	lsrs	r3, r3, #28
    88f6:	b2db      	uxtb	r3, r3
    88f8:	001a      	movs	r2, r3
    88fa:	230c      	movs	r3, #12
    88fc:	18fb      	adds	r3, r7, r3
    88fe:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    8900:	69fb      	ldr	r3, [r7, #28]
    8902:	7bdb      	ldrb	r3, [r3, #15]
    8904:	061b      	lsls	r3, r3, #24
    8906:	0f1b      	lsrs	r3, r3, #28
    8908:	b2db      	uxtb	r3, r3
    890a:	001a      	movs	r2, r3
    890c:	230c      	movs	r3, #12
    890e:	18fb      	adds	r3, r7, r3
    8910:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    8912:	687b      	ldr	r3, [r7, #4]
    8914:	2281      	movs	r2, #129	; 0x81
    8916:	5c9a      	ldrb	r2, [r3, r2]
    8918:	2182      	movs	r1, #130	; 0x82
    891a:	5c59      	ldrb	r1, [r3, r1]
    891c:	0209      	lsls	r1, r1, #8
    891e:	430a      	orrs	r2, r1
    8920:	2183      	movs	r1, #131	; 0x83
    8922:	5c59      	ldrb	r1, [r3, r1]
    8924:	0409      	lsls	r1, r1, #16
    8926:	430a      	orrs	r2, r1
    8928:	2184      	movs	r1, #132	; 0x84
    892a:	5c5b      	ldrb	r3, [r3, r1]
    892c:	061b      	lsls	r3, r3, #24
    892e:	4313      	orrs	r3, r2
    8930:	001a      	movs	r2, r3
    8932:	230c      	movs	r3, #12
    8934:	18fb      	adds	r3, r7, r3
    8936:	609a      	str	r2, [r3, #8]
	ind.size = nwkFramePayloadSize(frame);
    8938:	687b      	ldr	r3, [r7, #4]
    893a:	0018      	movs	r0, r3
    893c:	4b59      	ldr	r3, [pc, #356]	; (8aa4 <nwkRxIndicateFrame+0x204>)
    893e:	4798      	blx	r3
    8940:	0003      	movs	r3, r0
    8942:	001a      	movs	r2, r3
    8944:	230c      	movs	r3, #12
    8946:	18fb      	adds	r3, r7, r3
    8948:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    894a:	687b      	ldr	r3, [r7, #4]
    894c:	2285      	movs	r2, #133	; 0x85
    894e:	5c9a      	ldrb	r2, [r3, r2]
    8950:	230c      	movs	r3, #12
    8952:	18fb      	adds	r3, r7, r3
    8954:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    8956:	687b      	ldr	r3, [r7, #4]
    8958:	2286      	movs	r2, #134	; 0x86
    895a:	569a      	ldrsb	r2, [r3, r2]
    895c:	230c      	movs	r3, #12
    895e:	18fb      	adds	r3, r7, r3
    8960:	739a      	strb	r2, [r3, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    8962:	69fb      	ldr	r3, [r7, #28]
    8964:	7a5b      	ldrb	r3, [r3, #9]
    8966:	2201      	movs	r2, #1
    8968:	4013      	ands	r3, r2
    896a:	b2db      	uxtb	r3, r3
    896c:	1e5a      	subs	r2, r3, #1
    896e:	4193      	sbcs	r3, r2
    8970:	b2db      	uxtb	r3, r3
    8972:	001a      	movs	r2, r3
    8974:	230c      	movs	r3, #12
    8976:	18fb      	adds	r3, r7, r3
    8978:	719a      	strb	r2, [r3, #6]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    897a:	230c      	movs	r3, #12
    897c:	18fb      	adds	r3, r7, r3
    897e:	799b      	ldrb	r3, [r3, #6]
    8980:	b25a      	sxtb	r2, r3
    8982:	69fb      	ldr	r3, [r7, #28]
    8984:	7a5b      	ldrb	r3, [r3, #9]
    8986:	b25b      	sxtb	r3, r3
    8988:	2102      	movs	r1, #2
    898a:	400b      	ands	r3, r1
    898c:	b25b      	sxtb	r3, r3
    898e:	4313      	orrs	r3, r2
    8990:	b25b      	sxtb	r3, r3
    8992:	b2da      	uxtb	r2, r3
    8994:	230c      	movs	r3, #12
    8996:	18fb      	adds	r3, r7, r3
    8998:	719a      	strb	r2, [r3, #6]
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    899a:	230c      	movs	r3, #12
    899c:	18fb      	adds	r3, r7, r3
    899e:	799b      	ldrb	r3, [r3, #6]
    89a0:	b25a      	sxtb	r2, r3
    89a2:	69fb      	ldr	r3, [r7, #28]
    89a4:	7a5b      	ldrb	r3, [r3, #9]
    89a6:	2104      	movs	r1, #4
    89a8:	400b      	ands	r3, r1
    89aa:	b2db      	uxtb	r3, r3
    89ac:	2b00      	cmp	r3, #0
    89ae:	d001      	beq.n	89b4 <nwkRxIndicateFrame+0x114>
    89b0:	2320      	movs	r3, #32
    89b2:	e000      	b.n	89b6 <nwkRxIndicateFrame+0x116>
    89b4:	2300      	movs	r3, #0
    89b6:	4313      	orrs	r3, r2
    89b8:	b25b      	sxtb	r3, r3
    89ba:	b2da      	uxtb	r2, r3
    89bc:	230c      	movs	r3, #12
    89be:	18fb      	adds	r3, r7, r3
    89c0:	719a      	strb	r2, [r3, #6]
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    89c2:	230c      	movs	r3, #12
    89c4:	18fb      	adds	r3, r7, r3
    89c6:	799b      	ldrb	r3, [r3, #6]
    89c8:	b25a      	sxtb	r2, r3
    89ca:	69fb      	ldr	r3, [r7, #28]
    89cc:	7a5b      	ldrb	r3, [r3, #9]
    89ce:	2108      	movs	r1, #8
    89d0:	400b      	ands	r3, r1
    89d2:	b2db      	uxtb	r3, r3
    89d4:	2b00      	cmp	r3, #0
    89d6:	d001      	beq.n	89dc <nwkRxIndicateFrame+0x13c>
    89d8:	2340      	movs	r3, #64	; 0x40
    89da:	e000      	b.n	89de <nwkRxIndicateFrame+0x13e>
    89dc:	2300      	movs	r3, #0
    89de:	4313      	orrs	r3, r2
    89e0:	b25b      	sxtb	r3, r3
    89e2:	b2da      	uxtb	r2, r3
    89e4:	230c      	movs	r3, #12
    89e6:	18fb      	adds	r3, r7, r3
    89e8:	719a      	strb	r2, [r3, #6]
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    89ea:	230c      	movs	r3, #12
    89ec:	18fb      	adds	r3, r7, r3
    89ee:	799b      	ldrb	r3, [r3, #6]
    89f0:	b25a      	sxtb	r2, r3
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    89f2:	69fb      	ldr	r3, [r7, #28]
    89f4:	7b59      	ldrb	r1, [r3, #13]
    89f6:	7b9b      	ldrb	r3, [r3, #14]
    89f8:	021b      	lsls	r3, r3, #8
    89fa:	430b      	orrs	r3, r1
    89fc:	b29b      	uxth	r3, r3
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    89fe:	492a      	ldr	r1, [pc, #168]	; (8aa8 <nwkRxIndicateFrame+0x208>)
    8a00:	428b      	cmp	r3, r1
    8a02:	d101      	bne.n	8a08 <nwkRxIndicateFrame+0x168>
    8a04:	2304      	movs	r3, #4
    8a06:	e000      	b.n	8a0a <nwkRxIndicateFrame+0x16a>
    8a08:	2300      	movs	r3, #0
    8a0a:	4313      	orrs	r3, r2
    8a0c:	b25b      	sxtb	r3, r3
    8a0e:	b2da      	uxtb	r2, r3
    8a10:	230c      	movs	r3, #12
    8a12:	18fb      	adds	r3, r7, r3
    8a14:	719a      	strb	r2, [r3, #6]
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    8a16:	230c      	movs	r3, #12
    8a18:	18fb      	adds	r3, r7, r3
    8a1a:	799b      	ldrb	r3, [r3, #6]
    8a1c:	b25a      	sxtb	r2, r3
    8a1e:	69fb      	ldr	r3, [r7, #28]
    8a20:	7ad9      	ldrb	r1, [r3, #11]
    8a22:	7b1b      	ldrb	r3, [r3, #12]
    8a24:	021b      	lsls	r3, r3, #8
    8a26:	430b      	orrs	r3, r1
    8a28:	b299      	uxth	r1, r3
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    8a2a:	69fb      	ldr	r3, [r7, #28]
    8a2c:	79d8      	ldrb	r0, [r3, #7]
    8a2e:	7a1b      	ldrb	r3, [r3, #8]
    8a30:	021b      	lsls	r3, r3, #8
    8a32:	4303      	orrs	r3, r0
    8a34:	b29b      	uxth	r3, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    8a36:	4299      	cmp	r1, r3
    8a38:	d101      	bne.n	8a3e <nwkRxIndicateFrame+0x19e>
    8a3a:	2308      	movs	r3, #8
    8a3c:	e000      	b.n	8a40 <nwkRxIndicateFrame+0x1a0>
    8a3e:	2300      	movs	r3, #0
    8a40:	4313      	orrs	r3, r2
    8a42:	b25b      	sxtb	r3, r3
    8a44:	b2da      	uxtb	r2, r3
    8a46:	230c      	movs	r3, #12
    8a48:	18fb      	adds	r3, r7, r3
    8a4a:	719a      	strb	r2, [r3, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    8a4c:	230c      	movs	r3, #12
    8a4e:	18fb      	adds	r3, r7, r3
    8a50:	799b      	ldrb	r3, [r3, #6]
    8a52:	b25a      	sxtb	r2, r3
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    8a54:	69fb      	ldr	r3, [r7, #28]
    8a56:	78d9      	ldrb	r1, [r3, #3]
    8a58:	791b      	ldrb	r3, [r3, #4]
    8a5a:	021b      	lsls	r3, r3, #8
    8a5c:	430b      	orrs	r3, r1
    8a5e:	b29b      	uxth	r3, r3
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    8a60:	4911      	ldr	r1, [pc, #68]	; (8aa8 <nwkRxIndicateFrame+0x208>)
    8a62:	428b      	cmp	r3, r1
    8a64:	d101      	bne.n	8a6a <nwkRxIndicateFrame+0x1ca>
    8a66:	2310      	movs	r3, #16
    8a68:	e000      	b.n	8a6c <nwkRxIndicateFrame+0x1cc>
    8a6a:	2300      	movs	r3, #0
    8a6c:	4313      	orrs	r3, r2
    8a6e:	b25b      	sxtb	r3, r3
    8a70:	b2da      	uxtb	r2, r3
    8a72:	230c      	movs	r3, #12
    8a74:	18fb      	adds	r3, r7, r3
    8a76:	719a      	strb	r2, [r3, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    8a78:	69fb      	ldr	r3, [r7, #28]
    8a7a:	7bdb      	ldrb	r3, [r3, #15]
    8a7c:	061b      	lsls	r3, r3, #24
    8a7e:	0f1b      	lsrs	r3, r3, #28
    8a80:	b2db      	uxtb	r3, r3
    8a82:	001a      	movs	r2, r3
    8a84:	4b06      	ldr	r3, [pc, #24]	; (8aa0 <nwkRxIndicateFrame+0x200>)
    8a86:	3202      	adds	r2, #2
    8a88:	0092      	lsls	r2, r2, #2
    8a8a:	58d3      	ldr	r3, [r2, r3]
    8a8c:	220c      	movs	r2, #12
    8a8e:	18ba      	adds	r2, r7, r2
    8a90:	0010      	movs	r0, r2
    8a92:	4798      	blx	r3
    8a94:	0003      	movs	r3, r0
}
    8a96:	0018      	movs	r0, r3
    8a98:	46bd      	mov	sp, r7
    8a9a:	b008      	add	sp, #32
    8a9c:	bd80      	pop	{r7, pc}
    8a9e:	46c0      	nop			; (mov r8, r8)
    8aa0:	20001024 	.word	0x20001024
    8aa4:	000081fd 	.word	0x000081fd
    8aa8:	0000ffff 	.word	0x0000ffff

00008aac <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    8aac:	b590      	push	{r4, r7, lr}
    8aae:	b085      	sub	sp, #20
    8ab0:	af00      	add	r7, sp, #0
    8ab2:	6078      	str	r0, [r7, #4]
	bool ack;

	nwkRxAckControl = 0;
    8ab4:	4b2c      	ldr	r3, [pc, #176]	; (8b68 <nwkRxHandleIndication+0xbc>)
    8ab6:	2200      	movs	r2, #0
    8ab8:	701a      	strb	r2, [r3, #0]
	ack = nwkRxIndicateFrame(frame);
    8aba:	230f      	movs	r3, #15
    8abc:	18fc      	adds	r4, r7, r3
    8abe:	687b      	ldr	r3, [r7, #4]
    8ac0:	0018      	movs	r0, r3
    8ac2:	4b2a      	ldr	r3, [pc, #168]	; (8b6c <nwkRxHandleIndication+0xc0>)
    8ac4:	4798      	blx	r3
    8ac6:	0003      	movs	r3, r0
    8ac8:	7023      	strb	r3, [r4, #0]

	if (0 == frame->header.nwkFcf.ackRequest) {
    8aca:	687b      	ldr	r3, [r7, #4]
    8acc:	7adb      	ldrb	r3, [r3, #11]
    8ace:	2201      	movs	r2, #1
    8ad0:	4013      	ands	r3, r2
    8ad2:	b2db      	uxtb	r3, r3
    8ad4:	2b00      	cmp	r3, #0
    8ad6:	d103      	bne.n	8ae0 <nwkRxHandleIndication+0x34>
		ack = false;
    8ad8:	230f      	movs	r3, #15
    8ada:	18fb      	adds	r3, r7, r3
    8adc:	2200      	movs	r2, #0
    8ade:	701a      	strb	r2, [r3, #0]
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    8ae0:	687b      	ldr	r3, [r7, #4]
    8ae2:	79da      	ldrb	r2, [r3, #7]
    8ae4:	7a1b      	ldrb	r3, [r3, #8]
    8ae6:	021b      	lsls	r3, r3, #8
    8ae8:	4313      	orrs	r3, r2
    8aea:	b29b      	uxth	r3, r3
    8aec:	4a20      	ldr	r2, [pc, #128]	; (8b70 <nwkRxHandleIndication+0xc4>)
    8aee:	4293      	cmp	r3, r2
    8af0:	d114      	bne.n	8b1c <nwkRxHandleIndication+0x70>
			nwkIb.addr == frame->header.nwkDstAddr &&
    8af2:	4b20      	ldr	r3, [pc, #128]	; (8b74 <nwkRxHandleIndication+0xc8>)
    8af4:	881a      	ldrh	r2, [r3, #0]
    8af6:	687b      	ldr	r3, [r7, #4]
    8af8:	7bd9      	ldrb	r1, [r3, #15]
    8afa:	7c1b      	ldrb	r3, [r3, #16]
    8afc:	021b      	lsls	r3, r3, #8
    8afe:	430b      	orrs	r3, r1
    8b00:	b29b      	uxth	r3, r3

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    8b02:	429a      	cmp	r2, r3
    8b04:	d10a      	bne.n	8b1c <nwkRxHandleIndication+0x70>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    8b06:	687b      	ldr	r3, [r7, #4]
    8b08:	7adb      	ldrb	r3, [r3, #11]
    8b0a:	2208      	movs	r2, #8
    8b0c:	4013      	ands	r3, r2
    8b0e:	b2db      	uxtb	r3, r3
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    8b10:	2b00      	cmp	r3, #0
    8b12:	d103      	bne.n	8b1c <nwkRxHandleIndication+0x70>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    8b14:	230f      	movs	r3, #15
    8b16:	18fb      	adds	r3, r7, r3
    8b18:	2201      	movs	r2, #1
    8b1a:	701a      	strb	r2, [r3, #0]
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    8b1c:	687b      	ldr	r3, [r7, #4]
    8b1e:	795a      	ldrb	r2, [r3, #5]
    8b20:	799b      	ldrb	r3, [r3, #6]
    8b22:	021b      	lsls	r3, r3, #8
    8b24:	4313      	orrs	r3, r2
    8b26:	b29b      	uxth	r3, r3
    8b28:	4a11      	ldr	r2, [pc, #68]	; (8b70 <nwkRxHandleIndication+0xc4>)
    8b2a:	4293      	cmp	r3, r2
    8b2c:	d103      	bne.n	8b36 <nwkRxHandleIndication+0x8a>
		ack = false;
    8b2e:	230f      	movs	r3, #15
    8b30:	18fb      	adds	r3, r7, r3
    8b32:	2200      	movs	r2, #0
    8b34:	701a      	strb	r2, [r3, #0]
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    8b36:	4b0f      	ldr	r3, [pc, #60]	; (8b74 <nwkRxHandleIndication+0xc8>)
    8b38:	881b      	ldrh	r3, [r3, #0]
    8b3a:	4a0d      	ldr	r2, [pc, #52]	; (8b70 <nwkRxHandleIndication+0xc4>)
    8b3c:	4293      	cmp	r3, r2
    8b3e:	d103      	bne.n	8b48 <nwkRxHandleIndication+0x9c>
		ack = false;
    8b40:	230f      	movs	r3, #15
    8b42:	18fb      	adds	r3, r7, r3
    8b44:	2200      	movs	r2, #0
    8b46:	701a      	strb	r2, [r3, #0]
	}

	if (ack) {
    8b48:	230f      	movs	r3, #15
    8b4a:	18fb      	adds	r3, r7, r3
    8b4c:	781b      	ldrb	r3, [r3, #0]
    8b4e:	2b00      	cmp	r3, #0
    8b50:	d003      	beq.n	8b5a <nwkRxHandleIndication+0xae>
		nwkRxSendAck(frame);
    8b52:	687b      	ldr	r3, [r7, #4]
    8b54:	0018      	movs	r0, r3
    8b56:	4b08      	ldr	r3, [pc, #32]	; (8b78 <nwkRxHandleIndication+0xcc>)
    8b58:	4798      	blx	r3
	}

	frame->state = NWK_RX_STATE_FINISH;
    8b5a:	687b      	ldr	r3, [r7, #4]
    8b5c:	2224      	movs	r2, #36	; 0x24
    8b5e:	701a      	strb	r2, [r3, #0]
}
    8b60:	46c0      	nop			; (mov r8, r8)
    8b62:	46bd      	mov	sp, r7
    8b64:	b005      	add	sp, #20
    8b66:	bd90      	pop	{r4, r7, pc}
    8b68:	20000ce4 	.word	0x20000ce4
    8b6c:	000088a1 	.word	0x000088a1
    8b70:	0000ffff 	.word	0x0000ffff
    8b74:	20001024 	.word	0x20001024
    8b78:	00008339 	.word	0x00008339

00008b7c <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    8b7c:	b580      	push	{r7, lr}
    8b7e:	b082      	sub	sp, #8
    8b80:	af00      	add	r7, sp, #0
	NwkFrame_t *frame = NULL;
    8b82:	2300      	movs	r3, #0
    8b84:	607b      	str	r3, [r7, #4]

	while (NULL != (frame = nwkFrameNext(frame))) {
    8b86:	e023      	b.n	8bd0 <nwkRxTaskHandler+0x54>
		switch (frame->state) {
    8b88:	687b      	ldr	r3, [r7, #4]
    8b8a:	781b      	ldrb	r3, [r3, #0]
    8b8c:	3b20      	subs	r3, #32
    8b8e:	2b04      	cmp	r3, #4
    8b90:	d81e      	bhi.n	8bd0 <nwkRxTaskHandler+0x54>
    8b92:	009a      	lsls	r2, r3, #2
    8b94:	4b15      	ldr	r3, [pc, #84]	; (8bec <nwkRxTaskHandler+0x70>)
    8b96:	18d3      	adds	r3, r2, r3
    8b98:	681b      	ldr	r3, [r3, #0]
    8b9a:	469f      	mov	pc, r3
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    8b9c:	687b      	ldr	r3, [r7, #4]
    8b9e:	0018      	movs	r0, r3
    8ba0:	4b13      	ldr	r3, [pc, #76]	; (8bf0 <nwkRxTaskHandler+0x74>)
    8ba2:	4798      	blx	r3
		}
		break;
    8ba4:	e014      	b.n	8bd0 <nwkRxTaskHandler+0x54>

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    8ba6:	687b      	ldr	r3, [r7, #4]
    8ba8:	2100      	movs	r1, #0
    8baa:	0018      	movs	r0, r3
    8bac:	4b11      	ldr	r3, [pc, #68]	; (8bf4 <nwkRxTaskHandler+0x78>)
    8bae:	4798      	blx	r3
		}
		break;
    8bb0:	e00e      	b.n	8bd0 <nwkRxTaskHandler+0x54>
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    8bb2:	687b      	ldr	r3, [r7, #4]
    8bb4:	0018      	movs	r0, r3
    8bb6:	4b10      	ldr	r3, [pc, #64]	; (8bf8 <nwkRxTaskHandler+0x7c>)
    8bb8:	4798      	blx	r3
		}
		break;
    8bba:	e009      	b.n	8bd0 <nwkRxTaskHandler+0x54>

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    8bbc:	687b      	ldr	r3, [r7, #4]
    8bbe:	0018      	movs	r0, r3
    8bc0:	4b0e      	ldr	r3, [pc, #56]	; (8bfc <nwkRxTaskHandler+0x80>)
    8bc2:	4798      	blx	r3
		}
		break;
    8bc4:	e004      	b.n	8bd0 <nwkRxTaskHandler+0x54>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    8bc6:	687b      	ldr	r3, [r7, #4]
    8bc8:	0018      	movs	r0, r3
    8bca:	4b0d      	ldr	r3, [pc, #52]	; (8c00 <nwkRxTaskHandler+0x84>)
    8bcc:	4798      	blx	r3
		}
		break;
    8bce:	46c0      	nop			; (mov r8, r8)
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    8bd0:	687b      	ldr	r3, [r7, #4]
    8bd2:	0018      	movs	r0, r3
    8bd4:	4b0b      	ldr	r3, [pc, #44]	; (8c04 <nwkRxTaskHandler+0x88>)
    8bd6:	4798      	blx	r3
    8bd8:	0003      	movs	r3, r0
    8bda:	607b      	str	r3, [r7, #4]
    8bdc:	687b      	ldr	r3, [r7, #4]
    8bde:	2b00      	cmp	r3, #0
    8be0:	d1d2      	bne.n	8b88 <nwkRxTaskHandler+0xc>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    8be2:	46c0      	nop			; (mov r8, r8)
    8be4:	46bd      	mov	sp, r7
    8be6:	b002      	add	sp, #8
    8be8:	bd80      	pop	{r7, pc}
    8bea:	46c0      	nop			; (mov r8, r8)
    8bec:	0000f5a0 	.word	0x0000f5a0
    8bf0:	00008711 	.word	0x00008711
    8bf4:	00008c8d 	.word	0x00008c8d
    8bf8:	00008aad 	.word	0x00008aad
    8bfc:	00007691 	.word	0x00007691
    8c00:	000070f9 	.word	0x000070f9
    8c04:	00007125 	.word	0x00007125

00008c08 <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    8c08:	b580      	push	{r7, lr}
    8c0a:	b082      	sub	sp, #8
    8c0c:	af00      	add	r7, sp, #0
    8c0e:	6078      	str	r0, [r7, #4]
	return frame->size - (frame->payload - frame->data);
    8c10:	687b      	ldr	r3, [r7, #4]
    8c12:	785a      	ldrb	r2, [r3, #1]
    8c14:	687b      	ldr	r3, [r7, #4]
    8c16:	2181      	movs	r1, #129	; 0x81
    8c18:	5c59      	ldrb	r1, [r3, r1]
    8c1a:	2082      	movs	r0, #130	; 0x82
    8c1c:	5c18      	ldrb	r0, [r3, r0]
    8c1e:	0200      	lsls	r0, r0, #8
    8c20:	4301      	orrs	r1, r0
    8c22:	2083      	movs	r0, #131	; 0x83
    8c24:	5c18      	ldrb	r0, [r3, r0]
    8c26:	0400      	lsls	r0, r0, #16
    8c28:	4301      	orrs	r1, r0
    8c2a:	2084      	movs	r0, #132	; 0x84
    8c2c:	5c1b      	ldrb	r3, [r3, r0]
    8c2e:	061b      	lsls	r3, r3, #24
    8c30:	430b      	orrs	r3, r1
    8c32:	0019      	movs	r1, r3
    8c34:	687b      	ldr	r3, [r7, #4]
    8c36:	3302      	adds	r3, #2
    8c38:	1acb      	subs	r3, r1, r3
    8c3a:	b2db      	uxtb	r3, r3
    8c3c:	1ad3      	subs	r3, r2, r3
    8c3e:	b2db      	uxtb	r3, r3
}
    8c40:	0018      	movs	r0, r3
    8c42:	46bd      	mov	sp, r7
    8c44:	b002      	add	sp, #8
    8c46:	bd80      	pop	{r7, pc}

00008c48 <nwkSecurityInit>:

/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
    8c48:	b580      	push	{r7, lr}
    8c4a:	af00      	add	r7, sp, #0
	nwkSecurityActiveFrames = 0;
    8c4c:	4b04      	ldr	r3, [pc, #16]	; (8c60 <nwkSecurityInit+0x18>)
    8c4e:	2200      	movs	r2, #0
    8c50:	701a      	strb	r2, [r3, #0]
	nwkSecurityActiveFrame = NULL;
    8c52:	4b04      	ldr	r3, [pc, #16]	; (8c64 <nwkSecurityInit+0x1c>)
    8c54:	2200      	movs	r2, #0
    8c56:	601a      	str	r2, [r3, #0]
}
    8c58:	46c0      	nop			; (mov r8, r8)
    8c5a:	46bd      	mov	sp, r7
    8c5c:	bd80      	pop	{r7, pc}
    8c5e:	46c0      	nop			; (mov r8, r8)
    8c60:	20000cfc 	.word	0x20000cfc
    8c64:	20000d00 	.word	0x20000d00

00008c68 <NWK_SetSecurityKey>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetSecurityKey(uint8_t *key)
{
    8c68:	b580      	push	{r7, lr}
    8c6a:	b082      	sub	sp, #8
    8c6c:	af00      	add	r7, sp, #0
    8c6e:	6078      	str	r0, [r7, #4]
	memcpy((uint8_t *)nwkIb.key, key, NWK_SECURITY_KEY_SIZE);
    8c70:	6879      	ldr	r1, [r7, #4]
    8c72:	4b04      	ldr	r3, [pc, #16]	; (8c84 <NWK_SetSecurityKey+0x1c>)
    8c74:	2210      	movs	r2, #16
    8c76:	0018      	movs	r0, r3
    8c78:	4b03      	ldr	r3, [pc, #12]	; (8c88 <NWK_SetSecurityKey+0x20>)
    8c7a:	4798      	blx	r3
}
    8c7c:	46c0      	nop			; (mov r8, r8)
    8c7e:	46bd      	mov	sp, r7
    8c80:	b002      	add	sp, #8
    8c82:	bd80      	pop	{r7, pc}
    8c84:	2000106c 	.word	0x2000106c
    8c88:	0000e491 	.word	0x0000e491

00008c8c <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
    8c8c:	b580      	push	{r7, lr}
    8c8e:	b082      	sub	sp, #8
    8c90:	af00      	add	r7, sp, #0
    8c92:	6078      	str	r0, [r7, #4]
    8c94:	000a      	movs	r2, r1
    8c96:	1cfb      	adds	r3, r7, #3
    8c98:	701a      	strb	r2, [r3, #0]
	if (encrypt) {
    8c9a:	1cfb      	adds	r3, r7, #3
    8c9c:	781b      	ldrb	r3, [r3, #0]
    8c9e:	2b00      	cmp	r3, #0
    8ca0:	d003      	beq.n	8caa <nwkSecurityProcess+0x1e>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    8ca2:	687b      	ldr	r3, [r7, #4]
    8ca4:	2230      	movs	r2, #48	; 0x30
    8ca6:	701a      	strb	r2, [r3, #0]
    8ca8:	e002      	b.n	8cb0 <nwkSecurityProcess+0x24>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    8caa:	687b      	ldr	r3, [r7, #4]
    8cac:	2231      	movs	r2, #49	; 0x31
    8cae:	701a      	strb	r2, [r3, #0]
	}

	++nwkSecurityActiveFrames;
    8cb0:	4b04      	ldr	r3, [pc, #16]	; (8cc4 <nwkSecurityProcess+0x38>)
    8cb2:	781b      	ldrb	r3, [r3, #0]
    8cb4:	3301      	adds	r3, #1
    8cb6:	b2da      	uxtb	r2, r3
    8cb8:	4b02      	ldr	r3, [pc, #8]	; (8cc4 <nwkSecurityProcess+0x38>)
    8cba:	701a      	strb	r2, [r3, #0]
}
    8cbc:	46c0      	nop			; (mov r8, r8)
    8cbe:	46bd      	mov	sp, r7
    8cc0:	b002      	add	sp, #8
    8cc2:	bd80      	pop	{r7, pc}
    8cc4:	20000cfc 	.word	0x20000cfc

00008cc8 <nwkSecurityStart>:

/*************************************************************************//**
*****************************************************************************/
static void nwkSecurityStart(void)
{
    8cc8:	b580      	push	{r7, lr}
    8cca:	b082      	sub	sp, #8
    8ccc:	af00      	add	r7, sp, #0
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;
    8cce:	4b2f      	ldr	r3, [pc, #188]	; (8d8c <nwkSecurityStart+0xc4>)
    8cd0:	681b      	ldr	r3, [r3, #0]
    8cd2:	3302      	adds	r3, #2
    8cd4:	607b      	str	r3, [r7, #4]

	nwkSecurityVector[0] = header->nwkSeq;
    8cd6:	687b      	ldr	r3, [r7, #4]
    8cd8:	7a9b      	ldrb	r3, [r3, #10]
    8cda:	001a      	movs	r2, r3
    8cdc:	4b2c      	ldr	r3, [pc, #176]	; (8d90 <nwkSecurityStart+0xc8>)
    8cde:	601a      	str	r2, [r3, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    8ce0:	687b      	ldr	r3, [r7, #4]
    8ce2:	7b5a      	ldrb	r2, [r3, #13]
    8ce4:	7b9b      	ldrb	r3, [r3, #14]
    8ce6:	021b      	lsls	r3, r3, #8
    8ce8:	4313      	orrs	r3, r2
    8cea:	b29b      	uxth	r3, r3
    8cec:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    8cee:	687a      	ldr	r2, [r7, #4]
    8cf0:	7bd2      	ldrb	r2, [r2, #15]
    8cf2:	0612      	lsls	r2, r2, #24
    8cf4:	0f12      	lsrs	r2, r2, #28
    8cf6:	b2d2      	uxtb	r2, r2
    8cf8:	431a      	orrs	r2, r3
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    8cfa:	4b25      	ldr	r3, [pc, #148]	; (8d90 <nwkSecurityStart+0xc8>)
    8cfc:	605a      	str	r2, [r3, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    8cfe:	687b      	ldr	r3, [r7, #4]
    8d00:	7ada      	ldrb	r2, [r3, #11]
    8d02:	7b1b      	ldrb	r3, [r3, #12]
    8d04:	021b      	lsls	r3, r3, #8
    8d06:	4313      	orrs	r3, r2
    8d08:	b29b      	uxth	r3, r3
    8d0a:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    8d0c:	687a      	ldr	r2, [r7, #4]
    8d0e:	7bd2      	ldrb	r2, [r2, #15]
    8d10:	0712      	lsls	r2, r2, #28
    8d12:	0f12      	lsrs	r2, r2, #28
    8d14:	b2d2      	uxtb	r2, r2
    8d16:	431a      	orrs	r2, r3
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    8d18:	4b1d      	ldr	r3, [pc, #116]	; (8d90 <nwkSecurityStart+0xc8>)
    8d1a:	609a      	str	r2, [r3, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    8d1c:	687b      	ldr	r3, [r7, #4]
    8d1e:	78da      	ldrb	r2, [r3, #3]
    8d20:	791b      	ldrb	r3, [r3, #4]
    8d22:	021b      	lsls	r3, r3, #8
    8d24:	4313      	orrs	r3, r2
    8d26:	b29b      	uxth	r3, r3
    8d28:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    8d2a:	687a      	ldr	r2, [r7, #4]
    8d2c:	3209      	adds	r2, #9
    8d2e:	7812      	ldrb	r2, [r2, #0]
    8d30:	431a      	orrs	r2, r3
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    8d32:	4b17      	ldr	r3, [pc, #92]	; (8d90 <nwkSecurityStart+0xc8>)
    8d34:	60da      	str	r2, [r3, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
			nwkSecurityActiveFrame->state) {
    8d36:	4b15      	ldr	r3, [pc, #84]	; (8d8c <nwkSecurityStart+0xc4>)
    8d38:	681b      	ldr	r3, [r3, #0]
    8d3a:	781b      	ldrb	r3, [r3, #0]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    8d3c:	2b31      	cmp	r3, #49	; 0x31
    8d3e:	d107      	bne.n	8d50 <nwkSecurityStart+0x88>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    8d40:	4b12      	ldr	r3, [pc, #72]	; (8d8c <nwkSecurityStart+0xc4>)
    8d42:	681a      	ldr	r2, [r3, #0]
    8d44:	4b11      	ldr	r3, [pc, #68]	; (8d8c <nwkSecurityStart+0xc4>)
    8d46:	681b      	ldr	r3, [r3, #0]
    8d48:	785b      	ldrb	r3, [r3, #1]
    8d4a:	3b04      	subs	r3, #4
    8d4c:	b2db      	uxtb	r3, r3
    8d4e:	7053      	strb	r3, [r2, #1]
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    8d50:	4b0e      	ldr	r3, [pc, #56]	; (8d8c <nwkSecurityStart+0xc4>)
    8d52:	681b      	ldr	r3, [r3, #0]
    8d54:	0018      	movs	r0, r3
    8d56:	4b0f      	ldr	r3, [pc, #60]	; (8d94 <nwkSecurityStart+0xcc>)
    8d58:	4798      	blx	r3
    8d5a:	0003      	movs	r3, r0
    8d5c:	001a      	movs	r2, r3
    8d5e:	4b0e      	ldr	r3, [pc, #56]	; (8d98 <nwkSecurityStart+0xd0>)
    8d60:	701a      	strb	r2, [r3, #0]
	nwkSecurityOffset = 0;
    8d62:	4b0e      	ldr	r3, [pc, #56]	; (8d9c <nwkSecurityStart+0xd4>)
    8d64:	2200      	movs	r2, #0
    8d66:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
			nwkSecurityActiveFrame->state);
    8d68:	4b08      	ldr	r3, [pc, #32]	; (8d8c <nwkSecurityStart+0xc4>)
    8d6a:	681b      	ldr	r3, [r3, #0]
    8d6c:	781b      	ldrb	r3, [r3, #0]
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
	nwkSecurityOffset = 0;
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    8d6e:	3b30      	subs	r3, #48	; 0x30
    8d70:	425a      	negs	r2, r3
    8d72:	4153      	adcs	r3, r2
    8d74:	b2da      	uxtb	r2, r3
    8d76:	4b0a      	ldr	r3, [pc, #40]	; (8da0 <nwkSecurityStart+0xd8>)
    8d78:	701a      	strb	r2, [r3, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    8d7a:	4b04      	ldr	r3, [pc, #16]	; (8d8c <nwkSecurityStart+0xc4>)
    8d7c:	681b      	ldr	r3, [r3, #0]
    8d7e:	2232      	movs	r2, #50	; 0x32
    8d80:	701a      	strb	r2, [r3, #0]
}
    8d82:	46c0      	nop			; (mov r8, r8)
    8d84:	46bd      	mov	sp, r7
    8d86:	b002      	add	sp, #8
    8d88:	bd80      	pop	{r7, pc}
    8d8a:	46c0      	nop			; (mov r8, r8)
    8d8c:	20000d00 	.word	0x20000d00
    8d90:	20000d08 	.word	0x20000d08
    8d94:	00008c09 	.word	0x00008c09
    8d98:	20000d04 	.word	0x20000d04
    8d9c:	20000d05 	.word	0x20000d05
    8da0:	20000d06 	.word	0x20000d06

00008da4 <SYS_EncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    8da4:	b580      	push	{r7, lr}
    8da6:	b084      	sub	sp, #16
    8da8:	af00      	add	r7, sp, #0
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
    8daa:	4b46      	ldr	r3, [pc, #280]	; (8ec4 <SYS_EncryptConf+0x120>)
    8dac:	60bb      	str	r3, [r7, #8]
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    8dae:	4b46      	ldr	r3, [pc, #280]	; (8ec8 <SYS_EncryptConf+0x124>)
    8db0:	681b      	ldr	r3, [r3, #0]
    8db2:	2281      	movs	r2, #129	; 0x81
    8db4:	5c9a      	ldrb	r2, [r3, r2]
    8db6:	2182      	movs	r1, #130	; 0x82
    8db8:	5c59      	ldrb	r1, [r3, r1]
    8dba:	0209      	lsls	r1, r1, #8
    8dbc:	430a      	orrs	r2, r1
    8dbe:	2183      	movs	r1, #131	; 0x83
    8dc0:	5c59      	ldrb	r1, [r3, r1]
    8dc2:	0409      	lsls	r1, r1, #16
    8dc4:	430a      	orrs	r2, r1
    8dc6:	2184      	movs	r1, #132	; 0x84
    8dc8:	5c5b      	ldrb	r3, [r3, r1]
    8dca:	061b      	lsls	r3, r3, #24
    8dcc:	4313      	orrs	r3, r2
    8dce:	001a      	movs	r2, r3
    8dd0:	4b3e      	ldr	r3, [pc, #248]	; (8ecc <SYS_EncryptConf+0x128>)
    8dd2:	781b      	ldrb	r3, [r3, #0]
    8dd4:	18d3      	adds	r3, r2, r3
    8dd6:	607b      	str	r3, [r7, #4]
	uint8_t block;

	block
		= (nwkSecuritySize <
    8dd8:	4b3d      	ldr	r3, [pc, #244]	; (8ed0 <SYS_EncryptConf+0x12c>)
    8dda:	781b      	ldrb	r3, [r3, #0]
    8ddc:	1cfa      	adds	r2, r7, #3
    8dde:	b2d9      	uxtb	r1, r3
    8de0:	2910      	cmp	r1, #16
    8de2:	d900      	bls.n	8de6 <SYS_EncryptConf+0x42>
    8de4:	2310      	movs	r3, #16
    8de6:	7013      	strb	r3, [r2, #0]
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    8de8:	230f      	movs	r3, #15
    8dea:	18fb      	adds	r3, r7, r3
    8dec:	2200      	movs	r2, #0
    8dee:	701a      	strb	r2, [r3, #0]
    8df0:	e03f      	b.n	8e72 <SYS_EncryptConf+0xce>
		text[i] ^= vector[i];
    8df2:	230f      	movs	r3, #15
    8df4:	18fb      	adds	r3, r7, r3
    8df6:	781b      	ldrb	r3, [r3, #0]
    8df8:	687a      	ldr	r2, [r7, #4]
    8dfa:	18d3      	adds	r3, r2, r3
    8dfc:	220f      	movs	r2, #15
    8dfe:	18ba      	adds	r2, r7, r2
    8e00:	7812      	ldrb	r2, [r2, #0]
    8e02:	6879      	ldr	r1, [r7, #4]
    8e04:	188a      	adds	r2, r1, r2
    8e06:	7811      	ldrb	r1, [r2, #0]
    8e08:	220f      	movs	r2, #15
    8e0a:	18ba      	adds	r2, r7, r2
    8e0c:	7812      	ldrb	r2, [r2, #0]
    8e0e:	68b8      	ldr	r0, [r7, #8]
    8e10:	1882      	adds	r2, r0, r2
    8e12:	7812      	ldrb	r2, [r2, #0]
    8e14:	404a      	eors	r2, r1
    8e16:	b2d2      	uxtb	r2, r2
    8e18:	701a      	strb	r2, [r3, #0]

		if (nwkSecurityEncrypt) {
    8e1a:	4b2e      	ldr	r3, [pc, #184]	; (8ed4 <SYS_EncryptConf+0x130>)
    8e1c:	781b      	ldrb	r3, [r3, #0]
    8e1e:	2b00      	cmp	r3, #0
    8e20:	d00c      	beq.n	8e3c <SYS_EncryptConf+0x98>
			vector[i] = text[i];
    8e22:	230f      	movs	r3, #15
    8e24:	18fb      	adds	r3, r7, r3
    8e26:	781b      	ldrb	r3, [r3, #0]
    8e28:	68ba      	ldr	r2, [r7, #8]
    8e2a:	18d3      	adds	r3, r2, r3
    8e2c:	220f      	movs	r2, #15
    8e2e:	18ba      	adds	r2, r7, r2
    8e30:	7812      	ldrb	r2, [r2, #0]
    8e32:	6879      	ldr	r1, [r7, #4]
    8e34:	188a      	adds	r2, r1, r2
    8e36:	7812      	ldrb	r2, [r2, #0]
    8e38:	701a      	strb	r2, [r3, #0]
    8e3a:	e013      	b.n	8e64 <SYS_EncryptConf+0xc0>
		} else {
			vector[i] ^= text[i];
    8e3c:	230f      	movs	r3, #15
    8e3e:	18fb      	adds	r3, r7, r3
    8e40:	781b      	ldrb	r3, [r3, #0]
    8e42:	68ba      	ldr	r2, [r7, #8]
    8e44:	18d3      	adds	r3, r2, r3
    8e46:	220f      	movs	r2, #15
    8e48:	18ba      	adds	r2, r7, r2
    8e4a:	7812      	ldrb	r2, [r2, #0]
    8e4c:	68b9      	ldr	r1, [r7, #8]
    8e4e:	188a      	adds	r2, r1, r2
    8e50:	7811      	ldrb	r1, [r2, #0]
    8e52:	220f      	movs	r2, #15
    8e54:	18ba      	adds	r2, r7, r2
    8e56:	7812      	ldrb	r2, [r2, #0]
    8e58:	6878      	ldr	r0, [r7, #4]
    8e5a:	1882      	adds	r2, r0, r2
    8e5c:	7812      	ldrb	r2, [r2, #0]
    8e5e:	404a      	eors	r2, r1
    8e60:	b2d2      	uxtb	r2, r2
    8e62:	701a      	strb	r2, [r3, #0]
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    8e64:	230f      	movs	r3, #15
    8e66:	18fb      	adds	r3, r7, r3
    8e68:	781a      	ldrb	r2, [r3, #0]
    8e6a:	230f      	movs	r3, #15
    8e6c:	18fb      	adds	r3, r7, r3
    8e6e:	3201      	adds	r2, #1
    8e70:	701a      	strb	r2, [r3, #0]
    8e72:	230f      	movs	r3, #15
    8e74:	18fa      	adds	r2, r7, r3
    8e76:	1cfb      	adds	r3, r7, #3
    8e78:	7812      	ldrb	r2, [r2, #0]
    8e7a:	781b      	ldrb	r3, [r3, #0]
    8e7c:	429a      	cmp	r2, r3
    8e7e:	d3b8      	bcc.n	8df2 <SYS_EncryptConf+0x4e>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    8e80:	4b12      	ldr	r3, [pc, #72]	; (8ecc <SYS_EncryptConf+0x128>)
    8e82:	781a      	ldrb	r2, [r3, #0]
    8e84:	1cfb      	adds	r3, r7, #3
    8e86:	781b      	ldrb	r3, [r3, #0]
    8e88:	18d3      	adds	r3, r2, r3
    8e8a:	b2da      	uxtb	r2, r3
    8e8c:	4b0f      	ldr	r3, [pc, #60]	; (8ecc <SYS_EncryptConf+0x128>)
    8e8e:	701a      	strb	r2, [r3, #0]
	nwkSecuritySize -= block;
    8e90:	4b0f      	ldr	r3, [pc, #60]	; (8ed0 <SYS_EncryptConf+0x12c>)
    8e92:	781a      	ldrb	r2, [r3, #0]
    8e94:	1cfb      	adds	r3, r7, #3
    8e96:	781b      	ldrb	r3, [r3, #0]
    8e98:	1ad3      	subs	r3, r2, r3
    8e9a:	b2da      	uxtb	r2, r3
    8e9c:	4b0c      	ldr	r3, [pc, #48]	; (8ed0 <SYS_EncryptConf+0x12c>)
    8e9e:	701a      	strb	r2, [r3, #0]

	if (nwkSecuritySize > 0) {
    8ea0:	4b0b      	ldr	r3, [pc, #44]	; (8ed0 <SYS_EncryptConf+0x12c>)
    8ea2:	781b      	ldrb	r3, [r3, #0]
    8ea4:	2b00      	cmp	r3, #0
    8ea6:	d004      	beq.n	8eb2 <SYS_EncryptConf+0x10e>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    8ea8:	4b07      	ldr	r3, [pc, #28]	; (8ec8 <SYS_EncryptConf+0x124>)
    8eaa:	681b      	ldr	r3, [r3, #0]
    8eac:	2232      	movs	r2, #50	; 0x32
    8eae:	701a      	strb	r2, [r3, #0]
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
	}
}
    8eb0:	e003      	b.n	8eba <SYS_EncryptConf+0x116>
	nwkSecuritySize -= block;

	if (nwkSecuritySize > 0) {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    8eb2:	4b05      	ldr	r3, [pc, #20]	; (8ec8 <SYS_EncryptConf+0x124>)
    8eb4:	681b      	ldr	r3, [r3, #0]
    8eb6:	2234      	movs	r2, #52	; 0x34
    8eb8:	701a      	strb	r2, [r3, #0]
	}
}
    8eba:	46c0      	nop			; (mov r8, r8)
    8ebc:	46bd      	mov	sp, r7
    8ebe:	b004      	add	sp, #16
    8ec0:	bd80      	pop	{r7, pc}
    8ec2:	46c0      	nop			; (mov r8, r8)
    8ec4:	20000d08 	.word	0x20000d08
    8ec8:	20000d00 	.word	0x20000d00
    8ecc:	20000d05 	.word	0x20000d05
    8ed0:	20000d04 	.word	0x20000d04
    8ed4:	20000d06 	.word	0x20000d06

00008ed8 <nwkSecurityProcessMic>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
    8ed8:	b580      	push	{r7, lr}
    8eda:	b084      	sub	sp, #16
    8edc:	af00      	add	r7, sp, #0
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    8ede:	4b23      	ldr	r3, [pc, #140]	; (8f6c <nwkSecurityProcessMic+0x94>)
    8ee0:	681b      	ldr	r3, [r3, #0]
    8ee2:	2281      	movs	r2, #129	; 0x81
    8ee4:	5c9a      	ldrb	r2, [r3, r2]
    8ee6:	2182      	movs	r1, #130	; 0x82
    8ee8:	5c59      	ldrb	r1, [r3, r1]
    8eea:	0209      	lsls	r1, r1, #8
    8eec:	430a      	orrs	r2, r1
    8eee:	2183      	movs	r1, #131	; 0x83
    8ef0:	5c59      	ldrb	r1, [r3, r1]
    8ef2:	0409      	lsls	r1, r1, #16
    8ef4:	430a      	orrs	r2, r1
    8ef6:	2184      	movs	r1, #132	; 0x84
    8ef8:	5c5b      	ldrb	r3, [r3, r1]
    8efa:	061b      	lsls	r3, r3, #24
    8efc:	4313      	orrs	r3, r2
    8efe:	001a      	movs	r2, r3
    8f00:	4b1b      	ldr	r3, [pc, #108]	; (8f70 <nwkSecurityProcessMic+0x98>)
    8f02:	781b      	ldrb	r3, [r3, #0]
    8f04:	18d3      	adds	r3, r2, r3
    8f06:	60fb      	str	r3, [r7, #12]
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    8f08:	4b1a      	ldr	r3, [pc, #104]	; (8f74 <nwkSecurityProcessMic+0x9c>)
    8f0a:	681a      	ldr	r2, [r3, #0]
    8f0c:	4b19      	ldr	r3, [pc, #100]	; (8f74 <nwkSecurityProcessMic+0x9c>)
    8f0e:	685b      	ldr	r3, [r3, #4]
    8f10:	405a      	eors	r2, r3
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    8f12:	4b18      	ldr	r3, [pc, #96]	; (8f74 <nwkSecurityProcessMic+0x9c>)
    8f14:	689b      	ldr	r3, [r3, #8]
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    8f16:	405a      	eors	r2, r3
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    8f18:	4b16      	ldr	r3, [pc, #88]	; (8f74 <nwkSecurityProcessMic+0x9c>)
    8f1a:	68db      	ldr	r3, [r3, #12]
    8f1c:	4053      	eors	r3, r2
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    8f1e:	60bb      	str	r3, [r7, #8]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    8f20:	4b15      	ldr	r3, [pc, #84]	; (8f78 <nwkSecurityProcessMic+0xa0>)
    8f22:	781b      	ldrb	r3, [r3, #0]
    8f24:	2b00      	cmp	r3, #0
    8f26:	d010      	beq.n	8f4a <nwkSecurityProcessMic+0x72>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    8f28:	2308      	movs	r3, #8
    8f2a:	18f9      	adds	r1, r7, r3
    8f2c:	68fb      	ldr	r3, [r7, #12]
    8f2e:	2204      	movs	r2, #4
    8f30:	0018      	movs	r0, r3
    8f32:	4b12      	ldr	r3, [pc, #72]	; (8f7c <nwkSecurityProcessMic+0xa4>)
    8f34:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    8f36:	4b0d      	ldr	r3, [pc, #52]	; (8f6c <nwkSecurityProcessMic+0x94>)
    8f38:	681a      	ldr	r2, [r3, #0]
    8f3a:	4b0c      	ldr	r3, [pc, #48]	; (8f6c <nwkSecurityProcessMic+0x94>)
    8f3c:	681b      	ldr	r3, [r3, #0]
    8f3e:	785b      	ldrb	r3, [r3, #1]
    8f40:	3304      	adds	r3, #4
    8f42:	b2db      	uxtb	r3, r3
    8f44:	7053      	strb	r3, [r2, #1]
		return true;
    8f46:	2301      	movs	r3, #1
    8f48:	e00b      	b.n	8f62 <nwkSecurityProcessMic+0x8a>
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    8f4a:	68f9      	ldr	r1, [r7, #12]
    8f4c:	1d3b      	adds	r3, r7, #4
    8f4e:	2204      	movs	r2, #4
    8f50:	0018      	movs	r0, r3
    8f52:	4b0a      	ldr	r3, [pc, #40]	; (8f7c <nwkSecurityProcessMic+0xa4>)
    8f54:	4798      	blx	r3
		return vmic == tmic;
    8f56:	68ba      	ldr	r2, [r7, #8]
    8f58:	687b      	ldr	r3, [r7, #4]
    8f5a:	1ad3      	subs	r3, r2, r3
    8f5c:	425a      	negs	r2, r3
    8f5e:	4153      	adcs	r3, r2
    8f60:	b2db      	uxtb	r3, r3
	}
}
    8f62:	0018      	movs	r0, r3
    8f64:	46bd      	mov	sp, r7
    8f66:	b004      	add	sp, #16
    8f68:	bd80      	pop	{r7, pc}
    8f6a:	46c0      	nop			; (mov r8, r8)
    8f6c:	20000d00 	.word	0x20000d00
    8f70:	20000d05 	.word	0x20000d05
    8f74:	20000d08 	.word	0x20000d08
    8f78:	20000d06 	.word	0x20000d06
    8f7c:	0000e491 	.word	0x0000e491

00008f80 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    8f80:	b590      	push	{r4, r7, lr}
    8f82:	b083      	sub	sp, #12
    8f84:	af00      	add	r7, sp, #0
	NwkFrame_t *frame = NULL;
    8f86:	2300      	movs	r3, #0
    8f88:	607b      	str	r3, [r7, #4]

	if (0 == nwkSecurityActiveFrames) {
    8f8a:	4b2e      	ldr	r3, [pc, #184]	; (9044 <nwkSecurityTaskHandler+0xc4>)
    8f8c:	781b      	ldrb	r3, [r3, #0]
    8f8e:	2b00      	cmp	r3, #0
    8f90:	d051      	beq.n	9036 <nwkSecurityTaskHandler+0xb6>
		return;
	}

	if (nwkSecurityActiveFrame) {
    8f92:	4b2d      	ldr	r3, [pc, #180]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8f94:	681b      	ldr	r3, [r3, #0]
    8f96:	2b00      	cmp	r3, #0
    8f98:	d043      	beq.n	9022 <nwkSecurityTaskHandler+0xa2>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    8f9a:	4b2b      	ldr	r3, [pc, #172]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8f9c:	681b      	ldr	r3, [r3, #0]
    8f9e:	781b      	ldrb	r3, [r3, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    8fa0:	2b34      	cmp	r3, #52	; 0x34
    8fa2:	d120      	bne.n	8fe6 <nwkSecurityTaskHandler+0x66>
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();
    8fa4:	1cfc      	adds	r4, r7, #3
    8fa6:	4b29      	ldr	r3, [pc, #164]	; (904c <nwkSecurityTaskHandler+0xcc>)
    8fa8:	4798      	blx	r3
    8faa:	0003      	movs	r3, r0
    8fac:	7023      	strb	r3, [r4, #0]

			if (nwkSecurityEncrypt) {
    8fae:	4b28      	ldr	r3, [pc, #160]	; (9050 <nwkSecurityTaskHandler+0xd0>)
    8fb0:	781b      	ldrb	r3, [r3, #0]
    8fb2:	2b00      	cmp	r3, #0
    8fb4:	d005      	beq.n	8fc2 <nwkSecurityTaskHandler+0x42>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    8fb6:	4b24      	ldr	r3, [pc, #144]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8fb8:	681b      	ldr	r3, [r3, #0]
    8fba:	0018      	movs	r0, r3
    8fbc:	4b25      	ldr	r3, [pc, #148]	; (9054 <nwkSecurityTaskHandler+0xd4>)
    8fbe:	4798      	blx	r3
    8fc0:	e007      	b.n	8fd2 <nwkSecurityTaskHandler+0x52>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    8fc2:	4b21      	ldr	r3, [pc, #132]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8fc4:	681a      	ldr	r2, [r3, #0]
    8fc6:	1cfb      	adds	r3, r7, #3
    8fc8:	781b      	ldrb	r3, [r3, #0]
    8fca:	0019      	movs	r1, r3
    8fcc:	0010      	movs	r0, r2
    8fce:	4b22      	ldr	r3, [pc, #136]	; (9058 <nwkSecurityTaskHandler+0xd8>)
    8fd0:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    8fd2:	4b1d      	ldr	r3, [pc, #116]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8fd4:	2200      	movs	r2, #0
    8fd6:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    8fd8:	4b1a      	ldr	r3, [pc, #104]	; (9044 <nwkSecurityTaskHandler+0xc4>)
    8fda:	781b      	ldrb	r3, [r3, #0]
    8fdc:	3b01      	subs	r3, #1
    8fde:	b2da      	uxtb	r2, r3
    8fe0:	4b18      	ldr	r3, [pc, #96]	; (9044 <nwkSecurityTaskHandler+0xc4>)
    8fe2:	701a      	strb	r2, [r3, #0]
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
					(uint32_t *)nwkIb.key);
		}

		return;
    8fe4:	e029      	b.n	903a <nwkSecurityTaskHandler+0xba>
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
				nwkSecurityActiveFrame->state) {
    8fe6:	4b18      	ldr	r3, [pc, #96]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8fe8:	681b      	ldr	r3, [r3, #0]
    8fea:	781b      	ldrb	r3, [r3, #0]
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    8fec:	2b32      	cmp	r3, #50	; 0x32
    8fee:	d124      	bne.n	903a <nwkSecurityTaskHandler+0xba>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    8ff0:	4b15      	ldr	r3, [pc, #84]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    8ff2:	681b      	ldr	r3, [r3, #0]
    8ff4:	2233      	movs	r2, #51	; 0x33
    8ff6:	701a      	strb	r2, [r3, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    8ff8:	4a18      	ldr	r2, [pc, #96]	; (905c <nwkSecurityTaskHandler+0xdc>)
    8ffa:	4b19      	ldr	r3, [pc, #100]	; (9060 <nwkSecurityTaskHandler+0xe0>)
    8ffc:	0011      	movs	r1, r2
    8ffe:	0018      	movs	r0, r3
    9000:	4b18      	ldr	r3, [pc, #96]	; (9064 <nwkSecurityTaskHandler+0xe4>)
    9002:	4798      	blx	r3
					(uint32_t *)nwkIb.key);
		}

		return;
    9004:	e019      	b.n	903a <nwkSecurityTaskHandler+0xba>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    9006:	687b      	ldr	r3, [r7, #4]
    9008:	781b      	ldrb	r3, [r3, #0]
    900a:	2b30      	cmp	r3, #48	; 0x30
    900c:	d003      	beq.n	9016 <nwkSecurityTaskHandler+0x96>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
    900e:	687b      	ldr	r3, [r7, #4]
    9010:	781b      	ldrb	r3, [r3, #0]

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    9012:	2b31      	cmp	r3, #49	; 0x31
    9014:	d105      	bne.n	9022 <nwkSecurityTaskHandler+0xa2>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    9016:	4b0c      	ldr	r3, [pc, #48]	; (9048 <nwkSecurityTaskHandler+0xc8>)
    9018:	687a      	ldr	r2, [r7, #4]
    901a:	601a      	str	r2, [r3, #0]
			nwkSecurityStart();
    901c:	4b12      	ldr	r3, [pc, #72]	; (9068 <nwkSecurityTaskHandler+0xe8>)
    901e:	4798      	blx	r3
			return;
    9020:	e00c      	b.n	903c <nwkSecurityTaskHandler+0xbc>
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    9022:	687b      	ldr	r3, [r7, #4]
    9024:	0018      	movs	r0, r3
    9026:	4b11      	ldr	r3, [pc, #68]	; (906c <nwkSecurityTaskHandler+0xec>)
    9028:	4798      	blx	r3
    902a:	0003      	movs	r3, r0
    902c:	607b      	str	r3, [r7, #4]
    902e:	687b      	ldr	r3, [r7, #4]
    9030:	2b00      	cmp	r3, #0
    9032:	d1e8      	bne.n	9006 <nwkSecurityTaskHandler+0x86>
    9034:	e002      	b.n	903c <nwkSecurityTaskHandler+0xbc>
void nwkSecurityTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
		return;
    9036:	46c0      	nop			; (mov r8, r8)
    9038:	e000      	b.n	903c <nwkSecurityTaskHandler+0xbc>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
					(uint32_t *)nwkIb.key);
		}

		return;
    903a:	46c0      	nop			; (mov r8, r8)
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    903c:	46bd      	mov	sp, r7
    903e:	b003      	add	sp, #12
    9040:	bd90      	pop	{r4, r7, pc}
    9042:	46c0      	nop			; (mov r8, r8)
    9044:	20000cfc 	.word	0x20000cfc
    9048:	20000d00 	.word	0x20000d00
    904c:	00008ed9 	.word	0x00008ed9
    9050:	20000d06 	.word	0x20000d06
    9054:	00009581 	.word	0x00009581
    9058:	0000843d 	.word	0x0000843d
    905c:	2000106c 	.word	0x2000106c
    9060:	20000d08 	.word	0x20000d08
    9064:	000060c5 	.word	0x000060c5
    9068:	00008cc9 	.word	0x00008cc9
    906c:	00007125 	.word	0x00007125

00009070 <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    9070:	b580      	push	{r7, lr}
    9072:	af00      	add	r7, sp, #0
	nwkTxPhyActiveFrame = NULL;
    9074:	4b0b      	ldr	r3, [pc, #44]	; (90a4 <nwkTxInit+0x34>)
    9076:	2200      	movs	r2, #0
    9078:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    907a:	4b0b      	ldr	r3, [pc, #44]	; (90a8 <nwkTxInit+0x38>)
    907c:	2232      	movs	r2, #50	; 0x32
    907e:	609a      	str	r2, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    9080:	4b09      	ldr	r3, [pc, #36]	; (90a8 <nwkTxInit+0x38>)
    9082:	2200      	movs	r2, #0
    9084:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    9086:	4b08      	ldr	r3, [pc, #32]	; (90a8 <nwkTxInit+0x38>)
    9088:	4a08      	ldr	r2, [pc, #32]	; (90ac <nwkTxInit+0x3c>)
    908a:	611a      	str	r2, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    908c:	4b08      	ldr	r3, [pc, #32]	; (90b0 <nwkTxInit+0x40>)
    908e:	220a      	movs	r2, #10
    9090:	609a      	str	r2, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    9092:	4b07      	ldr	r3, [pc, #28]	; (90b0 <nwkTxInit+0x40>)
    9094:	2200      	movs	r2, #0
    9096:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    9098:	4b05      	ldr	r3, [pc, #20]	; (90b0 <nwkTxInit+0x40>)
    909a:	4a06      	ldr	r2, [pc, #24]	; (90b4 <nwkTxInit+0x44>)
    909c:	611a      	str	r2, [r3, #16]
}
    909e:	46c0      	nop			; (mov r8, r8)
    90a0:	46bd      	mov	sp, r7
    90a2:	bd80      	pop	{r7, pc}
    90a4:	20000d18 	.word	0x20000d18
    90a8:	20000d1c 	.word	0x20000d1c
    90ac:	00009491 	.word	0x00009491
    90b0:	20000d30 	.word	0x20000d30
    90b4:	00009599 	.word	0x00009599

000090b8 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    90b8:	b5b0      	push	{r4, r5, r7, lr}
    90ba:	b084      	sub	sp, #16
    90bc:	af00      	add	r7, sp, #0
    90be:	6078      	str	r0, [r7, #4]
	NwkFrameHeader_t *header = &frame->header;
    90c0:	687b      	ldr	r3, [r7, #4]
    90c2:	3302      	adds	r3, #2
    90c4:	60fb      	str	r3, [r7, #12]

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    90c6:	687b      	ldr	r3, [r7, #4]
    90c8:	2288      	movs	r2, #136	; 0x88
    90ca:	5c9b      	ldrb	r3, [r3, r2]
    90cc:	001a      	movs	r2, r3
    90ce:	2302      	movs	r3, #2
    90d0:	4013      	ands	r3, r2
    90d2:	d003      	beq.n	90dc <nwkTxFrame+0x24>
		frame->state = NWK_TX_STATE_DELAY;
    90d4:	687b      	ldr	r3, [r7, #4]
    90d6:	2212      	movs	r2, #18
    90d8:	701a      	strb	r2, [r3, #0]
    90da:	e00d      	b.n	90f8 <nwkTxFrame+0x40>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    90dc:	68fb      	ldr	r3, [r7, #12]
    90de:	7a5b      	ldrb	r3, [r3, #9]
    90e0:	2202      	movs	r2, #2
    90e2:	4013      	ands	r3, r2
    90e4:	b2db      	uxtb	r3, r3
    90e6:	2b00      	cmp	r3, #0
    90e8:	d003      	beq.n	90f2 <nwkTxFrame+0x3a>
			frame->state = NWK_TX_STATE_ENCRYPT;
    90ea:	687b      	ldr	r3, [r7, #4]
    90ec:	2210      	movs	r2, #16
    90ee:	701a      	strb	r2, [r3, #0]
    90f0:	e002      	b.n	90f8 <nwkTxFrame+0x40>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    90f2:	687b      	ldr	r3, [r7, #4]
    90f4:	2212      	movs	r2, #18
    90f6:	701a      	strb	r2, [r3, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    90f8:	687b      	ldr	r3, [r7, #4]
    90fa:	2285      	movs	r2, #133	; 0x85
    90fc:	2100      	movs	r1, #0
    90fe:	5499      	strb	r1, [r3, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    9100:	687b      	ldr	r3, [r7, #4]
    9102:	2288      	movs	r2, #136	; 0x88
    9104:	5c9b      	ldrb	r3, [r3, r2]
    9106:	001a      	movs	r2, r3
    9108:	2301      	movs	r3, #1
    910a:	4013      	ands	r3, r2
    910c:	d00c      	beq.n	9128 <nwkTxFrame+0x70>
		header->macDstPanId = NWK_BROADCAST_PANID;
    910e:	68fb      	ldr	r3, [r7, #12]
    9110:	3303      	adds	r3, #3
    9112:	781a      	ldrb	r2, [r3, #0]
    9114:	2101      	movs	r1, #1
    9116:	4249      	negs	r1, r1
    9118:	430a      	orrs	r2, r1
    911a:	701a      	strb	r2, [r3, #0]
    911c:	785a      	ldrb	r2, [r3, #1]
    911e:	2101      	movs	r1, #1
    9120:	4249      	negs	r1, r1
    9122:	430a      	orrs	r2, r1
    9124:	705a      	strb	r2, [r3, #1]
    9126:	e016      	b.n	9156 <nwkTxFrame+0x9e>
	} else {
		header->macDstPanId = nwkIb.panId;
    9128:	4b5e      	ldr	r3, [pc, #376]	; (92a4 <nwkTxFrame+0x1ec>)
    912a:	885a      	ldrh	r2, [r3, #2]
    912c:	68fb      	ldr	r3, [r7, #12]
    912e:	3303      	adds	r3, #3
    9130:	21ff      	movs	r1, #255	; 0xff
    9132:	4011      	ands	r1, r2
    9134:	000c      	movs	r4, r1
    9136:	7819      	ldrb	r1, [r3, #0]
    9138:	2000      	movs	r0, #0
    913a:	4001      	ands	r1, r0
    913c:	1c08      	adds	r0, r1, #0
    913e:	1c21      	adds	r1, r4, #0
    9140:	4301      	orrs	r1, r0
    9142:	7019      	strb	r1, [r3, #0]
    9144:	0a12      	lsrs	r2, r2, #8
    9146:	b290      	uxth	r0, r2
    9148:	785a      	ldrb	r2, [r3, #1]
    914a:	2100      	movs	r1, #0
    914c:	400a      	ands	r2, r1
    914e:	1c11      	adds	r1, r2, #0
    9150:	1c02      	adds	r2, r0, #0
    9152:	430a      	orrs	r2, r1
    9154:	705a      	strb	r2, [r3, #1]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    9156:	687b      	ldr	r3, [r7, #4]
    9158:	2288      	movs	r2, #136	; 0x88
    915a:	5c9b      	ldrb	r3, [r3, r2]
    915c:	001a      	movs	r2, r3
    915e:	2304      	movs	r3, #4
    9160:	4013      	ands	r3, r2
    9162:	d10b      	bne.n	917c <nwkTxFrame+0xc4>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
    9164:	687b      	ldr	r3, [r7, #4]
    9166:	2288      	movs	r2, #136	; 0x88
    9168:	5c9b      	ldrb	r3, [r3, r2]
    916a:	001a      	movs	r2, r3
    916c:	2301      	movs	r3, #1
    916e:	4013      	ands	r3, r2
	} else {
		header->macDstPanId = nwkIb.panId;
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    9170:	d104      	bne.n	917c <nwkTxFrame+0xc4>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    9172:	687b      	ldr	r3, [r7, #4]
    9174:	0018      	movs	r0, r3
    9176:	4b4c      	ldr	r3, [pc, #304]	; (92a8 <nwkTxFrame+0x1f0>)
    9178:	4798      	blx	r3
    917a:	e01a      	b.n	91b2 <nwkTxFrame+0xfa>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    917c:	68fb      	ldr	r3, [r7, #12]
    917e:	7b5a      	ldrb	r2, [r3, #13]
    9180:	7b9b      	ldrb	r3, [r3, #14]
    9182:	021b      	lsls	r3, r3, #8
    9184:	4313      	orrs	r3, r2
    9186:	b29a      	uxth	r2, r3
    9188:	68fb      	ldr	r3, [r7, #12]
    918a:	3305      	adds	r3, #5
    918c:	21ff      	movs	r1, #255	; 0xff
    918e:	4011      	ands	r1, r2
    9190:	000c      	movs	r4, r1
    9192:	7819      	ldrb	r1, [r3, #0]
    9194:	2000      	movs	r0, #0
    9196:	4001      	ands	r1, r0
    9198:	1c08      	adds	r0, r1, #0
    919a:	1c21      	adds	r1, r4, #0
    919c:	4301      	orrs	r1, r0
    919e:	7019      	strb	r1, [r3, #0]
    91a0:	0a12      	lsrs	r2, r2, #8
    91a2:	b290      	uxth	r0, r2
    91a4:	785a      	ldrb	r2, [r3, #1]
    91a6:	2100      	movs	r1, #0
    91a8:	400a      	ands	r2, r1
    91aa:	1c11      	adds	r1, r2, #0
    91ac:	1c02      	adds	r2, r0, #0
    91ae:	430a      	orrs	r2, r1
    91b0:	705a      	strb	r2, [r3, #1]

	header->macSrcAddr = nwkIb.addr;
    91b2:	4b3c      	ldr	r3, [pc, #240]	; (92a4 <nwkTxFrame+0x1ec>)
    91b4:	881a      	ldrh	r2, [r3, #0]
    91b6:	68fb      	ldr	r3, [r7, #12]
    91b8:	3307      	adds	r3, #7
    91ba:	21ff      	movs	r1, #255	; 0xff
    91bc:	4011      	ands	r1, r2
    91be:	000c      	movs	r4, r1
    91c0:	7819      	ldrb	r1, [r3, #0]
    91c2:	2000      	movs	r0, #0
    91c4:	4001      	ands	r1, r0
    91c6:	1c08      	adds	r0, r1, #0
    91c8:	1c21      	adds	r1, r4, #0
    91ca:	4301      	orrs	r1, r0
    91cc:	7019      	strb	r1, [r3, #0]
    91ce:	0a12      	lsrs	r2, r2, #8
    91d0:	b290      	uxth	r0, r2
    91d2:	785a      	ldrb	r2, [r3, #1]
    91d4:	2100      	movs	r1, #0
    91d6:	400a      	ands	r2, r1
    91d8:	1c11      	adds	r1, r2, #0
    91da:	1c02      	adds	r2, r0, #0
    91dc:	430a      	orrs	r2, r1
    91de:	705a      	strb	r2, [r3, #1]
	header->macSeq = ++nwkIb.macSeqNum;
    91e0:	4b30      	ldr	r3, [pc, #192]	; (92a4 <nwkTxFrame+0x1ec>)
    91e2:	795b      	ldrb	r3, [r3, #5]
    91e4:	3301      	adds	r3, #1
    91e6:	b2da      	uxtb	r2, r3
    91e8:	4b2e      	ldr	r3, [pc, #184]	; (92a4 <nwkTxFrame+0x1ec>)
    91ea:	715a      	strb	r2, [r3, #5]
    91ec:	4b2d      	ldr	r3, [pc, #180]	; (92a4 <nwkTxFrame+0x1ec>)
    91ee:	795a      	ldrb	r2, [r3, #5]
    91f0:	68fb      	ldr	r3, [r7, #12]
    91f2:	709a      	strb	r2, [r3, #2]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    91f4:	68fb      	ldr	r3, [r7, #12]
    91f6:	795a      	ldrb	r2, [r3, #5]
    91f8:	799b      	ldrb	r3, [r3, #6]
    91fa:	021b      	lsls	r3, r3, #8
    91fc:	4313      	orrs	r3, r2
    91fe:	b29b      	uxth	r3, r3
    9200:	4a2a      	ldr	r2, [pc, #168]	; (92ac <nwkTxFrame+0x1f4>)
    9202:	4293      	cmp	r3, r2
    9204:	d12f      	bne.n	9266 <nwkTxFrame+0x1ae>
		header->macFcf = 0x8841;
    9206:	68fb      	ldr	r3, [r7, #12]
    9208:	781a      	ldrb	r2, [r3, #0]
    920a:	2100      	movs	r1, #0
    920c:	400a      	ands	r2, r1
    920e:	1c11      	adds	r1, r2, #0
    9210:	2241      	movs	r2, #65	; 0x41
    9212:	430a      	orrs	r2, r1
    9214:	701a      	strb	r2, [r3, #0]
    9216:	785a      	ldrb	r2, [r3, #1]
    9218:	2100      	movs	r1, #0
    921a:	400a      	ands	r2, r1
    921c:	1c11      	adds	r1, r2, #0
    921e:	2278      	movs	r2, #120	; 0x78
    9220:	4252      	negs	r2, r2
    9222:	430a      	orrs	r2, r1
    9224:	705a      	strb	r2, [r3, #1]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    9226:	4b22      	ldr	r3, [pc, #136]	; (92b0 <nwkTxFrame+0x1f8>)
    9228:	4798      	blx	r3
    922a:	0003      	movs	r3, r0
    922c:	b29b      	uxth	r3, r3
    922e:	2207      	movs	r2, #7
    9230:	4013      	ands	r3, r2
    9232:	b29b      	uxth	r3, r3
    9234:	3301      	adds	r3, #1
    9236:	b299      	uxth	r1, r3
    9238:	687b      	ldr	r3, [r7, #4]
    923a:	2286      	movs	r2, #134	; 0x86
    923c:	20ff      	movs	r0, #255	; 0xff
    923e:	4008      	ands	r0, r1
    9240:	0005      	movs	r5, r0
    9242:	5c98      	ldrb	r0, [r3, r2]
    9244:	2400      	movs	r4, #0
    9246:	4020      	ands	r0, r4
    9248:	1c04      	adds	r4, r0, #0
    924a:	1c28      	adds	r0, r5, #0
    924c:	4320      	orrs	r0, r4
    924e:	5498      	strb	r0, [r3, r2]
    9250:	0a09      	lsrs	r1, r1, #8
    9252:	b288      	uxth	r0, r1
    9254:	189b      	adds	r3, r3, r2
    9256:	785a      	ldrb	r2, [r3, #1]
    9258:	2100      	movs	r1, #0
    925a:	400a      	ands	r2, r1
    925c:	1c11      	adds	r1, r2, #0
    925e:	1c02      	adds	r2, r0, #0
    9260:	430a      	orrs	r2, r1
    9262:	705a      	strb	r2, [r3, #1]
	} else {
		header->macFcf = 0x8861;
		frame->tx.timeout = 0;
	}
}
    9264:	e01a      	b.n	929c <nwkTxFrame+0x1e4>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
	} else {
		header->macFcf = 0x8861;
    9266:	68fb      	ldr	r3, [r7, #12]
    9268:	781a      	ldrb	r2, [r3, #0]
    926a:	2100      	movs	r1, #0
    926c:	400a      	ands	r2, r1
    926e:	1c11      	adds	r1, r2, #0
    9270:	2261      	movs	r2, #97	; 0x61
    9272:	430a      	orrs	r2, r1
    9274:	701a      	strb	r2, [r3, #0]
    9276:	785a      	ldrb	r2, [r3, #1]
    9278:	2100      	movs	r1, #0
    927a:	400a      	ands	r2, r1
    927c:	1c11      	adds	r1, r2, #0
    927e:	2278      	movs	r2, #120	; 0x78
    9280:	4252      	negs	r2, r2
    9282:	430a      	orrs	r2, r1
    9284:	705a      	strb	r2, [r3, #1]
		frame->tx.timeout = 0;
    9286:	687b      	ldr	r3, [r7, #4]
    9288:	2286      	movs	r2, #134	; 0x86
    928a:	5c99      	ldrb	r1, [r3, r2]
    928c:	2000      	movs	r0, #0
    928e:	4001      	ands	r1, r0
    9290:	5499      	strb	r1, [r3, r2]
    9292:	189b      	adds	r3, r3, r2
    9294:	785a      	ldrb	r2, [r3, #1]
    9296:	2100      	movs	r1, #0
    9298:	400a      	ands	r2, r1
    929a:	705a      	strb	r2, [r3, #1]
	}
}
    929c:	46c0      	nop			; (mov r8, r8)
    929e:	46bd      	mov	sp, r7
    92a0:	b004      	add	sp, #16
    92a2:	bdb0      	pop	{r4, r5, r7, pc}
    92a4:	20001024 	.word	0x20001024
    92a8:	00007595 	.word	0x00007595
    92ac:	0000ffff 	.word	0x0000ffff
    92b0:	0000e545 	.word	0x0000e545

000092b4 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    92b4:	b5b0      	push	{r4, r5, r7, lr}
    92b6:	b084      	sub	sp, #16
    92b8:	af00      	add	r7, sp, #0
    92ba:	6078      	str	r0, [r7, #4]
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    92bc:	4b56      	ldr	r3, [pc, #344]	; (9418 <nwkTxBroadcastFrame+0x164>)
    92be:	4798      	blx	r3
    92c0:	0003      	movs	r3, r0
    92c2:	60fb      	str	r3, [r7, #12]
    92c4:	68fb      	ldr	r3, [r7, #12]
    92c6:	2b00      	cmp	r3, #0
    92c8:	d100      	bne.n	92cc <nwkTxBroadcastFrame+0x18>
    92ca:	e0a0      	b.n	940e <nwkTxBroadcastFrame+0x15a>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    92cc:	68fb      	ldr	r3, [r7, #12]
    92ce:	2212      	movs	r2, #18
    92d0:	701a      	strb	r2, [r3, #0]
	newFrame->size = frame->size;
    92d2:	687b      	ldr	r3, [r7, #4]
    92d4:	785a      	ldrb	r2, [r3, #1]
    92d6:	68fb      	ldr	r3, [r7, #12]
    92d8:	705a      	strb	r2, [r3, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    92da:	68fb      	ldr	r3, [r7, #12]
    92dc:	2285      	movs	r2, #133	; 0x85
    92de:	2100      	movs	r1, #0
    92e0:	5499      	strb	r1, [r3, r2]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    92e2:	4b4e      	ldr	r3, [pc, #312]	; (941c <nwkTxBroadcastFrame+0x168>)
    92e4:	4798      	blx	r3
    92e6:	0003      	movs	r3, r0
    92e8:	b29b      	uxth	r3, r3
    92ea:	2207      	movs	r2, #7
    92ec:	4013      	ands	r3, r2
    92ee:	b29b      	uxth	r3, r3
    92f0:	3301      	adds	r3, #1
    92f2:	b299      	uxth	r1, r3
    92f4:	68fb      	ldr	r3, [r7, #12]
    92f6:	2286      	movs	r2, #134	; 0x86
    92f8:	20ff      	movs	r0, #255	; 0xff
    92fa:	4008      	ands	r0, r1
    92fc:	0005      	movs	r5, r0
    92fe:	5c98      	ldrb	r0, [r3, r2]
    9300:	2400      	movs	r4, #0
    9302:	4020      	ands	r0, r4
    9304:	1c04      	adds	r4, r0, #0
    9306:	1c28      	adds	r0, r5, #0
    9308:	4320      	orrs	r0, r4
    930a:	5498      	strb	r0, [r3, r2]
    930c:	0a09      	lsrs	r1, r1, #8
    930e:	b288      	uxth	r0, r1
    9310:	189b      	adds	r3, r3, r2
    9312:	785a      	ldrb	r2, [r3, #1]
    9314:	2100      	movs	r1, #0
    9316:	400a      	ands	r2, r1
    9318:	1c11      	adds	r1, r2, #0
    931a:	1c02      	adds	r2, r0, #0
    931c:	430a      	orrs	r2, r1
    931e:	705a      	strb	r2, [r3, #1]
	newFrame->tx.confirm = NULL;
    9320:	68fb      	ldr	r3, [r7, #12]
    9322:	2289      	movs	r2, #137	; 0x89
    9324:	5c99      	ldrb	r1, [r3, r2]
    9326:	2000      	movs	r0, #0
    9328:	4001      	ands	r1, r0
    932a:	5499      	strb	r1, [r3, r2]
    932c:	1899      	adds	r1, r3, r2
    932e:	7848      	ldrb	r0, [r1, #1]
    9330:	2400      	movs	r4, #0
    9332:	4020      	ands	r0, r4
    9334:	7048      	strb	r0, [r1, #1]
    9336:	1899      	adds	r1, r3, r2
    9338:	7888      	ldrb	r0, [r1, #2]
    933a:	2400      	movs	r4, #0
    933c:	4020      	ands	r0, r4
    933e:	7088      	strb	r0, [r1, #2]
    9340:	189b      	adds	r3, r3, r2
    9342:	78da      	ldrb	r2, [r3, #3]
    9344:	2100      	movs	r1, #0
    9346:	400a      	ands	r2, r1
    9348:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    934a:	68fb      	ldr	r3, [r7, #12]
    934c:	1c98      	adds	r0, r3, #2
    934e:	687b      	ldr	r3, [r7, #4]
    9350:	1c99      	adds	r1, r3, #2
    9352:	687b      	ldr	r3, [r7, #4]
    9354:	785b      	ldrb	r3, [r3, #1]
    9356:	001a      	movs	r2, r3
    9358:	4b31      	ldr	r3, [pc, #196]	; (9420 <nwkTxBroadcastFrame+0x16c>)
    935a:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    935c:	68fb      	ldr	r3, [r7, #12]
    935e:	789a      	ldrb	r2, [r3, #2]
    9360:	2100      	movs	r1, #0
    9362:	400a      	ands	r2, r1
    9364:	1c11      	adds	r1, r2, #0
    9366:	2241      	movs	r2, #65	; 0x41
    9368:	430a      	orrs	r2, r1
    936a:	709a      	strb	r2, [r3, #2]
    936c:	78da      	ldrb	r2, [r3, #3]
    936e:	2100      	movs	r1, #0
    9370:	400a      	ands	r2, r1
    9372:	1c11      	adds	r1, r2, #0
    9374:	2278      	movs	r2, #120	; 0x78
    9376:	4252      	negs	r2, r2
    9378:	430a      	orrs	r2, r1
    937a:	70da      	strb	r2, [r3, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    937c:	68fb      	ldr	r3, [r7, #12]
    937e:	3307      	adds	r3, #7
    9380:	781a      	ldrb	r2, [r3, #0]
    9382:	2101      	movs	r1, #1
    9384:	4249      	negs	r1, r1
    9386:	430a      	orrs	r2, r1
    9388:	701a      	strb	r2, [r3, #0]
    938a:	785a      	ldrb	r2, [r3, #1]
    938c:	2101      	movs	r1, #1
    938e:	4249      	negs	r1, r1
    9390:	430a      	orrs	r2, r1
    9392:	705a      	strb	r2, [r3, #1]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    9394:	687b      	ldr	r3, [r7, #4]
    9396:	795a      	ldrb	r2, [r3, #5]
    9398:	799b      	ldrb	r3, [r3, #6]
    939a:	021b      	lsls	r3, r3, #8
    939c:	4313      	orrs	r3, r2
    939e:	b29a      	uxth	r2, r3
    93a0:	68fb      	ldr	r3, [r7, #12]
    93a2:	3305      	adds	r3, #5
    93a4:	21ff      	movs	r1, #255	; 0xff
    93a6:	4011      	ands	r1, r2
    93a8:	000c      	movs	r4, r1
    93aa:	7819      	ldrb	r1, [r3, #0]
    93ac:	2000      	movs	r0, #0
    93ae:	4001      	ands	r1, r0
    93b0:	1c08      	adds	r0, r1, #0
    93b2:	1c21      	adds	r1, r4, #0
    93b4:	4301      	orrs	r1, r0
    93b6:	7019      	strb	r1, [r3, #0]
    93b8:	0a12      	lsrs	r2, r2, #8
    93ba:	b290      	uxth	r0, r2
    93bc:	785a      	ldrb	r2, [r3, #1]
    93be:	2100      	movs	r1, #0
    93c0:	400a      	ands	r2, r1
    93c2:	1c11      	adds	r1, r2, #0
    93c4:	1c02      	adds	r2, r0, #0
    93c6:	430a      	orrs	r2, r1
    93c8:	705a      	strb	r2, [r3, #1]
	newFrame->header.macSrcAddr = nwkIb.addr;
    93ca:	4b16      	ldr	r3, [pc, #88]	; (9424 <nwkTxBroadcastFrame+0x170>)
    93cc:	881a      	ldrh	r2, [r3, #0]
    93ce:	68fb      	ldr	r3, [r7, #12]
    93d0:	3309      	adds	r3, #9
    93d2:	21ff      	movs	r1, #255	; 0xff
    93d4:	4011      	ands	r1, r2
    93d6:	000c      	movs	r4, r1
    93d8:	7819      	ldrb	r1, [r3, #0]
    93da:	2000      	movs	r0, #0
    93dc:	4001      	ands	r1, r0
    93de:	1c08      	adds	r0, r1, #0
    93e0:	1c21      	adds	r1, r4, #0
    93e2:	4301      	orrs	r1, r0
    93e4:	7019      	strb	r1, [r3, #0]
    93e6:	0a12      	lsrs	r2, r2, #8
    93e8:	b290      	uxth	r0, r2
    93ea:	785a      	ldrb	r2, [r3, #1]
    93ec:	2100      	movs	r1, #0
    93ee:	400a      	ands	r2, r1
    93f0:	1c11      	adds	r1, r2, #0
    93f2:	1c02      	adds	r2, r0, #0
    93f4:	430a      	orrs	r2, r1
    93f6:	705a      	strb	r2, [r3, #1]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    93f8:	4b0a      	ldr	r3, [pc, #40]	; (9424 <nwkTxBroadcastFrame+0x170>)
    93fa:	795b      	ldrb	r3, [r3, #5]
    93fc:	3301      	adds	r3, #1
    93fe:	b2da      	uxtb	r2, r3
    9400:	4b08      	ldr	r3, [pc, #32]	; (9424 <nwkTxBroadcastFrame+0x170>)
    9402:	715a      	strb	r2, [r3, #5]
    9404:	4b07      	ldr	r3, [pc, #28]	; (9424 <nwkTxBroadcastFrame+0x170>)
    9406:	795a      	ldrb	r2, [r3, #5]
    9408:	68fb      	ldr	r3, [r7, #12]
    940a:	711a      	strb	r2, [r3, #4]
    940c:	e000      	b.n	9410 <nwkTxBroadcastFrame+0x15c>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    940e:	46c0      	nop			; (mov r8, r8)
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    9410:	46bd      	mov	sp, r7
    9412:	b004      	add	sp, #16
    9414:	bdb0      	pop	{r4, r5, r7, pc}
    9416:	46c0      	nop			; (mov r8, r8)
    9418:	00006ff9 	.word	0x00006ff9
    941c:	0000e545 	.word	0x0000e545
    9420:	0000e491 	.word	0x0000e491
    9424:	20001024 	.word	0x20001024

00009428 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    9428:	b580      	push	{r7, lr}
    942a:	b084      	sub	sp, #16
    942c:	af00      	add	r7, sp, #0
    942e:	6078      	str	r0, [r7, #4]
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    9430:	687b      	ldr	r3, [r7, #4]
    9432:	689b      	ldr	r3, [r3, #8]
    9434:	60bb      	str	r3, [r7, #8]
	NwkFrame_t *frame = NULL;
    9436:	2300      	movs	r3, #0
    9438:	60fb      	str	r3, [r7, #12]

	if (sizeof(NwkCommandAck_t) != ind->size) {
    943a:	687b      	ldr	r3, [r7, #4]
    943c:	7b1b      	ldrb	r3, [r3, #12]
    943e:	2b03      	cmp	r3, #3
    9440:	d015      	beq.n	946e <nwkTxAckReceived+0x46>
		return false;
    9442:	2300      	movs	r3, #0
    9444:	e01d      	b.n	9482 <nwkTxAckReceived+0x5a>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    9446:	68fb      	ldr	r3, [r7, #12]
    9448:	781b      	ldrb	r3, [r3, #0]
    944a:	2b16      	cmp	r3, #22
    944c:	d10f      	bne.n	946e <nwkTxAckReceived+0x46>
				frame->header.nwkSeq == command->seq) {
    944e:	68fb      	ldr	r3, [r7, #12]
    9450:	7b1a      	ldrb	r2, [r3, #12]
    9452:	68bb      	ldr	r3, [r7, #8]
    9454:	785b      	ldrb	r3, [r3, #1]
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    9456:	429a      	cmp	r2, r3
    9458:	d109      	bne.n	946e <nwkTxAckReceived+0x46>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    945a:	68fb      	ldr	r3, [r7, #12]
    945c:	2217      	movs	r2, #23
    945e:	701a      	strb	r2, [r3, #0]
			frame->tx.control = command->control;
    9460:	68bb      	ldr	r3, [r7, #8]
    9462:	7899      	ldrb	r1, [r3, #2]
    9464:	68fb      	ldr	r3, [r7, #12]
    9466:	2288      	movs	r2, #136	; 0x88
    9468:	5499      	strb	r1, [r3, r2]
			return true;
    946a:	2301      	movs	r3, #1
    946c:	e009      	b.n	9482 <nwkTxAckReceived+0x5a>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    946e:	68fb      	ldr	r3, [r7, #12]
    9470:	0018      	movs	r0, r3
    9472:	4b06      	ldr	r3, [pc, #24]	; (948c <nwkTxAckReceived+0x64>)
    9474:	4798      	blx	r3
    9476:	0003      	movs	r3, r0
    9478:	60fb      	str	r3, [r7, #12]
    947a:	68fb      	ldr	r3, [r7, #12]
    947c:	2b00      	cmp	r3, #0
    947e:	d1e2      	bne.n	9446 <nwkTxAckReceived+0x1e>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    9480:	2300      	movs	r3, #0
}
    9482:	0018      	movs	r0, r3
    9484:	46bd      	mov	sp, r7
    9486:	b004      	add	sp, #16
    9488:	bd80      	pop	{r7, pc}
    948a:	46c0      	nop			; (mov r8, r8)
    948c:	00007125 	.word	0x00007125

00009490 <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    9490:	b5b0      	push	{r4, r5, r7, lr}
    9492:	b084      	sub	sp, #16
    9494:	af00      	add	r7, sp, #0
    9496:	6078      	str	r0, [r7, #4]
	NwkFrame_t *frame = NULL;
    9498:	2300      	movs	r3, #0
    949a:	60fb      	str	r3, [r7, #12]
	bool restart = false;
    949c:	230b      	movs	r3, #11
    949e:	18fb      	adds	r3, r7, r3
    94a0:	2200      	movs	r2, #0
    94a2:	701a      	strb	r2, [r3, #0]

	while (NULL != (frame = nwkFrameNext(frame))) {
    94a4:	e03c      	b.n	9520 <nwkTxAckWaitTimerHandler+0x90>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    94a6:	68fb      	ldr	r3, [r7, #12]
    94a8:	781b      	ldrb	r3, [r3, #0]
    94aa:	220b      	movs	r2, #11
    94ac:	18ba      	adds	r2, r7, r2
    94ae:	210b      	movs	r1, #11
    94b0:	1879      	adds	r1, r7, r1
    94b2:	7809      	ldrb	r1, [r1, #0]
    94b4:	7011      	strb	r1, [r2, #0]
    94b6:	2b16      	cmp	r3, #22
    94b8:	d132      	bne.n	9520 <nwkTxAckWaitTimerHandler+0x90>
			restart = true;
    94ba:	230b      	movs	r3, #11
    94bc:	18fb      	adds	r3, r7, r3
    94be:	2201      	movs	r2, #1
    94c0:	701a      	strb	r2, [r3, #0]

			if (0 == --frame->tx.timeout) {
    94c2:	68fb      	ldr	r3, [r7, #12]
    94c4:	2286      	movs	r2, #134	; 0x86
    94c6:	5c9a      	ldrb	r2, [r3, r2]
    94c8:	2187      	movs	r1, #135	; 0x87
    94ca:	5c5b      	ldrb	r3, [r3, r1]
    94cc:	021b      	lsls	r3, r3, #8
    94ce:	4313      	orrs	r3, r2
    94d0:	b29b      	uxth	r3, r3
    94d2:	3b01      	subs	r3, #1
    94d4:	b299      	uxth	r1, r3
    94d6:	68fb      	ldr	r3, [r7, #12]
    94d8:	2286      	movs	r2, #134	; 0x86
    94da:	20ff      	movs	r0, #255	; 0xff
    94dc:	4008      	ands	r0, r1
    94de:	0005      	movs	r5, r0
    94e0:	5c98      	ldrb	r0, [r3, r2]
    94e2:	2400      	movs	r4, #0
    94e4:	4020      	ands	r0, r4
    94e6:	1c04      	adds	r4, r0, #0
    94e8:	1c28      	adds	r0, r5, #0
    94ea:	4320      	orrs	r0, r4
    94ec:	5498      	strb	r0, [r3, r2]
    94ee:	0a09      	lsrs	r1, r1, #8
    94f0:	b288      	uxth	r0, r1
    94f2:	189b      	adds	r3, r3, r2
    94f4:	785a      	ldrb	r2, [r3, #1]
    94f6:	2100      	movs	r1, #0
    94f8:	400a      	ands	r2, r1
    94fa:	1c11      	adds	r1, r2, #0
    94fc:	1c02      	adds	r2, r0, #0
    94fe:	430a      	orrs	r2, r1
    9500:	705a      	strb	r2, [r3, #1]
    9502:	68fb      	ldr	r3, [r7, #12]
    9504:	2286      	movs	r2, #134	; 0x86
    9506:	5c9a      	ldrb	r2, [r3, r2]
    9508:	2187      	movs	r1, #135	; 0x87
    950a:	5c5b      	ldrb	r3, [r3, r1]
    950c:	021b      	lsls	r3, r3, #8
    950e:	4313      	orrs	r3, r2
    9510:	b29b      	uxth	r3, r3
    9512:	2b00      	cmp	r3, #0
    9514:	d104      	bne.n	9520 <nwkTxAckWaitTimerHandler+0x90>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    9516:	68fb      	ldr	r3, [r7, #12]
    9518:	2110      	movs	r1, #16
    951a:	0018      	movs	r0, r3
    951c:	4b0b      	ldr	r3, [pc, #44]	; (954c <nwkTxAckWaitTimerHandler+0xbc>)
    951e:	4798      	blx	r3
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    9520:	68fb      	ldr	r3, [r7, #12]
    9522:	0018      	movs	r0, r3
    9524:	4b0a      	ldr	r3, [pc, #40]	; (9550 <nwkTxAckWaitTimerHandler+0xc0>)
    9526:	4798      	blx	r3
    9528:	0003      	movs	r3, r0
    952a:	60fb      	str	r3, [r7, #12]
    952c:	68fb      	ldr	r3, [r7, #12]
    952e:	2b00      	cmp	r3, #0
    9530:	d1b9      	bne.n	94a6 <nwkTxAckWaitTimerHandler+0x16>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    9532:	230b      	movs	r3, #11
    9534:	18fb      	adds	r3, r7, r3
    9536:	781b      	ldrb	r3, [r3, #0]
    9538:	2b00      	cmp	r3, #0
    953a:	d003      	beq.n	9544 <nwkTxAckWaitTimerHandler+0xb4>
		SYS_TimerStart(timer);
    953c:	687b      	ldr	r3, [r7, #4]
    953e:	0018      	movs	r0, r3
    9540:	4b04      	ldr	r3, [pc, #16]	; (9554 <nwkTxAckWaitTimerHandler+0xc4>)
    9542:	4798      	blx	r3
	}
}
    9544:	46c0      	nop			; (mov r8, r8)
    9546:	46bd      	mov	sp, r7
    9548:	b004      	add	sp, #16
    954a:	bdb0      	pop	{r4, r5, r7, pc}
    954c:	00009559 	.word	0x00009559
    9550:	00007125 	.word	0x00007125
    9554:	000061b1 	.word	0x000061b1

00009558 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    9558:	b580      	push	{r7, lr}
    955a:	b082      	sub	sp, #8
    955c:	af00      	add	r7, sp, #0
    955e:	6078      	str	r0, [r7, #4]
    9560:	000a      	movs	r2, r1
    9562:	1cfb      	adds	r3, r7, #3
    9564:	701a      	strb	r2, [r3, #0]
	frame->state = NWK_TX_STATE_CONFIRM;
    9566:	687b      	ldr	r3, [r7, #4]
    9568:	2217      	movs	r2, #23
    956a:	701a      	strb	r2, [r3, #0]
	frame->tx.status = status;
    956c:	687b      	ldr	r3, [r7, #4]
    956e:	1cfa      	adds	r2, r7, #3
    9570:	2185      	movs	r1, #133	; 0x85
    9572:	7812      	ldrb	r2, [r2, #0]
    9574:	545a      	strb	r2, [r3, r1]
}
    9576:	46c0      	nop			; (mov r8, r8)
    9578:	46bd      	mov	sp, r7
    957a:	b002      	add	sp, #8
    957c:	bd80      	pop	{r7, pc}
    957e:	46c0      	nop			; (mov r8, r8)

00009580 <nwkTxEncryptConf>:
#ifdef NWK_ENABLE_SECURITY

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
    9580:	b580      	push	{r7, lr}
    9582:	b082      	sub	sp, #8
    9584:	af00      	add	r7, sp, #0
    9586:	6078      	str	r0, [r7, #4]
	frame->state = NWK_TX_STATE_DELAY;
    9588:	687b      	ldr	r3, [r7, #4]
    958a:	2212      	movs	r2, #18
    958c:	701a      	strb	r2, [r3, #0]
}
    958e:	46c0      	nop			; (mov r8, r8)
    9590:	46bd      	mov	sp, r7
    9592:	b002      	add	sp, #8
    9594:	bd80      	pop	{r7, pc}
    9596:	46c0      	nop			; (mov r8, r8)

00009598 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    9598:	b5b0      	push	{r4, r5, r7, lr}
    959a:	b084      	sub	sp, #16
    959c:	af00      	add	r7, sp, #0
    959e:	6078      	str	r0, [r7, #4]
	NwkFrame_t *frame = NULL;
    95a0:	2300      	movs	r3, #0
    95a2:	60fb      	str	r3, [r7, #12]
	bool restart = false;
    95a4:	230b      	movs	r3, #11
    95a6:	18fb      	adds	r3, r7, r3
    95a8:	2200      	movs	r2, #0
    95aa:	701a      	strb	r2, [r3, #0]

	while (NULL != (frame = nwkFrameNext(frame))) {
    95ac:	e03a      	b.n	9624 <nwkTxDelayTimerHandler+0x8c>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    95ae:	68fb      	ldr	r3, [r7, #12]
    95b0:	781b      	ldrb	r3, [r3, #0]
    95b2:	220b      	movs	r2, #11
    95b4:	18ba      	adds	r2, r7, r2
    95b6:	210b      	movs	r1, #11
    95b8:	1879      	adds	r1, r7, r1
    95ba:	7809      	ldrb	r1, [r1, #0]
    95bc:	7011      	strb	r1, [r2, #0]
    95be:	2b11      	cmp	r3, #17
    95c0:	d130      	bne.n	9624 <nwkTxDelayTimerHandler+0x8c>
			restart = true;
    95c2:	230b      	movs	r3, #11
    95c4:	18fb      	adds	r3, r7, r3
    95c6:	2201      	movs	r2, #1
    95c8:	701a      	strb	r2, [r3, #0]

			if (0 == --frame->tx.timeout) {
    95ca:	68fb      	ldr	r3, [r7, #12]
    95cc:	2286      	movs	r2, #134	; 0x86
    95ce:	5c9a      	ldrb	r2, [r3, r2]
    95d0:	2187      	movs	r1, #135	; 0x87
    95d2:	5c5b      	ldrb	r3, [r3, r1]
    95d4:	021b      	lsls	r3, r3, #8
    95d6:	4313      	orrs	r3, r2
    95d8:	b29b      	uxth	r3, r3
    95da:	3b01      	subs	r3, #1
    95dc:	b299      	uxth	r1, r3
    95de:	68fb      	ldr	r3, [r7, #12]
    95e0:	2286      	movs	r2, #134	; 0x86
    95e2:	20ff      	movs	r0, #255	; 0xff
    95e4:	4008      	ands	r0, r1
    95e6:	0005      	movs	r5, r0
    95e8:	5c98      	ldrb	r0, [r3, r2]
    95ea:	2400      	movs	r4, #0
    95ec:	4020      	ands	r0, r4
    95ee:	1c04      	adds	r4, r0, #0
    95f0:	1c28      	adds	r0, r5, #0
    95f2:	4320      	orrs	r0, r4
    95f4:	5498      	strb	r0, [r3, r2]
    95f6:	0a09      	lsrs	r1, r1, #8
    95f8:	b288      	uxth	r0, r1
    95fa:	189b      	adds	r3, r3, r2
    95fc:	785a      	ldrb	r2, [r3, #1]
    95fe:	2100      	movs	r1, #0
    9600:	400a      	ands	r2, r1
    9602:	1c11      	adds	r1, r2, #0
    9604:	1c02      	adds	r2, r0, #0
    9606:	430a      	orrs	r2, r1
    9608:	705a      	strb	r2, [r3, #1]
    960a:	68fb      	ldr	r3, [r7, #12]
    960c:	2286      	movs	r2, #134	; 0x86
    960e:	5c9a      	ldrb	r2, [r3, r2]
    9610:	2187      	movs	r1, #135	; 0x87
    9612:	5c5b      	ldrb	r3, [r3, r1]
    9614:	021b      	lsls	r3, r3, #8
    9616:	4313      	orrs	r3, r2
    9618:	b29b      	uxth	r3, r3
    961a:	2b00      	cmp	r3, #0
    961c:	d102      	bne.n	9624 <nwkTxDelayTimerHandler+0x8c>
				frame->state = NWK_TX_STATE_SEND;
    961e:	68fb      	ldr	r3, [r7, #12]
    9620:	2213      	movs	r2, #19
    9622:	701a      	strb	r2, [r3, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    9624:	68fb      	ldr	r3, [r7, #12]
    9626:	0018      	movs	r0, r3
    9628:	4b09      	ldr	r3, [pc, #36]	; (9650 <nwkTxDelayTimerHandler+0xb8>)
    962a:	4798      	blx	r3
    962c:	0003      	movs	r3, r0
    962e:	60fb      	str	r3, [r7, #12]
    9630:	68fb      	ldr	r3, [r7, #12]
    9632:	2b00      	cmp	r3, #0
    9634:	d1bb      	bne.n	95ae <nwkTxDelayTimerHandler+0x16>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    9636:	230b      	movs	r3, #11
    9638:	18fb      	adds	r3, r7, r3
    963a:	781b      	ldrb	r3, [r3, #0]
    963c:	2b00      	cmp	r3, #0
    963e:	d003      	beq.n	9648 <nwkTxDelayTimerHandler+0xb0>
		SYS_TimerStart(timer);
    9640:	687b      	ldr	r3, [r7, #4]
    9642:	0018      	movs	r0, r3
    9644:	4b03      	ldr	r3, [pc, #12]	; (9654 <nwkTxDelayTimerHandler+0xbc>)
    9646:	4798      	blx	r3
	}
}
    9648:	46c0      	nop			; (mov r8, r8)
    964a:	46bd      	mov	sp, r7
    964c:	b004      	add	sp, #16
    964e:	bdb0      	pop	{r4, r5, r7, pc}
    9650:	00007125 	.word	0x00007125
    9654:	000061b1 	.word	0x000061b1

00009658 <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    9658:	b580      	push	{r7, lr}
    965a:	b082      	sub	sp, #8
    965c:	af00      	add	r7, sp, #0
    965e:	0002      	movs	r2, r0
    9660:	1dfb      	adds	r3, r7, #7
    9662:	701a      	strb	r2, [r3, #0]
	switch (status) {
    9664:	1dfb      	adds	r3, r7, #7
    9666:	781b      	ldrb	r3, [r3, #0]
    9668:	2b01      	cmp	r3, #1
    966a:	d005      	beq.n	9678 <nwkTxConvertPhyStatus+0x20>
    966c:	2b02      	cmp	r3, #2
    966e:	d005      	beq.n	967c <nwkTxConvertPhyStatus+0x24>
    9670:	2b00      	cmp	r3, #0
    9672:	d105      	bne.n	9680 <nwkTxConvertPhyStatus+0x28>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    9674:	2300      	movs	r3, #0
    9676:	e004      	b.n	9682 <nwkTxConvertPhyStatus+0x2a>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    9678:	2320      	movs	r3, #32
    967a:	e002      	b.n	9682 <nwkTxConvertPhyStatus+0x2a>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    967c:	2321      	movs	r3, #33	; 0x21
    967e:	e000      	b.n	9682 <nwkTxConvertPhyStatus+0x2a>

	default:
		return NWK_ERROR_STATUS;
    9680:	2301      	movs	r3, #1
	}
}
    9682:	0018      	movs	r0, r3
    9684:	46bd      	mov	sp, r7
    9686:	b002      	add	sp, #8
    9688:	bd80      	pop	{r7, pc}
    968a:	46c0      	nop			; (mov r8, r8)

0000968c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    968c:	b590      	push	{r4, r7, lr}
    968e:	b083      	sub	sp, #12
    9690:	af00      	add	r7, sp, #0
    9692:	0002      	movs	r2, r0
    9694:	1dfb      	adds	r3, r7, #7
    9696:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    9698:	4b0e      	ldr	r3, [pc, #56]	; (96d4 <PHY_DataConf+0x48>)
    969a:	681c      	ldr	r4, [r3, #0]
    969c:	1dfb      	adds	r3, r7, #7
    969e:	781b      	ldrb	r3, [r3, #0]
    96a0:	0018      	movs	r0, r3
    96a2:	4b0d      	ldr	r3, [pc, #52]	; (96d8 <PHY_DataConf+0x4c>)
    96a4:	4798      	blx	r3
    96a6:	0003      	movs	r3, r0
    96a8:	001a      	movs	r2, r3
    96aa:	2385      	movs	r3, #133	; 0x85
    96ac:	54e2      	strb	r2, [r4, r3]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    96ae:	4b09      	ldr	r3, [pc, #36]	; (96d4 <PHY_DataConf+0x48>)
    96b0:	681b      	ldr	r3, [r3, #0]
    96b2:	2215      	movs	r2, #21
    96b4:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    96b6:	4b07      	ldr	r3, [pc, #28]	; (96d4 <PHY_DataConf+0x48>)
    96b8:	2200      	movs	r2, #0
    96ba:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    96bc:	4b07      	ldr	r3, [pc, #28]	; (96dc <PHY_DataConf+0x50>)
    96be:	2258      	movs	r2, #88	; 0x58
    96c0:	5a9b      	ldrh	r3, [r3, r2]
    96c2:	3b01      	subs	r3, #1
    96c4:	b299      	uxth	r1, r3
    96c6:	4b05      	ldr	r3, [pc, #20]	; (96dc <PHY_DataConf+0x50>)
    96c8:	2258      	movs	r2, #88	; 0x58
    96ca:	5299      	strh	r1, [r3, r2]
}
    96cc:	46c0      	nop			; (mov r8, r8)
    96ce:	46bd      	mov	sp, r7
    96d0:	b003      	add	sp, #12
    96d2:	bd90      	pop	{r4, r7, pc}
    96d4:	20000d18 	.word	0x20000d18
    96d8:	00009659 	.word	0x00009659
    96dc:	20001024 	.word	0x20001024

000096e0 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    96e0:	b580      	push	{r7, lr}
    96e2:	b082      	sub	sp, #8
    96e4:	af00      	add	r7, sp, #0
	NwkFrame_t *frame = NULL;
    96e6:	2300      	movs	r3, #0
    96e8:	607b      	str	r3, [r7, #4]

	while (NULL != (frame = nwkFrameNext(frame))) {
    96ea:	e0a0      	b.n	982e <nwkTxTaskHandler+0x14e>
		switch (frame->state) {
    96ec:	687b      	ldr	r3, [r7, #4]
    96ee:	781b      	ldrb	r3, [r3, #0]
    96f0:	3b10      	subs	r3, #16
    96f2:	2b07      	cmp	r3, #7
    96f4:	d900      	bls.n	96f8 <nwkTxTaskHandler+0x18>
    96f6:	e099      	b.n	982c <nwkTxTaskHandler+0x14c>
    96f8:	009a      	lsls	r2, r3, #2
    96fa:	4b54      	ldr	r3, [pc, #336]	; (984c <nwkTxTaskHandler+0x16c>)
    96fc:	18d3      	adds	r3, r2, r3
    96fe:	681b      	ldr	r3, [r3, #0]
    9700:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    9702:	687b      	ldr	r3, [r7, #4]
    9704:	2101      	movs	r1, #1
    9706:	0018      	movs	r0, r3
    9708:	4b51      	ldr	r3, [pc, #324]	; (9850 <nwkTxTaskHandler+0x170>)
    970a:	4798      	blx	r3
		}
		break;
    970c:	e08f      	b.n	982e <nwkTxTaskHandler+0x14e>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    970e:	687b      	ldr	r3, [r7, #4]
    9710:	2286      	movs	r2, #134	; 0x86
    9712:	5c9a      	ldrb	r2, [r3, r2]
    9714:	2187      	movs	r1, #135	; 0x87
    9716:	5c5b      	ldrb	r3, [r3, r1]
    9718:	021b      	lsls	r3, r3, #8
    971a:	4313      	orrs	r3, r2
    971c:	b29b      	uxth	r3, r3
    971e:	2b00      	cmp	r3, #0
    9720:	d007      	beq.n	9732 <nwkTxTaskHandler+0x52>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    9722:	687b      	ldr	r3, [r7, #4]
    9724:	2211      	movs	r2, #17
    9726:	701a      	strb	r2, [r3, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    9728:	4b4a      	ldr	r3, [pc, #296]	; (9854 <nwkTxTaskHandler+0x174>)
    972a:	0018      	movs	r0, r3
    972c:	4b4a      	ldr	r3, [pc, #296]	; (9858 <nwkTxTaskHandler+0x178>)
    972e:	4798      	blx	r3
    9730:	e07d      	b.n	982e <nwkTxTaskHandler+0x14e>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    9732:	687b      	ldr	r3, [r7, #4]
    9734:	2213      	movs	r2, #19
    9736:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
    9738:	e079      	b.n	982e <nwkTxTaskHandler+0x14e>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    973a:	4b48      	ldr	r3, [pc, #288]	; (985c <nwkTxTaskHandler+0x17c>)
    973c:	681b      	ldr	r3, [r3, #0]
    973e:	2b00      	cmp	r3, #0
    9740:	d000      	beq.n	9744 <nwkTxTaskHandler+0x64>
    9742:	e074      	b.n	982e <nwkTxTaskHandler+0x14e>
				nwkTxPhyActiveFrame = frame;
    9744:	4b45      	ldr	r3, [pc, #276]	; (985c <nwkTxTaskHandler+0x17c>)
    9746:	687a      	ldr	r2, [r7, #4]
    9748:	601a      	str	r2, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    974a:	687b      	ldr	r3, [r7, #4]
    974c:	2214      	movs	r2, #20
    974e:	701a      	strb	r2, [r3, #0]
				PHY_DataReq(&(frame->size));
    9750:	687b      	ldr	r3, [r7, #4]
    9752:	3301      	adds	r3, #1
    9754:	0018      	movs	r0, r3
    9756:	4b42      	ldr	r3, [pc, #264]	; (9860 <nwkTxTaskHandler+0x180>)
    9758:	4798      	blx	r3
				nwkIb.lock++;
    975a:	4b42      	ldr	r3, [pc, #264]	; (9864 <nwkTxTaskHandler+0x184>)
    975c:	2258      	movs	r2, #88	; 0x58
    975e:	5a9b      	ldrh	r3, [r3, r2]
    9760:	3301      	adds	r3, #1
    9762:	b299      	uxth	r1, r3
    9764:	4b3f      	ldr	r3, [pc, #252]	; (9864 <nwkTxTaskHandler+0x184>)
    9766:	2258      	movs	r2, #88	; 0x58
    9768:	5299      	strh	r1, [r3, r2]
			}
		}
		break;
    976a:	e060      	b.n	982e <nwkTxTaskHandler+0x14e>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    976c:	687b      	ldr	r3, [r7, #4]
    976e:	2285      	movs	r2, #133	; 0x85
    9770:	5c9b      	ldrb	r3, [r3, r2]
    9772:	2b00      	cmp	r3, #0
    9774:	d12a      	bne.n	97cc <nwkTxTaskHandler+0xec>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    9776:	687b      	ldr	r3, [r7, #4]
    9778:	7b5a      	ldrb	r2, [r3, #13]
    977a:	7b9b      	ldrb	r3, [r3, #14]
    977c:	021b      	lsls	r3, r3, #8
    977e:	4313      	orrs	r3, r2
    9780:	b29a      	uxth	r2, r3
    9782:	4b38      	ldr	r3, [pc, #224]	; (9864 <nwkTxTaskHandler+0x184>)
    9784:	881b      	ldrh	r3, [r3, #0]
    9786:	429a      	cmp	r2, r3
    9788:	d11c      	bne.n	97c4 <nwkTxTaskHandler+0xe4>
    978a:	687b      	ldr	r3, [r7, #4]
    978c:	7adb      	ldrb	r3, [r3, #11]
    978e:	2201      	movs	r2, #1
    9790:	4013      	ands	r3, r2
    9792:	b2db      	uxtb	r3, r3
    9794:	2b00      	cmp	r3, #0
    9796:	d015      	beq.n	97c4 <nwkTxTaskHandler+0xe4>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    9798:	687b      	ldr	r3, [r7, #4]
    979a:	2216      	movs	r2, #22
    979c:	701a      	strb	r2, [r3, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    979e:	687b      	ldr	r3, [r7, #4]
    97a0:	2286      	movs	r2, #134	; 0x86
    97a2:	5c99      	ldrb	r1, [r3, r2]
    97a4:	2000      	movs	r0, #0
    97a6:	4001      	ands	r1, r0
    97a8:	1c08      	adds	r0, r1, #0
    97aa:	2115      	movs	r1, #21
    97ac:	4301      	orrs	r1, r0
    97ae:	5499      	strb	r1, [r3, r2]
    97b0:	189b      	adds	r3, r3, r2
    97b2:	785a      	ldrb	r2, [r3, #1]
    97b4:	2100      	movs	r1, #0
    97b6:	400a      	ands	r2, r1
    97b8:	705a      	strb	r2, [r3, #1]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    97ba:	4b2b      	ldr	r3, [pc, #172]	; (9868 <nwkTxTaskHandler+0x188>)
    97bc:	0018      	movs	r0, r3
    97be:	4b26      	ldr	r3, [pc, #152]	; (9858 <nwkTxTaskHandler+0x178>)
    97c0:	4798      	blx	r3
    97c2:	e006      	b.n	97d2 <nwkTxTaskHandler+0xf2>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    97c4:	687b      	ldr	r3, [r7, #4]
    97c6:	2217      	movs	r2, #23
    97c8:	701a      	strb	r2, [r3, #0]
    97ca:	e030      	b.n	982e <nwkTxTaskHandler+0x14e>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    97cc:	687b      	ldr	r3, [r7, #4]
    97ce:	2217      	movs	r2, #23
    97d0:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
    97d2:	e02c      	b.n	982e <nwkTxTaskHandler+0x14e>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    97d4:	687b      	ldr	r3, [r7, #4]
    97d6:	0018      	movs	r0, r3
    97d8:	4b24      	ldr	r3, [pc, #144]	; (986c <nwkTxTaskHandler+0x18c>)
    97da:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    97dc:	687b      	ldr	r3, [r7, #4]
    97de:	2289      	movs	r2, #137	; 0x89
    97e0:	5c9a      	ldrb	r2, [r3, r2]
    97e2:	218a      	movs	r1, #138	; 0x8a
    97e4:	5c59      	ldrb	r1, [r3, r1]
    97e6:	0209      	lsls	r1, r1, #8
    97e8:	430a      	orrs	r2, r1
    97ea:	218b      	movs	r1, #139	; 0x8b
    97ec:	5c59      	ldrb	r1, [r3, r1]
    97ee:	0409      	lsls	r1, r1, #16
    97f0:	430a      	orrs	r2, r1
    97f2:	218c      	movs	r1, #140	; 0x8c
    97f4:	5c5b      	ldrb	r3, [r3, r1]
    97f6:	061b      	lsls	r3, r3, #24
    97f8:	4313      	orrs	r3, r2
    97fa:	d104      	bne.n	9806 <nwkTxTaskHandler+0x126>
				nwkFrameFree(frame);
    97fc:	687b      	ldr	r3, [r7, #4]
    97fe:	0018      	movs	r0, r3
    9800:	4b1b      	ldr	r3, [pc, #108]	; (9870 <nwkTxTaskHandler+0x190>)
    9802:	4798      	blx	r3
    9804:	e013      	b.n	982e <nwkTxTaskHandler+0x14e>
			} else {
				frame->tx.confirm(frame);
    9806:	687b      	ldr	r3, [r7, #4]
    9808:	2289      	movs	r2, #137	; 0x89
    980a:	5c9a      	ldrb	r2, [r3, r2]
    980c:	218a      	movs	r1, #138	; 0x8a
    980e:	5c59      	ldrb	r1, [r3, r1]
    9810:	0209      	lsls	r1, r1, #8
    9812:	430a      	orrs	r2, r1
    9814:	218b      	movs	r1, #139	; 0x8b
    9816:	5c59      	ldrb	r1, [r3, r1]
    9818:	0409      	lsls	r1, r1, #16
    981a:	430a      	orrs	r2, r1
    981c:	218c      	movs	r1, #140	; 0x8c
    981e:	5c5b      	ldrb	r3, [r3, r1]
    9820:	061b      	lsls	r3, r3, #24
    9822:	4313      	orrs	r3, r2
    9824:	687a      	ldr	r2, [r7, #4]
    9826:	0010      	movs	r0, r2
    9828:	4798      	blx	r3
			}
		}
		break;
    982a:	e000      	b.n	982e <nwkTxTaskHandler+0x14e>

		default:
			break;
    982c:	46c0      	nop			; (mov r8, r8)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    982e:	687b      	ldr	r3, [r7, #4]
    9830:	0018      	movs	r0, r3
    9832:	4b10      	ldr	r3, [pc, #64]	; (9874 <nwkTxTaskHandler+0x194>)
    9834:	4798      	blx	r3
    9836:	0003      	movs	r3, r0
    9838:	607b      	str	r3, [r7, #4]
    983a:	687b      	ldr	r3, [r7, #4]
    983c:	2b00      	cmp	r3, #0
    983e:	d000      	beq.n	9842 <nwkTxTaskHandler+0x162>
    9840:	e754      	b.n	96ec <nwkTxTaskHandler+0xc>

		default:
			break;
		}
	}
}
    9842:	46c0      	nop			; (mov r8, r8)
    9844:	46bd      	mov	sp, r7
    9846:	b002      	add	sp, #8
    9848:	bd80      	pop	{r7, pc}
    984a:	46c0      	nop			; (mov r8, r8)
    984c:	0000f5b4 	.word	0x0000f5b4
    9850:	00008c8d 	.word	0x00008c8d
    9854:	20000d30 	.word	0x20000d30
    9858:	000061b1 	.word	0x000061b1
    985c:	20000d18 	.word	0x20000d18
    9860:	000066c9 	.word	0x000066c9
    9864:	20001024 	.word	0x20001024
    9868:	20000d1c 	.word	0x20000d1c
    986c:	000074b5 	.word	0x000074b5
    9870:	000070f9 	.word	0x000070f9
    9874:	00007125 	.word	0x00007125

00009878 <tc_register_callback>:
 */
enum status_code tc_register_callback(
		struct tc_module *const module,
		tc_callback_t callback_func,
		const enum tc_callback callback_type)
{
    9878:	b580      	push	{r7, lr}
    987a:	b084      	sub	sp, #16
    987c:	af00      	add	r7, sp, #0
    987e:	60f8      	str	r0, [r7, #12]
    9880:	60b9      	str	r1, [r7, #8]
    9882:	1dfb      	adds	r3, r7, #7
    9884:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    9886:	1dfb      	adds	r3, r7, #7
    9888:	781a      	ldrb	r2, [r3, #0]
    988a:	68fb      	ldr	r3, [r7, #12]
    988c:	3202      	adds	r2, #2
    988e:	0092      	lsls	r2, r2, #2
    9890:	68b9      	ldr	r1, [r7, #8]
    9892:	50d1      	str	r1, [r2, r3]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    9894:	1dfb      	adds	r3, r7, #7
    9896:	781b      	ldrb	r3, [r3, #0]
    9898:	2b02      	cmp	r3, #2
    989a:	d107      	bne.n	98ac <tc_register_callback+0x34>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    989c:	68fb      	ldr	r3, [r7, #12]
    989e:	7e1b      	ldrb	r3, [r3, #24]
    98a0:	2210      	movs	r2, #16
    98a2:	4313      	orrs	r3, r2
    98a4:	b2da      	uxtb	r2, r3
    98a6:	68fb      	ldr	r3, [r7, #12]
    98a8:	761a      	strb	r2, [r3, #24]
    98aa:	e019      	b.n	98e0 <tc_register_callback+0x68>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    98ac:	1dfb      	adds	r3, r7, #7
    98ae:	781b      	ldrb	r3, [r3, #0]
    98b0:	2b03      	cmp	r3, #3
    98b2:	d107      	bne.n	98c4 <tc_register_callback+0x4c>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    98b4:	68fb      	ldr	r3, [r7, #12]
    98b6:	7e1b      	ldrb	r3, [r3, #24]
    98b8:	2220      	movs	r2, #32
    98ba:	4313      	orrs	r3, r2
    98bc:	b2da      	uxtb	r2, r3
    98be:	68fb      	ldr	r3, [r7, #12]
    98c0:	761a      	strb	r2, [r3, #24]
    98c2:	e00d      	b.n	98e0 <tc_register_callback+0x68>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    98c4:	68fb      	ldr	r3, [r7, #12]
    98c6:	7e1b      	ldrb	r3, [r3, #24]
    98c8:	b25a      	sxtb	r2, r3
    98ca:	1dfb      	adds	r3, r7, #7
    98cc:	781b      	ldrb	r3, [r3, #0]
    98ce:	2101      	movs	r1, #1
    98d0:	4099      	lsls	r1, r3
    98d2:	000b      	movs	r3, r1
    98d4:	b25b      	sxtb	r3, r3
    98d6:	4313      	orrs	r3, r2
    98d8:	b25b      	sxtb	r3, r3
    98da:	b2da      	uxtb	r2, r3
    98dc:	68fb      	ldr	r3, [r7, #12]
    98de:	761a      	strb	r2, [r3, #24]
	}
	return STATUS_OK;
    98e0:	2300      	movs	r3, #0
}
    98e2:	0018      	movs	r0, r3
    98e4:	46bd      	mov	sp, r7
    98e6:	b004      	add	sp, #16
    98e8:	bd80      	pop	{r7, pc}
    98ea:	46c0      	nop			; (mov r8, r8)

000098ec <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    98ec:	b580      	push	{r7, lr}
    98ee:	af00      	add	r7, sp, #0
    98f0:	2000      	movs	r0, #0
    98f2:	4b02      	ldr	r3, [pc, #8]	; (98fc <TC3_Handler+0x10>)
    98f4:	4798      	blx	r3
    98f6:	46c0      	nop			; (mov r8, r8)
    98f8:	46bd      	mov	sp, r7
    98fa:	bd80      	pop	{r7, pc}
    98fc:	00009929 	.word	0x00009929

00009900 <TC4_Handler>:
    9900:	b580      	push	{r7, lr}
    9902:	af00      	add	r7, sp, #0
    9904:	2001      	movs	r0, #1
    9906:	4b02      	ldr	r3, [pc, #8]	; (9910 <TC4_Handler+0x10>)
    9908:	4798      	blx	r3
    990a:	46c0      	nop			; (mov r8, r8)
    990c:	46bd      	mov	sp, r7
    990e:	bd80      	pop	{r7, pc}
    9910:	00009929 	.word	0x00009929

00009914 <TC5_Handler>:
    9914:	b580      	push	{r7, lr}
    9916:	af00      	add	r7, sp, #0
    9918:	2002      	movs	r0, #2
    991a:	4b02      	ldr	r3, [pc, #8]	; (9924 <TC5_Handler+0x10>)
    991c:	4798      	blx	r3
    991e:	46c0      	nop			; (mov r8, r8)
    9920:	46bd      	mov	sp, r7
    9922:	bd80      	pop	{r7, pc}
    9924:	00009929 	.word	0x00009929

00009928 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    9928:	b580      	push	{r7, lr}
    992a:	b084      	sub	sp, #16
    992c:	af00      	add	r7, sp, #0
    992e:	0002      	movs	r2, r0
    9930:	1dfb      	adds	r3, r7, #7
    9932:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    9934:	1dfb      	adds	r3, r7, #7
    9936:	781a      	ldrb	r2, [r3, #0]
{
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    9938:	4b28      	ldr	r3, [pc, #160]	; (99dc <_tc_interrupt_handler+0xb4>)
    993a:	0092      	lsls	r2, r2, #2
    993c:	58d3      	ldr	r3, [r2, r3]
    993e:	60fb      	str	r3, [r7, #12]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    9940:	68fb      	ldr	r3, [r7, #12]
    9942:	681b      	ldr	r3, [r3, #0]
    9944:	7b9b      	ldrb	r3, [r3, #14]
    9946:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    9948:	68fa      	ldr	r2, [r7, #12]
    994a:	7e12      	ldrb	r2, [r2, #24]
	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    994c:	4013      	ands	r3, r2
    994e:	b2da      	uxtb	r2, r3
			module->register_callback_mask &
			module->enable_callback_mask;
    9950:	68fb      	ldr	r3, [r7, #12]
    9952:	7e59      	ldrb	r1, [r3, #25]
	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    9954:	230b      	movs	r3, #11
    9956:	18fb      	adds	r3, r7, r3
    9958:	400a      	ands	r2, r1
    995a:	701a      	strb	r2, [r3, #0]
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    995c:	230b      	movs	r3, #11
    995e:	18fb      	adds	r3, r7, r3
    9960:	781b      	ldrb	r3, [r3, #0]
    9962:	2201      	movs	r2, #1
    9964:	4013      	ands	r3, r2
    9966:	d008      	beq.n	997a <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    9968:	68fb      	ldr	r3, [r7, #12]
    996a:	689b      	ldr	r3, [r3, #8]
    996c:	68fa      	ldr	r2, [r7, #12]
    996e:	0010      	movs	r0, r2
    9970:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    9972:	68fb      	ldr	r3, [r7, #12]
    9974:	681b      	ldr	r3, [r3, #0]
    9976:	2201      	movs	r2, #1
    9978:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    997a:	230b      	movs	r3, #11
    997c:	18fb      	adds	r3, r7, r3
    997e:	781b      	ldrb	r3, [r3, #0]
    9980:	2202      	movs	r2, #2
    9982:	4013      	ands	r3, r2
    9984:	d008      	beq.n	9998 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    9986:	68fb      	ldr	r3, [r7, #12]
    9988:	68db      	ldr	r3, [r3, #12]
    998a:	68fa      	ldr	r2, [r7, #12]
    998c:	0010      	movs	r0, r2
    998e:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    9990:	68fb      	ldr	r3, [r7, #12]
    9992:	681b      	ldr	r3, [r3, #0]
    9994:	2202      	movs	r2, #2
    9996:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    9998:	230b      	movs	r3, #11
    999a:	18fb      	adds	r3, r7, r3
    999c:	781b      	ldrb	r3, [r3, #0]
    999e:	2210      	movs	r2, #16
    99a0:	4013      	ands	r3, r2
    99a2:	d008      	beq.n	99b6 <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    99a4:	68fb      	ldr	r3, [r7, #12]
    99a6:	691b      	ldr	r3, [r3, #16]
    99a8:	68fa      	ldr	r2, [r7, #12]
    99aa:	0010      	movs	r0, r2
    99ac:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    99ae:	68fb      	ldr	r3, [r7, #12]
    99b0:	681b      	ldr	r3, [r3, #0]
    99b2:	2210      	movs	r2, #16
    99b4:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    99b6:	230b      	movs	r3, #11
    99b8:	18fb      	adds	r3, r7, r3
    99ba:	781b      	ldrb	r3, [r3, #0]
    99bc:	2220      	movs	r2, #32
    99be:	4013      	ands	r3, r2
    99c0:	d008      	beq.n	99d4 <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    99c2:	68fb      	ldr	r3, [r7, #12]
    99c4:	695b      	ldr	r3, [r3, #20]
    99c6:	68fa      	ldr	r2, [r7, #12]
    99c8:	0010      	movs	r0, r2
    99ca:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    99cc:	68fb      	ldr	r3, [r7, #12]
    99ce:	681b      	ldr	r3, [r3, #0]
    99d0:	2220      	movs	r2, #32
    99d2:	739a      	strb	r2, [r3, #14]
	}
}
    99d4:	46c0      	nop			; (mov r8, r8)
    99d6:	46bd      	mov	sp, r7
    99d8:	b004      	add	sp, #16
    99da:	bd80      	pop	{r7, pc}
    99dc:	20001080 	.word	0x20001080

000099e0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    99e0:	b580      	push	{r7, lr}
    99e2:	b082      	sub	sp, #8
    99e4:	af00      	add	r7, sp, #0
    99e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    99e8:	687b      	ldr	r3, [r7, #4]
    99ea:	2280      	movs	r2, #128	; 0x80
    99ec:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    99ee:	687b      	ldr	r3, [r7, #4]
    99f0:	2200      	movs	r2, #0
    99f2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    99f4:	687b      	ldr	r3, [r7, #4]
    99f6:	2201      	movs	r2, #1
    99f8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    99fa:	687b      	ldr	r3, [r7, #4]
    99fc:	2200      	movs	r2, #0
    99fe:	70da      	strb	r2, [r3, #3]
}
    9a00:	46c0      	nop			; (mov r8, r8)
    9a02:	46bd      	mov	sp, r7
    9a04:	b002      	add	sp, #8
    9a06:	bd80      	pop	{r7, pc}

00009a08 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    9a08:	b580      	push	{r7, lr}
    9a0a:	b084      	sub	sp, #16
    9a0c:	af00      	add	r7, sp, #0
    9a0e:	0002      	movs	r2, r0
    9a10:	1dfb      	adds	r3, r7, #7
    9a12:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    9a14:	230f      	movs	r3, #15
    9a16:	18fb      	adds	r3, r7, r3
    9a18:	1dfa      	adds	r2, r7, #7
    9a1a:	7812      	ldrb	r2, [r2, #0]
    9a1c:	09d2      	lsrs	r2, r2, #7
    9a1e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    9a20:	230e      	movs	r3, #14
    9a22:	18fb      	adds	r3, r7, r3
    9a24:	1dfa      	adds	r2, r7, #7
    9a26:	7812      	ldrb	r2, [r2, #0]
    9a28:	0952      	lsrs	r2, r2, #5
    9a2a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    9a2c:	4b0d      	ldr	r3, [pc, #52]	; (9a64 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    9a2e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    9a30:	230f      	movs	r3, #15
    9a32:	18fb      	adds	r3, r7, r3
    9a34:	781b      	ldrb	r3, [r3, #0]
    9a36:	2b00      	cmp	r3, #0
    9a38:	d10f      	bne.n	9a5a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    9a3a:	230f      	movs	r3, #15
    9a3c:	18fb      	adds	r3, r7, r3
    9a3e:	781b      	ldrb	r3, [r3, #0]
    9a40:	009b      	lsls	r3, r3, #2
    9a42:	2210      	movs	r2, #16
    9a44:	4694      	mov	ip, r2
    9a46:	44bc      	add	ip, r7
    9a48:	4463      	add	r3, ip
    9a4a:	3b08      	subs	r3, #8
    9a4c:	681a      	ldr	r2, [r3, #0]
    9a4e:	230e      	movs	r3, #14
    9a50:	18fb      	adds	r3, r7, r3
    9a52:	781b      	ldrb	r3, [r3, #0]
    9a54:	01db      	lsls	r3, r3, #7
    9a56:	18d3      	adds	r3, r2, r3
    9a58:	e000      	b.n	9a5c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    9a5a:	2300      	movs	r3, #0
	}
}
    9a5c:	0018      	movs	r0, r3
    9a5e:	46bd      	mov	sp, r7
    9a60:	b004      	add	sp, #16
    9a62:	bd80      	pop	{r7, pc}
    9a64:	41004400 	.word	0x41004400

00009a68 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    9a68:	b580      	push	{r7, lr}
    9a6a:	b082      	sub	sp, #8
    9a6c:	af00      	add	r7, sp, #0
    9a6e:	0002      	movs	r2, r0
    9a70:	1dfb      	adds	r3, r7, #7
    9a72:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    9a74:	1dfb      	adds	r3, r7, #7
    9a76:	781b      	ldrb	r3, [r3, #0]
    9a78:	0018      	movs	r0, r3
    9a7a:	4b03      	ldr	r3, [pc, #12]	; (9a88 <port_get_group_from_gpio_pin+0x20>)
    9a7c:	4798      	blx	r3
    9a7e:	0003      	movs	r3, r0
}
    9a80:	0018      	movs	r0, r3
    9a82:	46bd      	mov	sp, r7
    9a84:	b002      	add	sp, #8
    9a86:	bd80      	pop	{r7, pc}
    9a88:	00009a09 	.word	0x00009a09

00009a8c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    9a8c:	b580      	push	{r7, lr}
    9a8e:	b084      	sub	sp, #16
    9a90:	af00      	add	r7, sp, #0
    9a92:	0002      	movs	r2, r0
    9a94:	1dfb      	adds	r3, r7, #7
    9a96:	701a      	strb	r2, [r3, #0]
    9a98:	1dbb      	adds	r3, r7, #6
    9a9a:	1c0a      	adds	r2, r1, #0
    9a9c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    9a9e:	1dfb      	adds	r3, r7, #7
    9aa0:	781b      	ldrb	r3, [r3, #0]
    9aa2:	0018      	movs	r0, r3
    9aa4:	4b0d      	ldr	r3, [pc, #52]	; (9adc <port_pin_set_output_level+0x50>)
    9aa6:	4798      	blx	r3
    9aa8:	0003      	movs	r3, r0
    9aaa:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9aac:	1dfb      	adds	r3, r7, #7
    9aae:	781b      	ldrb	r3, [r3, #0]
    9ab0:	221f      	movs	r2, #31
    9ab2:	4013      	ands	r3, r2
    9ab4:	2201      	movs	r2, #1
    9ab6:	409a      	lsls	r2, r3
    9ab8:	0013      	movs	r3, r2
    9aba:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    9abc:	1dbb      	adds	r3, r7, #6
    9abe:	781b      	ldrb	r3, [r3, #0]
    9ac0:	2b00      	cmp	r3, #0
    9ac2:	d003      	beq.n	9acc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    9ac4:	68fb      	ldr	r3, [r7, #12]
    9ac6:	68ba      	ldr	r2, [r7, #8]
    9ac8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    9aca:	e002      	b.n	9ad2 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9acc:	68fb      	ldr	r3, [r7, #12]
    9ace:	68ba      	ldr	r2, [r7, #8]
    9ad0:	615a      	str	r2, [r3, #20]
	}
}
    9ad2:	46c0      	nop			; (mov r8, r8)
    9ad4:	46bd      	mov	sp, r7
    9ad6:	b004      	add	sp, #16
    9ad8:	bd80      	pop	{r7, pc}
    9ada:	46c0      	nop			; (mov r8, r8)
    9adc:	00009a69 	.word	0x00009a69

00009ae0 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    9ae0:	b580      	push	{r7, lr}
    9ae2:	b082      	sub	sp, #8
    9ae4:	af00      	add	r7, sp, #0
    9ae6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    9ae8:	687b      	ldr	r3, [r7, #4]
    9aea:	2200      	movs	r2, #0
    9aec:	701a      	strb	r2, [r3, #0]
}
    9aee:	46c0      	nop			; (mov r8, r8)
    9af0:	46bd      	mov	sp, r7
    9af2:	b002      	add	sp, #8
    9af4:	bd80      	pop	{r7, pc}
    9af6:	46c0      	nop			; (mov r8, r8)

00009af8 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    9af8:	b580      	push	{r7, lr}
    9afa:	b082      	sub	sp, #8
    9afc:	af00      	add	r7, sp, #0
    9afe:	0002      	movs	r2, r0
    9b00:	6039      	str	r1, [r7, #0]
    9b02:	1dfb      	adds	r3, r7, #7
    9b04:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    9b06:	1dfb      	adds	r3, r7, #7
    9b08:	781b      	ldrb	r3, [r3, #0]
    9b0a:	2b01      	cmp	r3, #1
    9b0c:	d00a      	beq.n	9b24 <system_apb_clock_set_mask+0x2c>
    9b0e:	2b02      	cmp	r3, #2
    9b10:	d00f      	beq.n	9b32 <system_apb_clock_set_mask+0x3a>
    9b12:	2b00      	cmp	r3, #0
    9b14:	d114      	bne.n	9b40 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    9b16:	4b0e      	ldr	r3, [pc, #56]	; (9b50 <system_apb_clock_set_mask+0x58>)
    9b18:	4a0d      	ldr	r2, [pc, #52]	; (9b50 <system_apb_clock_set_mask+0x58>)
    9b1a:	6991      	ldr	r1, [r2, #24]
    9b1c:	683a      	ldr	r2, [r7, #0]
    9b1e:	430a      	orrs	r2, r1
    9b20:	619a      	str	r2, [r3, #24]
			break;
    9b22:	e00f      	b.n	9b44 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    9b24:	4b0a      	ldr	r3, [pc, #40]	; (9b50 <system_apb_clock_set_mask+0x58>)
    9b26:	4a0a      	ldr	r2, [pc, #40]	; (9b50 <system_apb_clock_set_mask+0x58>)
    9b28:	69d1      	ldr	r1, [r2, #28]
    9b2a:	683a      	ldr	r2, [r7, #0]
    9b2c:	430a      	orrs	r2, r1
    9b2e:	61da      	str	r2, [r3, #28]
			break;
    9b30:	e008      	b.n	9b44 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    9b32:	4b07      	ldr	r3, [pc, #28]	; (9b50 <system_apb_clock_set_mask+0x58>)
    9b34:	4a06      	ldr	r2, [pc, #24]	; (9b50 <system_apb_clock_set_mask+0x58>)
    9b36:	6a11      	ldr	r1, [r2, #32]
    9b38:	683a      	ldr	r2, [r7, #0]
    9b3a:	430a      	orrs	r2, r1
    9b3c:	621a      	str	r2, [r3, #32]
			break;
    9b3e:	e001      	b.n	9b44 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    9b40:	2317      	movs	r3, #23
    9b42:	e000      	b.n	9b46 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    9b44:	2300      	movs	r3, #0
}
    9b46:	0018      	movs	r0, r3
    9b48:	46bd      	mov	sp, r7
    9b4a:	b002      	add	sp, #8
    9b4c:	bd80      	pop	{r7, pc}
    9b4e:	46c0      	nop			; (mov r8, r8)
    9b50:	40000400 	.word	0x40000400

00009b54 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    9b54:	b580      	push	{r7, lr}
    9b56:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    9b58:	4b05      	ldr	r3, [pc, #20]	; (9b70 <system_is_debugger_present+0x1c>)
    9b5a:	789b      	ldrb	r3, [r3, #2]
    9b5c:	b2db      	uxtb	r3, r3
    9b5e:	001a      	movs	r2, r3
    9b60:	2302      	movs	r3, #2
    9b62:	4013      	ands	r3, r2
    9b64:	1e5a      	subs	r2, r3, #1
    9b66:	4193      	sbcs	r3, r2
    9b68:	b2db      	uxtb	r3, r3
}
    9b6a:	0018      	movs	r0, r3
    9b6c:	46bd      	mov	sp, r7
    9b6e:	bd80      	pop	{r7, pc}
    9b70:	41002000 	.word	0x41002000

00009b74 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    9b74:	b580      	push	{r7, lr}
    9b76:	b084      	sub	sp, #16
    9b78:	af00      	add	r7, sp, #0
    9b7a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9b7c:	687b      	ldr	r3, [r7, #4]
    9b7e:	681b      	ldr	r3, [r3, #0]
    9b80:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9b82:	68fb      	ldr	r3, [r7, #12]
    9b84:	7e1b      	ldrb	r3, [r3, #24]
    9b86:	b2db      	uxtb	r3, r3
    9b88:	001a      	movs	r2, r3
    9b8a:	2301      	movs	r3, #1
    9b8c:	4013      	ands	r3, r2
    9b8e:	1e5a      	subs	r2, r3, #1
    9b90:	4193      	sbcs	r3, r2
    9b92:	b2db      	uxtb	r3, r3
}
    9b94:	0018      	movs	r0, r3
    9b96:	46bd      	mov	sp, r7
    9b98:	b004      	add	sp, #16
    9b9a:	bd80      	pop	{r7, pc}

00009b9c <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    9b9c:	b580      	push	{r7, lr}
    9b9e:	b084      	sub	sp, #16
    9ba0:	af00      	add	r7, sp, #0
    9ba2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9ba4:	687b      	ldr	r3, [r7, #4]
    9ba6:	681b      	ldr	r3, [r3, #0]
    9ba8:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9baa:	68fb      	ldr	r3, [r7, #12]
    9bac:	7e1b      	ldrb	r3, [r3, #24]
    9bae:	b2db      	uxtb	r3, r3
    9bb0:	001a      	movs	r2, r3
    9bb2:	2304      	movs	r3, #4
    9bb4:	4013      	ands	r3, r2
    9bb6:	1e5a      	subs	r2, r3, #1
    9bb8:	4193      	sbcs	r3, r2
    9bba:	b2db      	uxtb	r3, r3
}
    9bbc:	0018      	movs	r0, r3
    9bbe:	46bd      	mov	sp, r7
    9bc0:	b004      	add	sp, #16
    9bc2:	bd80      	pop	{r7, pc}

00009bc4 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    9bc4:	b580      	push	{r7, lr}
    9bc6:	b084      	sub	sp, #16
    9bc8:	af00      	add	r7, sp, #0
    9bca:	6078      	str	r0, [r7, #4]
    9bcc:	000a      	movs	r2, r1
    9bce:	1cbb      	adds	r3, r7, #2
    9bd0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9bd2:	687b      	ldr	r3, [r7, #4]
    9bd4:	681b      	ldr	r3, [r3, #0]
    9bd6:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9bd8:	687b      	ldr	r3, [r7, #4]
    9bda:	0018      	movs	r0, r3
    9bdc:	4b0a      	ldr	r3, [pc, #40]	; (9c08 <spi_write+0x44>)
    9bde:	4798      	blx	r3
    9be0:	0003      	movs	r3, r0
    9be2:	001a      	movs	r2, r3
    9be4:	2301      	movs	r3, #1
    9be6:	4053      	eors	r3, r2
    9be8:	b2db      	uxtb	r3, r3
    9bea:	2b00      	cmp	r3, #0
    9bec:	d001      	beq.n	9bf2 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    9bee:	2305      	movs	r3, #5
    9bf0:	e006      	b.n	9c00 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9bf2:	1cbb      	adds	r3, r7, #2
    9bf4:	881b      	ldrh	r3, [r3, #0]
    9bf6:	05db      	lsls	r3, r3, #23
    9bf8:	0dda      	lsrs	r2, r3, #23
    9bfa:	68fb      	ldr	r3, [r7, #12]
    9bfc:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    9bfe:	2300      	movs	r3, #0
}
    9c00:	0018      	movs	r0, r3
    9c02:	46bd      	mov	sp, r7
    9c04:	b004      	add	sp, #16
    9c06:	bd80      	pop	{r7, pc}
    9c08:	00009b75 	.word	0x00009b75

00009c0c <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    9c0c:	b580      	push	{r7, lr}
    9c0e:	b084      	sub	sp, #16
    9c10:	af00      	add	r7, sp, #0
    9c12:	6078      	str	r0, [r7, #4]
    9c14:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9c16:	687b      	ldr	r3, [r7, #4]
    9c18:	681b      	ldr	r3, [r3, #0]
    9c1a:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9c1c:	687b      	ldr	r3, [r7, #4]
    9c1e:	0018      	movs	r0, r3
    9c20:	4b1b      	ldr	r3, [pc, #108]	; (9c90 <spi_read+0x84>)
    9c22:	4798      	blx	r3
    9c24:	0003      	movs	r3, r0
    9c26:	001a      	movs	r2, r3
    9c28:	2301      	movs	r3, #1
    9c2a:	4053      	eors	r3, r2
    9c2c:	b2db      	uxtb	r3, r3
    9c2e:	2b00      	cmp	r3, #0
    9c30:	d001      	beq.n	9c36 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    9c32:	2310      	movs	r3, #16
    9c34:	e027      	b.n	9c86 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    9c36:	230f      	movs	r3, #15
    9c38:	18fb      	adds	r3, r7, r3
    9c3a:	2200      	movs	r2, #0
    9c3c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9c3e:	68bb      	ldr	r3, [r7, #8]
    9c40:	8b5b      	ldrh	r3, [r3, #26]
    9c42:	b29b      	uxth	r3, r3
    9c44:	001a      	movs	r2, r3
    9c46:	2304      	movs	r3, #4
    9c48:	4013      	ands	r3, r2
    9c4a:	d006      	beq.n	9c5a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    9c4c:	230f      	movs	r3, #15
    9c4e:	18fb      	adds	r3, r7, r3
    9c50:	221e      	movs	r2, #30
    9c52:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9c54:	68bb      	ldr	r3, [r7, #8]
    9c56:	2204      	movs	r2, #4
    9c58:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9c5a:	687b      	ldr	r3, [r7, #4]
    9c5c:	799b      	ldrb	r3, [r3, #6]
    9c5e:	2b01      	cmp	r3, #1
    9c60:	d108      	bne.n	9c74 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9c62:	68bb      	ldr	r3, [r7, #8]
    9c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9c66:	b29b      	uxth	r3, r3
    9c68:	05db      	lsls	r3, r3, #23
    9c6a:	0ddb      	lsrs	r3, r3, #23
    9c6c:	b29a      	uxth	r2, r3
    9c6e:	683b      	ldr	r3, [r7, #0]
    9c70:	801a      	strh	r2, [r3, #0]
    9c72:	e005      	b.n	9c80 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9c74:	68bb      	ldr	r3, [r7, #8]
    9c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9c78:	b2db      	uxtb	r3, r3
    9c7a:	b29a      	uxth	r2, r3
    9c7c:	683b      	ldr	r3, [r7, #0]
    9c7e:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    9c80:	230f      	movs	r3, #15
    9c82:	18fb      	adds	r3, r7, r3
    9c84:	781b      	ldrb	r3, [r3, #0]
}
    9c86:	0018      	movs	r0, r3
    9c88:	46bd      	mov	sp, r7
    9c8a:	b004      	add	sp, #16
    9c8c:	bd80      	pop	{r7, pc}
    9c8e:	46c0      	nop			; (mov r8, r8)
    9c90:	00009b9d 	.word	0x00009b9d

00009c94 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    9c94:	b590      	push	{r4, r7, lr}
    9c96:	b093      	sub	sp, #76	; 0x4c
    9c98:	af00      	add	r7, sp, #0
    9c9a:	6078      	str	r0, [r7, #4]
    9c9c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9c9e:	687b      	ldr	r3, [r7, #4]
    9ca0:	681b      	ldr	r3, [r3, #0]
    9ca2:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    9ca4:	687b      	ldr	r3, [r7, #4]
    9ca6:	681b      	ldr	r3, [r3, #0]
    9ca8:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    9caa:	231c      	movs	r3, #28
    9cac:	18fb      	adds	r3, r7, r3
    9cae:	0018      	movs	r0, r3
    9cb0:	4b85      	ldr	r3, [pc, #532]	; (9ec8 <_spi_set_config+0x234>)
    9cb2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9cb4:	231c      	movs	r3, #28
    9cb6:	18fb      	adds	r3, r7, r3
    9cb8:	2200      	movs	r2, #0
    9cba:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    9cbc:	683b      	ldr	r3, [r7, #0]
    9cbe:	781b      	ldrb	r3, [r3, #0]
    9cc0:	2b00      	cmp	r3, #0
    9cc2:	d103      	bne.n	9ccc <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    9cc4:	231c      	movs	r3, #28
    9cc6:	18fb      	adds	r3, r7, r3
    9cc8:	2200      	movs	r2, #0
    9cca:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    9ccc:	683b      	ldr	r3, [r7, #0]
    9cce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    9cd0:	230c      	movs	r3, #12
    9cd2:	18fb      	adds	r3, r7, r3
    9cd4:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    9cd6:	683b      	ldr	r3, [r7, #0]
    9cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    9cda:	230c      	movs	r3, #12
    9cdc:	18fb      	adds	r3, r7, r3
    9cde:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    9ce0:	683b      	ldr	r3, [r7, #0]
    9ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    9ce4:	230c      	movs	r3, #12
    9ce6:	18fb      	adds	r3, r7, r3
    9ce8:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    9cea:	683b      	ldr	r3, [r7, #0]
    9cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    9cee:	230c      	movs	r3, #12
    9cf0:	18fb      	adds	r3, r7, r3
    9cf2:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9cf4:	2347      	movs	r3, #71	; 0x47
    9cf6:	18fb      	adds	r3, r7, r3
    9cf8:	2200      	movs	r2, #0
    9cfa:	701a      	strb	r2, [r3, #0]
    9cfc:	e02c      	b.n	9d58 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    9cfe:	2347      	movs	r3, #71	; 0x47
    9d00:	18fb      	adds	r3, r7, r3
    9d02:	781a      	ldrb	r2, [r3, #0]
    9d04:	230c      	movs	r3, #12
    9d06:	18fb      	adds	r3, r7, r3
    9d08:	0092      	lsls	r2, r2, #2
    9d0a:	58d3      	ldr	r3, [r2, r3]
    9d0c:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    9d0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    9d10:	2b00      	cmp	r3, #0
    9d12:	d109      	bne.n	9d28 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    9d14:	2347      	movs	r3, #71	; 0x47
    9d16:	18fb      	adds	r3, r7, r3
    9d18:	781a      	ldrb	r2, [r3, #0]
    9d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    9d1c:	0011      	movs	r1, r2
    9d1e:	0018      	movs	r0, r3
    9d20:	4b6a      	ldr	r3, [pc, #424]	; (9ecc <_spi_set_config+0x238>)
    9d22:	4798      	blx	r3
    9d24:	0003      	movs	r3, r0
    9d26:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    9d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    9d2a:	3301      	adds	r3, #1
    9d2c:	d00d      	beq.n	9d4a <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    9d2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    9d30:	b2da      	uxtb	r2, r3
    9d32:	231c      	movs	r3, #28
    9d34:	18fb      	adds	r3, r7, r3
    9d36:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    9d38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    9d3a:	0c1b      	lsrs	r3, r3, #16
    9d3c:	b2db      	uxtb	r3, r3
    9d3e:	221c      	movs	r2, #28
    9d40:	18ba      	adds	r2, r7, r2
    9d42:	0011      	movs	r1, r2
    9d44:	0018      	movs	r0, r3
    9d46:	4b62      	ldr	r3, [pc, #392]	; (9ed0 <_spi_set_config+0x23c>)
    9d48:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9d4a:	2347      	movs	r3, #71	; 0x47
    9d4c:	18fb      	adds	r3, r7, r3
    9d4e:	781a      	ldrb	r2, [r3, #0]
    9d50:	2347      	movs	r3, #71	; 0x47
    9d52:	18fb      	adds	r3, r7, r3
    9d54:	3201      	adds	r2, #1
    9d56:	701a      	strb	r2, [r3, #0]
    9d58:	2347      	movs	r3, #71	; 0x47
    9d5a:	18fb      	adds	r3, r7, r3
    9d5c:	781b      	ldrb	r3, [r3, #0]
    9d5e:	2b03      	cmp	r3, #3
    9d60:	d9cd      	bls.n	9cfe <_spi_set_config+0x6a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    9d62:	683b      	ldr	r3, [r7, #0]
    9d64:	781a      	ldrb	r2, [r3, #0]
    9d66:	687b      	ldr	r3, [r7, #4]
    9d68:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    9d6a:	683b      	ldr	r3, [r7, #0]
    9d6c:	7c1a      	ldrb	r2, [r3, #16]
    9d6e:	687b      	ldr	r3, [r7, #4]
    9d70:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    9d72:	683b      	ldr	r3, [r7, #0]
    9d74:	7c9a      	ldrb	r2, [r3, #18]
    9d76:	687b      	ldr	r3, [r7, #4]
    9d78:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    9d7a:	683b      	ldr	r3, [r7, #0]
    9d7c:	7d1a      	ldrb	r2, [r3, #20]
    9d7e:	687b      	ldr	r3, [r7, #4]
    9d80:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    9d82:	230a      	movs	r3, #10
    9d84:	18fb      	adds	r3, r7, r3
    9d86:	2200      	movs	r2, #0
    9d88:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    9d8a:	2300      	movs	r3, #0
    9d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    9d8e:	2300      	movs	r3, #0
    9d90:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    9d92:	683b      	ldr	r3, [r7, #0]
    9d94:	781b      	ldrb	r3, [r3, #0]
    9d96:	2b01      	cmp	r3, #1
    9d98:	d129      	bne.n	9dee <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    9d9a:	687b      	ldr	r3, [r7, #4]
    9d9c:	681b      	ldr	r3, [r3, #0]
    9d9e:	0018      	movs	r0, r3
    9da0:	4b4c      	ldr	r3, [pc, #304]	; (9ed4 <_spi_set_config+0x240>)
    9da2:	4798      	blx	r3
    9da4:	0003      	movs	r3, r0
    9da6:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    9da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9daa:	3314      	adds	r3, #20
    9dac:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    9dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    9db0:	b2db      	uxtb	r3, r3
    9db2:	0018      	movs	r0, r3
    9db4:	4b48      	ldr	r3, [pc, #288]	; (9ed8 <_spi_set_config+0x244>)
    9db6:	4798      	blx	r3
    9db8:	0003      	movs	r3, r0
    9dba:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    9dbc:	683b      	ldr	r3, [r7, #0]
    9dbe:	699b      	ldr	r3, [r3, #24]
    9dc0:	2223      	movs	r2, #35	; 0x23
    9dc2:	18bc      	adds	r4, r7, r2
    9dc4:	220a      	movs	r2, #10
    9dc6:	18ba      	adds	r2, r7, r2
    9dc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
    9dca:	0018      	movs	r0, r3
    9dcc:	4b43      	ldr	r3, [pc, #268]	; (9edc <_spi_set_config+0x248>)
    9dce:	4798      	blx	r3
    9dd0:	0003      	movs	r3, r0
    9dd2:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    9dd4:	2323      	movs	r3, #35	; 0x23
    9dd6:	18fb      	adds	r3, r7, r3
    9dd8:	781b      	ldrb	r3, [r3, #0]
    9dda:	2b00      	cmp	r3, #0
    9ddc:	d001      	beq.n	9de2 <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    9dde:	2317      	movs	r3, #23
    9de0:	e06d      	b.n	9ebe <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    9de2:	230a      	movs	r3, #10
    9de4:	18fb      	adds	r3, r7, r3
    9de6:	881b      	ldrh	r3, [r3, #0]
    9de8:	b2da      	uxtb	r2, r3
    9dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9dec:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    9dee:	683b      	ldr	r3, [r7, #0]
    9df0:	781b      	ldrb	r3, [r3, #0]
    9df2:	2b00      	cmp	r3, #0
    9df4:	d11a      	bne.n	9e2c <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    9df6:	683b      	ldr	r3, [r7, #0]
    9df8:	699b      	ldr	r3, [r3, #24]
    9dfa:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    9dfc:	683b      	ldr	r3, [r7, #0]
    9dfe:	8b9b      	ldrh	r3, [r3, #28]
    9e00:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    9e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    9e06:	683a      	ldr	r2, [r7, #0]
    9e08:	7f92      	ldrb	r2, [r2, #30]
    9e0a:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    9e0c:	683a      	ldr	r2, [r7, #0]
    9e0e:	7fd2      	ldrb	r2, [r2, #31]
    9e10:	0412      	lsls	r2, r2, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    9e12:	430a      	orrs	r2, r1

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    9e14:	431a      	orrs	r2, r3
    9e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9e18:	625a      	str	r2, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    9e1a:	683b      	ldr	r3, [r7, #0]
    9e1c:	2220      	movs	r2, #32
    9e1e:	5c9b      	ldrb	r3, [r3, r2]
    9e20:	2b00      	cmp	r3, #0
    9e22:	d003      	beq.n	9e2c <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    9e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9e26:	2240      	movs	r2, #64	; 0x40
    9e28:	4313      	orrs	r3, r2
    9e2a:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    9e2c:	683b      	ldr	r3, [r7, #0]
    9e2e:	685b      	ldr	r3, [r3, #4]
    9e30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    9e32:	4313      	orrs	r3, r2
    9e34:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    9e36:	683b      	ldr	r3, [r7, #0]
    9e38:	689b      	ldr	r3, [r3, #8]
    9e3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    9e3c:	4313      	orrs	r3, r2
    9e3e:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    9e40:	683b      	ldr	r3, [r7, #0]
    9e42:	68db      	ldr	r3, [r3, #12]
    9e44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    9e46:	4313      	orrs	r3, r2
    9e48:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    9e4a:	683b      	ldr	r3, [r7, #0]
    9e4c:	7c1b      	ldrb	r3, [r3, #16]
    9e4e:	001a      	movs	r2, r3
    9e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9e52:	4313      	orrs	r3, r2
    9e54:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    9e56:	683b      	ldr	r3, [r7, #0]
    9e58:	7c5b      	ldrb	r3, [r3, #17]
    9e5a:	2b00      	cmp	r3, #0
    9e5c:	d103      	bne.n	9e66 <_spi_set_config+0x1d2>
    9e5e:	4b20      	ldr	r3, [pc, #128]	; (9ee0 <_spi_set_config+0x24c>)
    9e60:	4798      	blx	r3
    9e62:	1e03      	subs	r3, r0, #0
    9e64:	d003      	beq.n	9e6e <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    9e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9e68:	2280      	movs	r2, #128	; 0x80
    9e6a:	4313      	orrs	r3, r2
    9e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    9e6e:	683b      	ldr	r3, [r7, #0]
    9e70:	7c9b      	ldrb	r3, [r3, #18]
    9e72:	2b00      	cmp	r3, #0
    9e74:	d004      	beq.n	9e80 <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    9e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9e78:	2280      	movs	r2, #128	; 0x80
    9e7a:	0292      	lsls	r2, r2, #10
    9e7c:	4313      	orrs	r3, r2
    9e7e:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    9e80:	683b      	ldr	r3, [r7, #0]
    9e82:	7cdb      	ldrb	r3, [r3, #19]
    9e84:	2b00      	cmp	r3, #0
    9e86:	d004      	beq.n	9e92 <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    9e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9e8a:	2280      	movs	r2, #128	; 0x80
    9e8c:	0092      	lsls	r2, r2, #2
    9e8e:	4313      	orrs	r3, r2
    9e90:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    9e92:	683b      	ldr	r3, [r7, #0]
    9e94:	7d1b      	ldrb	r3, [r3, #20]
    9e96:	2b00      	cmp	r3, #0
    9e98:	d004      	beq.n	9ea4 <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    9e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9e9c:	2280      	movs	r2, #128	; 0x80
    9e9e:	0192      	lsls	r2, r2, #6
    9ea0:	4313      	orrs	r3, r2
    9ea2:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    9ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9ea6:	681a      	ldr	r2, [r3, #0]
    9ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9eaa:	431a      	orrs	r2, r3
    9eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9eae:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    9eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9eb2:	685a      	ldr	r2, [r3, #4]
    9eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9eb6:	431a      	orrs	r2, r3
    9eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    9eba:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    9ebc:	2300      	movs	r3, #0
}
    9ebe:	0018      	movs	r0, r3
    9ec0:	46bd      	mov	sp, r7
    9ec2:	b013      	add	sp, #76	; 0x4c
    9ec4:	bd90      	pop	{r4, r7, pc}
    9ec6:	46c0      	nop			; (mov r8, r8)
    9ec8:	000099e1 	.word	0x000099e1
    9ecc:	000035a9 	.word	0x000035a9
    9ed0:	0000b8b1 	.word	0x0000b8b1
    9ed4:	00003769 	.word	0x00003769
    9ed8:	0000b6e9 	.word	0x0000b6e9
    9edc:	000034a1 	.word	0x000034a1
    9ee0:	00009b55 	.word	0x00009b55

00009ee4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    9ee4:	b590      	push	{r4, r7, lr}
    9ee6:	b08b      	sub	sp, #44	; 0x2c
    9ee8:	af00      	add	r7, sp, #0
    9eea:	60f8      	str	r0, [r7, #12]
    9eec:	60b9      	str	r1, [r7, #8]
    9eee:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    9ef0:	68fb      	ldr	r3, [r7, #12]
    9ef2:	68ba      	ldr	r2, [r7, #8]
    9ef4:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    9ef6:	68fb      	ldr	r3, [r7, #12]
    9ef8:	681b      	ldr	r3, [r3, #0]
    9efa:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    9efc:	6a3b      	ldr	r3, [r7, #32]
    9efe:	681b      	ldr	r3, [r3, #0]
    9f00:	2202      	movs	r2, #2
    9f02:	4013      	ands	r3, r2
    9f04:	d001      	beq.n	9f0a <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    9f06:	231c      	movs	r3, #28
    9f08:	e0a6      	b.n	a058 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    9f0a:	6a3b      	ldr	r3, [r7, #32]
    9f0c:	681b      	ldr	r3, [r3, #0]
    9f0e:	2201      	movs	r2, #1
    9f10:	4013      	ands	r3, r2
    9f12:	d001      	beq.n	9f18 <spi_init+0x34>
		return STATUS_BUSY;
    9f14:	2305      	movs	r3, #5
    9f16:	e09f      	b.n	a058 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    9f18:	68fb      	ldr	r3, [r7, #12]
    9f1a:	681b      	ldr	r3, [r3, #0]
    9f1c:	0018      	movs	r0, r3
    9f1e:	4b50      	ldr	r3, [pc, #320]	; (a060 <spi_init+0x17c>)
    9f20:	4798      	blx	r3
    9f22:	0003      	movs	r3, r0
    9f24:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    9f26:	69fb      	ldr	r3, [r7, #28]
    9f28:	3302      	adds	r3, #2
    9f2a:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    9f2c:	69fb      	ldr	r3, [r7, #28]
    9f2e:	3314      	adds	r3, #20
    9f30:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    9f32:	2201      	movs	r2, #1
    9f34:	69bb      	ldr	r3, [r7, #24]
    9f36:	409a      	lsls	r2, r3
    9f38:	0013      	movs	r3, r2
    9f3a:	0019      	movs	r1, r3
    9f3c:	2002      	movs	r0, #2
    9f3e:	4b49      	ldr	r3, [pc, #292]	; (a064 <spi_init+0x180>)
    9f40:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    9f42:	2310      	movs	r3, #16
    9f44:	18fb      	adds	r3, r7, r3
    9f46:	0018      	movs	r0, r3
    9f48:	4b47      	ldr	r3, [pc, #284]	; (a068 <spi_init+0x184>)
    9f4a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    9f4c:	687b      	ldr	r3, [r7, #4]
    9f4e:	2224      	movs	r2, #36	; 0x24
    9f50:	5c9a      	ldrb	r2, [r3, r2]
    9f52:	2310      	movs	r3, #16
    9f54:	18fb      	adds	r3, r7, r3
    9f56:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    9f58:	697b      	ldr	r3, [r7, #20]
    9f5a:	b2db      	uxtb	r3, r3
    9f5c:	2210      	movs	r2, #16
    9f5e:	18ba      	adds	r2, r7, r2
    9f60:	0011      	movs	r1, r2
    9f62:	0018      	movs	r0, r3
    9f64:	4b41      	ldr	r3, [pc, #260]	; (a06c <spi_init+0x188>)
    9f66:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    9f68:	697b      	ldr	r3, [r7, #20]
    9f6a:	b2db      	uxtb	r3, r3
    9f6c:	0018      	movs	r0, r3
    9f6e:	4b40      	ldr	r3, [pc, #256]	; (a070 <spi_init+0x18c>)
    9f70:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    9f72:	687b      	ldr	r3, [r7, #4]
    9f74:	2224      	movs	r2, #36	; 0x24
    9f76:	5c9b      	ldrb	r3, [r3, r2]
    9f78:	2100      	movs	r1, #0
    9f7a:	0018      	movs	r0, r3
    9f7c:	4b3d      	ldr	r3, [pc, #244]	; (a074 <spi_init+0x190>)
    9f7e:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    9f80:	687b      	ldr	r3, [r7, #4]
    9f82:	781b      	ldrb	r3, [r3, #0]
    9f84:	2b01      	cmp	r3, #1
    9f86:	d105      	bne.n	9f94 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    9f88:	6a3b      	ldr	r3, [r7, #32]
    9f8a:	681b      	ldr	r3, [r3, #0]
    9f8c:	220c      	movs	r2, #12
    9f8e:	431a      	orrs	r2, r3
    9f90:	6a3b      	ldr	r3, [r7, #32]
    9f92:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    9f94:	687b      	ldr	r3, [r7, #4]
    9f96:	781b      	ldrb	r3, [r3, #0]
    9f98:	2b00      	cmp	r3, #0
    9f9a:	d105      	bne.n	9fa8 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    9f9c:	6a3b      	ldr	r3, [r7, #32]
    9f9e:	681b      	ldr	r3, [r3, #0]
    9fa0:	2208      	movs	r2, #8
    9fa2:	431a      	orrs	r2, r3
    9fa4:	6a3b      	ldr	r3, [r7, #32]
    9fa6:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    9fa8:	2327      	movs	r3, #39	; 0x27
    9faa:	18fb      	adds	r3, r7, r3
    9fac:	2200      	movs	r2, #0
    9fae:	701a      	strb	r2, [r3, #0]
    9fb0:	e010      	b.n	9fd4 <spi_init+0xf0>
		module->callback[i]        = NULL;
    9fb2:	2327      	movs	r3, #39	; 0x27
    9fb4:	18fb      	adds	r3, r7, r3
    9fb6:	781b      	ldrb	r3, [r3, #0]
    9fb8:	68fa      	ldr	r2, [r7, #12]
    9fba:	3302      	adds	r3, #2
    9fbc:	009b      	lsls	r3, r3, #2
    9fbe:	18d3      	adds	r3, r2, r3
    9fc0:	3304      	adds	r3, #4
    9fc2:	2200      	movs	r2, #0
    9fc4:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    9fc6:	2327      	movs	r3, #39	; 0x27
    9fc8:	18fb      	adds	r3, r7, r3
    9fca:	781a      	ldrb	r2, [r3, #0]
    9fcc:	2327      	movs	r3, #39	; 0x27
    9fce:	18fb      	adds	r3, r7, r3
    9fd0:	3201      	adds	r2, #1
    9fd2:	701a      	strb	r2, [r3, #0]
    9fd4:	2327      	movs	r3, #39	; 0x27
    9fd6:	18fb      	adds	r3, r7, r3
    9fd8:	781b      	ldrb	r3, [r3, #0]
    9fda:	2b06      	cmp	r3, #6
    9fdc:	d9e9      	bls.n	9fb2 <spi_init+0xce>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    9fde:	68fb      	ldr	r3, [r7, #12]
    9fe0:	2200      	movs	r2, #0
    9fe2:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    9fe4:	68fb      	ldr	r3, [r7, #12]
    9fe6:	2200      	movs	r2, #0
    9fe8:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    9fea:	68fb      	ldr	r3, [r7, #12]
    9fec:	2200      	movs	r2, #0
    9fee:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    9ff0:	68fb      	ldr	r3, [r7, #12]
    9ff2:	2200      	movs	r2, #0
    9ff4:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    9ff6:	68fb      	ldr	r3, [r7, #12]
    9ff8:	2236      	movs	r2, #54	; 0x36
    9ffa:	2100      	movs	r1, #0
    9ffc:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    9ffe:	68fb      	ldr	r3, [r7, #12]
    a000:	2237      	movs	r2, #55	; 0x37
    a002:	2100      	movs	r1, #0
    a004:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    a006:	68fb      	ldr	r3, [r7, #12]
    a008:	2238      	movs	r2, #56	; 0x38
    a00a:	2100      	movs	r1, #0
    a00c:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    a00e:	68fb      	ldr	r3, [r7, #12]
    a010:	2203      	movs	r2, #3
    a012:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    a014:	68fb      	ldr	r3, [r7, #12]
    a016:	2200      	movs	r2, #0
    a018:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    a01a:	68fb      	ldr	r3, [r7, #12]
    a01c:	681b      	ldr	r3, [r3, #0]
    a01e:	2213      	movs	r2, #19
    a020:	18bc      	adds	r4, r7, r2
    a022:	0018      	movs	r0, r3
    a024:	4b0e      	ldr	r3, [pc, #56]	; (a060 <spi_init+0x17c>)
    a026:	4798      	blx	r3
    a028:	0003      	movs	r3, r0
    a02a:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    a02c:	4a12      	ldr	r2, [pc, #72]	; (a078 <spi_init+0x194>)
    a02e:	2313      	movs	r3, #19
    a030:	18fb      	adds	r3, r7, r3
    a032:	781b      	ldrb	r3, [r3, #0]
    a034:	0011      	movs	r1, r2
    a036:	0018      	movs	r0, r3
    a038:	4b10      	ldr	r3, [pc, #64]	; (a07c <spi_init+0x198>)
    a03a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    a03c:	2313      	movs	r3, #19
    a03e:	18fb      	adds	r3, r7, r3
    a040:	781a      	ldrb	r2, [r3, #0]
    a042:	4b0f      	ldr	r3, [pc, #60]	; (a080 <spi_init+0x19c>)
    a044:	0092      	lsls	r2, r2, #2
    a046:	68f9      	ldr	r1, [r7, #12]
    a048:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    a04a:	687a      	ldr	r2, [r7, #4]
    a04c:	68fb      	ldr	r3, [r7, #12]
    a04e:	0011      	movs	r1, r2
    a050:	0018      	movs	r0, r3
    a052:	4b0c      	ldr	r3, [pc, #48]	; (a084 <spi_init+0x1a0>)
    a054:	4798      	blx	r3
    a056:	0003      	movs	r3, r0
}
    a058:	0018      	movs	r0, r3
    a05a:	46bd      	mov	sp, r7
    a05c:	b00b      	add	sp, #44	; 0x2c
    a05e:	bd90      	pop	{r4, r7, pc}
    a060:	00003769 	.word	0x00003769
    a064:	00009af9 	.word	0x00009af9
    a068:	00009ae1 	.word	0x00009ae1
    a06c:	0000b5c5 	.word	0x0000b5c5
    a070:	0000b609 	.word	0x0000b609
    a074:	0000351d 	.word	0x0000351d
    a078:	0000a2d1 	.word	0x0000a2d1
    a07c:	0000a5f1 	.word	0x0000a5f1
    a080:	20001090 	.word	0x20001090
    a084:	00009c95 	.word	0x00009c95

0000a088 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    a088:	b580      	push	{r7, lr}
    a08a:	b086      	sub	sp, #24
    a08c:	af00      	add	r7, sp, #0
    a08e:	60f8      	str	r0, [r7, #12]
    a090:	60b9      	str	r1, [r7, #8]
    a092:	1dfb      	adds	r3, r7, #7
    a094:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    a096:	68fb      	ldr	r3, [r7, #12]
    a098:	795b      	ldrb	r3, [r3, #5]
    a09a:	2b01      	cmp	r3, #1
    a09c:	d001      	beq.n	a0a2 <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    a09e:	2315      	movs	r3, #21
    a0a0:	e05c      	b.n	a15c <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    a0a2:	68fb      	ldr	r3, [r7, #12]
    a0a4:	7a1b      	ldrb	r3, [r3, #8]
    a0a6:	2201      	movs	r2, #1
    a0a8:	4053      	eors	r3, r2
    a0aa:	b2db      	uxtb	r3, r3
    a0ac:	2b00      	cmp	r3, #0
    a0ae:	d054      	beq.n	a15a <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    a0b0:	1dfb      	adds	r3, r7, #7
    a0b2:	781b      	ldrb	r3, [r3, #0]
    a0b4:	2b00      	cmp	r3, #0
    a0b6:	d04a      	beq.n	a14e <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    a0b8:	68bb      	ldr	r3, [r7, #8]
    a0ba:	785b      	ldrb	r3, [r3, #1]
    a0bc:	2b00      	cmp	r3, #0
    a0be:	d03f      	beq.n	a140 <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    a0c0:	68fb      	ldr	r3, [r7, #12]
    a0c2:	0018      	movs	r0, r3
    a0c4:	4b27      	ldr	r3, [pc, #156]	; (a164 <spi_select_slave+0xdc>)
    a0c6:	4798      	blx	r3
    a0c8:	0003      	movs	r3, r0
    a0ca:	001a      	movs	r2, r3
    a0cc:	2301      	movs	r3, #1
    a0ce:	4053      	eors	r3, r2
    a0d0:	b2db      	uxtb	r3, r3
    a0d2:	2b00      	cmp	r3, #0
    a0d4:	d007      	beq.n	a0e6 <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    a0d6:	68bb      	ldr	r3, [r7, #8]
    a0d8:	781b      	ldrb	r3, [r3, #0]
    a0da:	2101      	movs	r1, #1
    a0dc:	0018      	movs	r0, r3
    a0de:	4b22      	ldr	r3, [pc, #136]	; (a168 <spi_select_slave+0xe0>)
    a0e0:	4798      	blx	r3
					return STATUS_BUSY;
    a0e2:	2305      	movs	r3, #5
    a0e4:	e03a      	b.n	a15c <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    a0e6:	68bb      	ldr	r3, [r7, #8]
    a0e8:	781b      	ldrb	r3, [r3, #0]
    a0ea:	2100      	movs	r1, #0
    a0ec:	0018      	movs	r0, r3
    a0ee:	4b1e      	ldr	r3, [pc, #120]	; (a168 <spi_select_slave+0xe0>)
    a0f0:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    a0f2:	68bb      	ldr	r3, [r7, #8]
    a0f4:	789b      	ldrb	r3, [r3, #2]
    a0f6:	b29a      	uxth	r2, r3
    a0f8:	68fb      	ldr	r3, [r7, #12]
    a0fa:	0011      	movs	r1, r2
    a0fc:	0018      	movs	r0, r3
    a0fe:	4b1b      	ldr	r3, [pc, #108]	; (a16c <spi_select_slave+0xe4>)
    a100:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    a102:	68fb      	ldr	r3, [r7, #12]
    a104:	79db      	ldrb	r3, [r3, #7]
    a106:	2201      	movs	r2, #1
    a108:	4053      	eors	r3, r2
    a10a:	b2db      	uxtb	r3, r3
    a10c:	2b00      	cmp	r3, #0
    a10e:	d024      	beq.n	a15a <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    a110:	46c0      	nop			; (mov r8, r8)
    a112:	68fb      	ldr	r3, [r7, #12]
    a114:	0018      	movs	r0, r3
    a116:	4b16      	ldr	r3, [pc, #88]	; (a170 <spi_select_slave+0xe8>)
    a118:	4798      	blx	r3
    a11a:	0003      	movs	r3, r0
    a11c:	001a      	movs	r2, r3
    a11e:	2301      	movs	r3, #1
    a120:	4053      	eors	r3, r2
    a122:	b2db      	uxtb	r3, r3
    a124:	2b00      	cmp	r3, #0
    a126:	d1f4      	bne.n	a112 <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    a128:	2316      	movs	r3, #22
    a12a:	18fb      	adds	r3, r7, r3
    a12c:	2200      	movs	r2, #0
    a12e:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    a130:	2316      	movs	r3, #22
    a132:	18fa      	adds	r2, r7, r3
    a134:	68fb      	ldr	r3, [r7, #12]
    a136:	0011      	movs	r1, r2
    a138:	0018      	movs	r0, r3
    a13a:	4b0e      	ldr	r3, [pc, #56]	; (a174 <spi_select_slave+0xec>)
    a13c:	4798      	blx	r3
    a13e:	e00c      	b.n	a15a <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    a140:	68bb      	ldr	r3, [r7, #8]
    a142:	781b      	ldrb	r3, [r3, #0]
    a144:	2100      	movs	r1, #0
    a146:	0018      	movs	r0, r3
    a148:	4b07      	ldr	r3, [pc, #28]	; (a168 <spi_select_slave+0xe0>)
    a14a:	4798      	blx	r3
    a14c:	e005      	b.n	a15a <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    a14e:	68bb      	ldr	r3, [r7, #8]
    a150:	781b      	ldrb	r3, [r3, #0]
    a152:	2101      	movs	r1, #1
    a154:	0018      	movs	r0, r3
    a156:	4b04      	ldr	r3, [pc, #16]	; (a168 <spi_select_slave+0xe0>)
    a158:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    a15a:	2300      	movs	r3, #0
}
    a15c:	0018      	movs	r0, r3
    a15e:	46bd      	mov	sp, r7
    a160:	b006      	add	sp, #24
    a162:	bd80      	pop	{r7, pc}
    a164:	00009b75 	.word	0x00009b75
    a168:	00009a8d 	.word	0x00009a8d
    a16c:	00009bc5 	.word	0x00009bc5
    a170:	00009b9d 	.word	0x00009b9d
    a174:	00009c0d 	.word	0x00009c0d

0000a178 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    a178:	b580      	push	{r7, lr}
    a17a:	b084      	sub	sp, #16
    a17c:	af00      	add	r7, sp, #0
    a17e:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    a180:	687b      	ldr	r3, [r7, #4]
    a182:	681b      	ldr	r3, [r3, #0]
    a184:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    a186:	687b      	ldr	r3, [r7, #4]
    a188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a18a:	781b      	ldrb	r3, [r3, #0]
    a18c:	b2da      	uxtb	r2, r3
    a18e:	230e      	movs	r3, #14
    a190:	18fb      	adds	r3, r7, r3
    a192:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    a194:	687b      	ldr	r3, [r7, #4]
    a196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a198:	1c5a      	adds	r2, r3, #1
    a19a:	687b      	ldr	r3, [r7, #4]
    a19c:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    a19e:	687b      	ldr	r3, [r7, #4]
    a1a0:	799b      	ldrb	r3, [r3, #6]
    a1a2:	2b01      	cmp	r3, #1
    a1a4:	d113      	bne.n	a1ce <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    a1a6:	687b      	ldr	r3, [r7, #4]
    a1a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a1aa:	781b      	ldrb	r3, [r3, #0]
    a1ac:	b2db      	uxtb	r3, r3
    a1ae:	021b      	lsls	r3, r3, #8
    a1b0:	b21a      	sxth	r2, r3
    a1b2:	230e      	movs	r3, #14
    a1b4:	18fb      	adds	r3, r7, r3
    a1b6:	2100      	movs	r1, #0
    a1b8:	5e5b      	ldrsh	r3, [r3, r1]
    a1ba:	4313      	orrs	r3, r2
    a1bc:	b21a      	sxth	r2, r3
    a1be:	230e      	movs	r3, #14
    a1c0:	18fb      	adds	r3, r7, r3
    a1c2:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    a1c4:	687b      	ldr	r3, [r7, #4]
    a1c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    a1c8:	1c5a      	adds	r2, r3, #1
    a1ca:	687b      	ldr	r3, [r7, #4]
    a1cc:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    a1ce:	230e      	movs	r3, #14
    a1d0:	18fb      	adds	r3, r7, r3
    a1d2:	881b      	ldrh	r3, [r3, #0]
    a1d4:	05db      	lsls	r3, r3, #23
    a1d6:	0dda      	lsrs	r2, r3, #23
    a1d8:	68bb      	ldr	r3, [r7, #8]
    a1da:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    a1dc:	687b      	ldr	r3, [r7, #4]
    a1de:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    a1e0:	b29b      	uxth	r3, r3
    a1e2:	3b01      	subs	r3, #1
    a1e4:	b29a      	uxth	r2, r3
    a1e6:	687b      	ldr	r3, [r7, #4]
    a1e8:	869a      	strh	r2, [r3, #52]	; 0x34
}
    a1ea:	46c0      	nop			; (mov r8, r8)
    a1ec:	46bd      	mov	sp, r7
    a1ee:	b004      	add	sp, #16
    a1f0:	bd80      	pop	{r7, pc}
    a1f2:	46c0      	nop			; (mov r8, r8)

0000a1f4 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    a1f4:	b580      	push	{r7, lr}
    a1f6:	b084      	sub	sp, #16
    a1f8:	af00      	add	r7, sp, #0
    a1fa:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    a1fc:	687b      	ldr	r3, [r7, #4]
    a1fe:	681b      	ldr	r3, [r3, #0]
    a200:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    a202:	4b08      	ldr	r3, [pc, #32]	; (a224 <_spi_write_dummy+0x30>)
    a204:	881b      	ldrh	r3, [r3, #0]
    a206:	001a      	movs	r2, r3
    a208:	68fb      	ldr	r3, [r7, #12]
    a20a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    a20c:	687b      	ldr	r3, [r7, #4]
    a20e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    a210:	b29b      	uxth	r3, r3
    a212:	3b01      	subs	r3, #1
    a214:	b29a      	uxth	r2, r3
    a216:	687b      	ldr	r3, [r7, #4]
    a218:	865a      	strh	r2, [r3, #50]	; 0x32
}
    a21a:	46c0      	nop			; (mov r8, r8)
    a21c:	46bd      	mov	sp, r7
    a21e:	b004      	add	sp, #16
    a220:	bd80      	pop	{r7, pc}
    a222:	46c0      	nop			; (mov r8, r8)
    a224:	2000108c 	.word	0x2000108c

0000a228 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    a228:	b580      	push	{r7, lr}
    a22a:	b084      	sub	sp, #16
    a22c:	af00      	add	r7, sp, #0
    a22e:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    a230:	687b      	ldr	r3, [r7, #4]
    a232:	681b      	ldr	r3, [r3, #0]
    a234:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    a236:	230a      	movs	r3, #10
    a238:	18fb      	adds	r3, r7, r3
    a23a:	2200      	movs	r2, #0
    a23c:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    a23e:	68fb      	ldr	r3, [r7, #12]
    a240:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    a242:	230a      	movs	r3, #10
    a244:	18fb      	adds	r3, r7, r3
    a246:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    a248:	687b      	ldr	r3, [r7, #4]
    a24a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    a24c:	b29b      	uxth	r3, r3
    a24e:	3b01      	subs	r3, #1
    a250:	b29a      	uxth	r2, r3
    a252:	687b      	ldr	r3, [r7, #4]
    a254:	865a      	strh	r2, [r3, #50]	; 0x32
}
    a256:	46c0      	nop			; (mov r8, r8)
    a258:	46bd      	mov	sp, r7
    a25a:	b004      	add	sp, #16
    a25c:	bd80      	pop	{r7, pc}
    a25e:	46c0      	nop			; (mov r8, r8)

0000a260 <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    a260:	b580      	push	{r7, lr}
    a262:	b084      	sub	sp, #16
    a264:	af00      	add	r7, sp, #0
    a266:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    a268:	687b      	ldr	r3, [r7, #4]
    a26a:	681b      	ldr	r3, [r3, #0]
    a26c:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    a26e:	68fb      	ldr	r3, [r7, #12]
    a270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a272:	b29a      	uxth	r2, r3
    a274:	230a      	movs	r3, #10
    a276:	18fb      	adds	r3, r7, r3
    a278:	05d2      	lsls	r2, r2, #23
    a27a:	0dd2      	lsrs	r2, r2, #23
    a27c:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    a27e:	687b      	ldr	r3, [r7, #4]
    a280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a282:	220a      	movs	r2, #10
    a284:	18ba      	adds	r2, r7, r2
    a286:	8812      	ldrh	r2, [r2, #0]
    a288:	b2d2      	uxtb	r2, r2
    a28a:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    a28c:	687b      	ldr	r3, [r7, #4]
    a28e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a290:	1c5a      	adds	r2, r3, #1
    a292:	687b      	ldr	r3, [r7, #4]
    a294:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    a296:	687b      	ldr	r3, [r7, #4]
    a298:	799b      	ldrb	r3, [r3, #6]
    a29a:	2b01      	cmp	r3, #1
    a29c:	d10d      	bne.n	a2ba <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    a29e:	687b      	ldr	r3, [r7, #4]
    a2a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a2a2:	220a      	movs	r2, #10
    a2a4:	18ba      	adds	r2, r7, r2
    a2a6:	8812      	ldrh	r2, [r2, #0]
    a2a8:	0a12      	lsrs	r2, r2, #8
    a2aa:	b292      	uxth	r2, r2
    a2ac:	b2d2      	uxtb	r2, r2
    a2ae:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    a2b0:	687b      	ldr	r3, [r7, #4]
    a2b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a2b4:	1c5a      	adds	r2, r3, #1
    a2b6:	687b      	ldr	r3, [r7, #4]
    a2b8:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    a2ba:	687b      	ldr	r3, [r7, #4]
    a2bc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    a2be:	b29b      	uxth	r3, r3
    a2c0:	3b01      	subs	r3, #1
    a2c2:	b29a      	uxth	r2, r3
    a2c4:	687b      	ldr	r3, [r7, #4]
    a2c6:	861a      	strh	r2, [r3, #48]	; 0x30
}
    a2c8:	46c0      	nop			; (mov r8, r8)
    a2ca:	46bd      	mov	sp, r7
    a2cc:	b004      	add	sp, #16
    a2ce:	bd80      	pop	{r7, pc}

0000a2d0 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    a2d0:	b580      	push	{r7, lr}
    a2d2:	b086      	sub	sp, #24
    a2d4:	af00      	add	r7, sp, #0
    a2d6:	0002      	movs	r2, r0
    a2d8:	1dfb      	adds	r3, r7, #7
    a2da:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    a2dc:	1dfb      	adds	r3, r7, #7
    a2de:	781a      	ldrb	r2, [r3, #0]
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
	/* Get device instance from the look-up table */
	struct spi_module *module
    a2e0:	4bb9      	ldr	r3, [pc, #740]	; (a5c8 <_spi_interrupt_handler+0x2f8>)
    a2e2:	0092      	lsls	r2, r2, #2
    a2e4:	58d3      	ldr	r3, [r2, r3]
    a2e6:	617b      	str	r3, [r7, #20]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    a2e8:	697b      	ldr	r3, [r7, #20]
    a2ea:	681b      	ldr	r3, [r3, #0]
    a2ec:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    a2ee:	697b      	ldr	r3, [r7, #20]
    a2f0:	2237      	movs	r2, #55	; 0x37
    a2f2:	5c9a      	ldrb	r2, [r3, r2]
    a2f4:	697b      	ldr	r3, [r7, #20]
    a2f6:	2136      	movs	r1, #54	; 0x36
    a2f8:	5c59      	ldrb	r1, [r3, r1]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    a2fa:	230f      	movs	r3, #15
    a2fc:	18fb      	adds	r3, r7, r3
    a2fe:	400a      	ands	r2, r1
    a300:	701a      	strb	r2, [r3, #0]
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    a302:	693b      	ldr	r3, [r7, #16]
    a304:	7e1b      	ldrb	r3, [r3, #24]
    a306:	b2da      	uxtb	r2, r3
    a308:	230c      	movs	r3, #12
    a30a:	18fb      	adds	r3, r7, r3
    a30c:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    a30e:	693b      	ldr	r3, [r7, #16]
    a310:	7d9b      	ldrb	r3, [r3, #22]
    a312:	b2db      	uxtb	r3, r3
    a314:	b29a      	uxth	r2, r3
    a316:	230c      	movs	r3, #12
    a318:	18fb      	adds	r3, r7, r3
    a31a:	210c      	movs	r1, #12
    a31c:	1879      	adds	r1, r7, r1
    a31e:	8809      	ldrh	r1, [r1, #0]
    a320:	400a      	ands	r2, r1
    a322:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    a324:	230c      	movs	r3, #12
    a326:	18fb      	adds	r3, r7, r3
    a328:	881b      	ldrh	r3, [r3, #0]
    a32a:	2201      	movs	r2, #1
    a32c:	4013      	ands	r3, r2
    a32e:	d041      	beq.n	a3b4 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    a330:	697b      	ldr	r3, [r7, #20]
    a332:	795b      	ldrb	r3, [r3, #5]
    a334:	2b01      	cmp	r3, #1
    a336:	d110      	bne.n	a35a <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    a338:	697b      	ldr	r3, [r7, #20]
    a33a:	7a5b      	ldrb	r3, [r3, #9]
    a33c:	b2db      	uxtb	r3, r3
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    a33e:	2b00      	cmp	r3, #0
    a340:	d10b      	bne.n	a35a <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    a342:	697b      	ldr	r3, [r7, #20]
    a344:	0018      	movs	r0, r3
    a346:	4ba1      	ldr	r3, [pc, #644]	; (a5cc <_spi_interrupt_handler+0x2fc>)
    a348:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    a34a:	697b      	ldr	r3, [r7, #20]
    a34c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    a34e:	b29b      	uxth	r3, r3
    a350:	2b00      	cmp	r3, #0
    a352:	d102      	bne.n	a35a <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    a354:	693b      	ldr	r3, [r7, #16]
    a356:	2201      	movs	r2, #1
    a358:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    a35a:	697b      	ldr	r3, [r7, #20]
    a35c:	795b      	ldrb	r3, [r3, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    a35e:	2b01      	cmp	r3, #1
    a360:	d104      	bne.n	a36c <_spi_interrupt_handler+0x9c>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    a362:	697b      	ldr	r3, [r7, #20]
    a364:	7a5b      	ldrb	r3, [r3, #9]
    a366:	b2db      	uxtb	r3, r3
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    a368:	2b00      	cmp	r3, #0
    a36a:	d108      	bne.n	a37e <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    a36c:	697b      	ldr	r3, [r7, #20]
    a36e:	795b      	ldrb	r3, [r3, #5]
    a370:	2b00      	cmp	r3, #0
    a372:	d11f      	bne.n	a3b4 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
    a374:	697b      	ldr	r3, [r7, #20]
    a376:	7a5b      	ldrb	r3, [r3, #9]
    a378:	b2db      	uxtb	r3, r3
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    a37a:	2b00      	cmp	r3, #0
    a37c:	d01a      	beq.n	a3b4 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    a37e:	697b      	ldr	r3, [r7, #20]
    a380:	0018      	movs	r0, r3
    a382:	4b93      	ldr	r3, [pc, #588]	; (a5d0 <_spi_interrupt_handler+0x300>)
    a384:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    a386:	697b      	ldr	r3, [r7, #20]
    a388:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    a38a:	b29b      	uxth	r3, r3
    a38c:	2b00      	cmp	r3, #0
    a38e:	d111      	bne.n	a3b4 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    a390:	693b      	ldr	r3, [r7, #16]
    a392:	2201      	movs	r2, #1
    a394:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    a396:	697b      	ldr	r3, [r7, #20]
    a398:	7a5b      	ldrb	r3, [r3, #9]
    a39a:	b2db      	uxtb	r3, r3
    a39c:	2b01      	cmp	r3, #1
    a39e:	d109      	bne.n	a3b4 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
    a3a0:	697b      	ldr	r3, [r7, #20]
    a3a2:	79db      	ldrb	r3, [r3, #7]
    a3a4:	2201      	movs	r2, #1
    a3a6:	4053      	eors	r3, r2
    a3a8:	b2db      	uxtb	r3, r3
			if (module->remaining_tx_buffer_length == 0) {
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;

				if (module->dir == SPI_DIRECTION_WRITE &&
    a3aa:	2b00      	cmp	r3, #0
    a3ac:	d002      	beq.n	a3b4 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    a3ae:	693b      	ldr	r3, [r7, #16]
    a3b0:	2202      	movs	r2, #2
    a3b2:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    a3b4:	230c      	movs	r3, #12
    a3b6:	18fb      	adds	r3, r7, r3
    a3b8:	881b      	ldrh	r3, [r3, #0]
    a3ba:	2204      	movs	r2, #4
    a3bc:	4013      	ands	r3, r2
    a3be:	d100      	bne.n	a3c2 <_spi_interrupt_handler+0xf2>
    a3c0:	e07e      	b.n	a4c0 <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    a3c2:	693b      	ldr	r3, [r7, #16]
    a3c4:	8b5b      	ldrh	r3, [r3, #26]
    a3c6:	b29b      	uxth	r3, r3
    a3c8:	001a      	movs	r2, r3
    a3ca:	2304      	movs	r3, #4
    a3cc:	4013      	ands	r3, r2
    a3ce:	d022      	beq.n	a416 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
    a3d0:	697b      	ldr	r3, [r7, #20]
    a3d2:	7a5b      	ldrb	r3, [r3, #9]
    a3d4:	b2db      	uxtb	r3, r3
    a3d6:	2b01      	cmp	r3, #1
    a3d8:	d014      	beq.n	a404 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    a3da:	697b      	ldr	r3, [r7, #20]
    a3dc:	2238      	movs	r2, #56	; 0x38
    a3de:	211e      	movs	r1, #30
    a3e0:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    a3e2:	697b      	ldr	r3, [r7, #20]
    a3e4:	2203      	movs	r2, #3
    a3e6:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    a3e8:	693b      	ldr	r3, [r7, #16]
    a3ea:	2205      	movs	r2, #5
    a3ec:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    a3ee:	230f      	movs	r3, #15
    a3f0:	18fb      	adds	r3, r7, r3
    a3f2:	781b      	ldrb	r3, [r3, #0]
    a3f4:	2208      	movs	r2, #8
    a3f6:	4013      	ands	r3, r2
    a3f8:	d004      	beq.n	a404 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    a3fa:	697b      	ldr	r3, [r7, #20]
    a3fc:	699b      	ldr	r3, [r3, #24]
    a3fe:	697a      	ldr	r2, [r7, #20]
    a400:	0010      	movs	r0, r2
    a402:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    a404:	693b      	ldr	r3, [r7, #16]
    a406:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    a408:	230a      	movs	r3, #10
    a40a:	18fb      	adds	r3, r7, r3
    a40c:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    a40e:	693b      	ldr	r3, [r7, #16]
    a410:	2204      	movs	r2, #4
    a412:	835a      	strh	r2, [r3, #26]
    a414:	e054      	b.n	a4c0 <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    a416:	697b      	ldr	r3, [r7, #20]
    a418:	7a5b      	ldrb	r3, [r3, #9]
    a41a:	b2db      	uxtb	r3, r3
    a41c:	2b01      	cmp	r3, #1
    a41e:	d11e      	bne.n	a45e <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    a420:	697b      	ldr	r3, [r7, #20]
    a422:	0018      	movs	r0, r3
    a424:	4b6b      	ldr	r3, [pc, #428]	; (a5d4 <_spi_interrupt_handler+0x304>)
    a426:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    a428:	697b      	ldr	r3, [r7, #20]
    a42a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    a42c:	b29b      	uxth	r3, r3
    a42e:	2b00      	cmp	r3, #0
    a430:	d146      	bne.n	a4c0 <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    a432:	693b      	ldr	r3, [r7, #16]
    a434:	2204      	movs	r2, #4
    a436:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    a438:	697b      	ldr	r3, [r7, #20]
    a43a:	2238      	movs	r2, #56	; 0x38
    a43c:	2100      	movs	r1, #0
    a43e:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    a440:	697b      	ldr	r3, [r7, #20]
    a442:	2203      	movs	r2, #3
    a444:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    a446:	230f      	movs	r3, #15
    a448:	18fb      	adds	r3, r7, r3
    a44a:	781b      	ldrb	r3, [r3, #0]
    a44c:	2201      	movs	r2, #1
    a44e:	4013      	ands	r3, r2
    a450:	d036      	beq.n	a4c0 <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    a452:	697b      	ldr	r3, [r7, #20]
    a454:	68db      	ldr	r3, [r3, #12]
    a456:	697a      	ldr	r2, [r7, #20]
    a458:	0010      	movs	r0, r2
    a45a:	4798      	blx	r3
    a45c:	e030      	b.n	a4c0 <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    a45e:	697b      	ldr	r3, [r7, #20]
    a460:	0018      	movs	r0, r3
    a462:	4b5d      	ldr	r3, [pc, #372]	; (a5d8 <_spi_interrupt_handler+0x308>)
    a464:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    a466:	697b      	ldr	r3, [r7, #20]
    a468:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    a46a:	b29b      	uxth	r3, r3
    a46c:	2b00      	cmp	r3, #0
    a46e:	d127      	bne.n	a4c0 <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
    a470:	697b      	ldr	r3, [r7, #20]
    a472:	2238      	movs	r2, #56	; 0x38
    a474:	2100      	movs	r1, #0
    a476:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    a478:	693b      	ldr	r3, [r7, #16]
    a47a:	2204      	movs	r2, #4
    a47c:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    a47e:	697b      	ldr	r3, [r7, #20]
    a480:	7a5b      	ldrb	r3, [r3, #9]
    a482:	b2db      	uxtb	r3, r3
    a484:	2b02      	cmp	r3, #2
    a486:	d10b      	bne.n	a4a0 <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    a488:	230f      	movs	r3, #15
    a48a:	18fb      	adds	r3, r7, r3
    a48c:	781b      	ldrb	r3, [r3, #0]
    a48e:	2204      	movs	r2, #4
    a490:	4013      	ands	r3, r2
    a492:	d015      	beq.n	a4c0 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    a494:	697b      	ldr	r3, [r7, #20]
    a496:	695b      	ldr	r3, [r3, #20]
    a498:	697a      	ldr	r2, [r7, #20]
    a49a:	0010      	movs	r0, r2
    a49c:	4798      	blx	r3
    a49e:	e00f      	b.n	a4c0 <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    a4a0:	697b      	ldr	r3, [r7, #20]
    a4a2:	7a5b      	ldrb	r3, [r3, #9]
    a4a4:	b2db      	uxtb	r3, r3
    a4a6:	2b00      	cmp	r3, #0
    a4a8:	d10a      	bne.n	a4c0 <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    a4aa:	230f      	movs	r3, #15
    a4ac:	18fb      	adds	r3, r7, r3
    a4ae:	781b      	ldrb	r3, [r3, #0]
    a4b0:	2202      	movs	r2, #2
    a4b2:	4013      	ands	r3, r2
    a4b4:	d004      	beq.n	a4c0 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    a4b6:	697b      	ldr	r3, [r7, #20]
    a4b8:	691b      	ldr	r3, [r3, #16]
    a4ba:	697a      	ldr	r2, [r7, #20]
    a4bc:	0010      	movs	r0, r2
    a4be:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    a4c0:	230c      	movs	r3, #12
    a4c2:	18fb      	adds	r3, r7, r3
    a4c4:	881b      	ldrh	r3, [r3, #0]
    a4c6:	2202      	movs	r2, #2
    a4c8:	4013      	ands	r3, r2
    a4ca:	d046      	beq.n	a55a <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    a4cc:	697b      	ldr	r3, [r7, #20]
    a4ce:	795b      	ldrb	r3, [r3, #5]
    a4d0:	2b00      	cmp	r3, #0
    a4d2:	d11d      	bne.n	a510 <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    a4d4:	693b      	ldr	r3, [r7, #16]
    a4d6:	2207      	movs	r2, #7
    a4d8:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    a4da:	693b      	ldr	r3, [r7, #16]
    a4dc:	2202      	movs	r2, #2
    a4de:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    a4e0:	697b      	ldr	r3, [r7, #20]
    a4e2:	2203      	movs	r2, #3
    a4e4:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
    a4e6:	697b      	ldr	r3, [r7, #20]
    a4e8:	2200      	movs	r2, #0
    a4ea:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    a4ec:	697b      	ldr	r3, [r7, #20]
    a4ee:	2200      	movs	r2, #0
    a4f0:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
    a4f2:	697b      	ldr	r3, [r7, #20]
    a4f4:	2238      	movs	r2, #56	; 0x38
    a4f6:	2100      	movs	r1, #0
    a4f8:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
    a4fa:	230f      	movs	r3, #15
    a4fc:	18fb      	adds	r3, r7, r3
    a4fe:	781b      	ldrb	r3, [r3, #0]
    a500:	2210      	movs	r2, #16
    a502:	4013      	ands	r3, r2
    a504:	d004      	beq.n	a510 <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    a506:	697b      	ldr	r3, [r7, #20]
    a508:	69db      	ldr	r3, [r3, #28]
    a50a:	697a      	ldr	r2, [r7, #20]
    a50c:	0010      	movs	r0, r2
    a50e:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    a510:	697b      	ldr	r3, [r7, #20]
    a512:	795b      	ldrb	r3, [r3, #5]
    a514:	2b01      	cmp	r3, #1
    a516:	d120      	bne.n	a55a <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    a518:	697b      	ldr	r3, [r7, #20]
    a51a:	7a5b      	ldrb	r3, [r3, #9]
    a51c:	b2db      	uxtb	r3, r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    a51e:	2b01      	cmp	r3, #1
    a520:	d11b      	bne.n	a55a <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    a522:	697b      	ldr	r3, [r7, #20]
    a524:	79db      	ldrb	r3, [r3, #7]
    a526:	2201      	movs	r2, #1
    a528:	4053      	eors	r3, r2
    a52a:	b2db      	uxtb	r3, r3
    a52c:	2b00      	cmp	r3, #0
    a52e:	d014      	beq.n	a55a <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    a530:	693b      	ldr	r3, [r7, #16]
    a532:	2202      	movs	r2, #2
    a534:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    a536:	697b      	ldr	r3, [r7, #20]
    a538:	2203      	movs	r2, #3
    a53a:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    a53c:	697b      	ldr	r3, [r7, #20]
    a53e:	2238      	movs	r2, #56	; 0x38
    a540:	2100      	movs	r1, #0
    a542:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    a544:	230f      	movs	r3, #15
    a546:	18fb      	adds	r3, r7, r3
    a548:	781b      	ldrb	r3, [r3, #0]
    a54a:	2201      	movs	r2, #1
    a54c:	4013      	ands	r3, r2
    a54e:	d004      	beq.n	a55a <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    a550:	697b      	ldr	r3, [r7, #20]
    a552:	68db      	ldr	r3, [r3, #12]
    a554:	697a      	ldr	r2, [r7, #20]
    a556:	0010      	movs	r0, r2
    a558:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    a55a:	230c      	movs	r3, #12
    a55c:	18fb      	adds	r3, r7, r3
    a55e:	881b      	ldrh	r3, [r3, #0]
    a560:	2208      	movs	r2, #8
    a562:	4013      	ands	r3, r2
    a564:	d014      	beq.n	a590 <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
    a566:	697b      	ldr	r3, [r7, #20]
    a568:	795b      	ldrb	r3, [r3, #5]
    a56a:	2b00      	cmp	r3, #0
    a56c:	d110      	bne.n	a590 <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    a56e:	693b      	ldr	r3, [r7, #16]
    a570:	2208      	movs	r2, #8
    a572:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    a574:	693b      	ldr	r3, [r7, #16]
    a576:	2208      	movs	r2, #8
    a578:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    a57a:	230f      	movs	r3, #15
    a57c:	18fb      	adds	r3, r7, r3
    a57e:	781b      	ldrb	r3, [r3, #0]
    a580:	2220      	movs	r2, #32
    a582:	4013      	ands	r3, r2
    a584:	d004      	beq.n	a590 <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    a586:	697b      	ldr	r3, [r7, #20]
    a588:	6a1b      	ldr	r3, [r3, #32]
    a58a:	697a      	ldr	r2, [r7, #20]
    a58c:	0010      	movs	r0, r2
    a58e:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    a590:	230c      	movs	r3, #12
    a592:	18fb      	adds	r3, r7, r3
    a594:	881b      	ldrh	r3, [r3, #0]
    a596:	2280      	movs	r2, #128	; 0x80
    a598:	4013      	ands	r3, r2
    a59a:	d010      	beq.n	a5be <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    a59c:	693b      	ldr	r3, [r7, #16]
    a59e:	2280      	movs	r2, #128	; 0x80
    a5a0:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    a5a2:	693b      	ldr	r3, [r7, #16]
    a5a4:	2280      	movs	r2, #128	; 0x80
    a5a6:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    a5a8:	230f      	movs	r3, #15
    a5aa:	18fb      	adds	r3, r7, r3
    a5ac:	781b      	ldrb	r3, [r3, #0]
    a5ae:	2240      	movs	r2, #64	; 0x40
    a5b0:	4013      	ands	r3, r2
    a5b2:	d004      	beq.n	a5be <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    a5b4:	697b      	ldr	r3, [r7, #20]
    a5b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    a5b8:	697a      	ldr	r2, [r7, #20]
    a5ba:	0010      	movs	r0, r2
    a5bc:	4798      	blx	r3
		}
	}
#  endif
}
    a5be:	46c0      	nop			; (mov r8, r8)
    a5c0:	46bd      	mov	sp, r7
    a5c2:	b006      	add	sp, #24
    a5c4:	bd80      	pop	{r7, pc}
    a5c6:	46c0      	nop			; (mov r8, r8)
    a5c8:	20001090 	.word	0x20001090
    a5cc:	0000a1f5 	.word	0x0000a1f5
    a5d0:	0000a179 	.word	0x0000a179
    a5d4:	0000a229 	.word	0x0000a229
    a5d8:	0000a261 	.word	0x0000a261

0000a5dc <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    a5dc:	b580      	push	{r7, lr}
    a5de:	b082      	sub	sp, #8
    a5e0:	af00      	add	r7, sp, #0
    a5e2:	0002      	movs	r2, r0
    a5e4:	1dfb      	adds	r3, r7, #7
    a5e6:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    a5e8:	46c0      	nop			; (mov r8, r8)
    a5ea:	46bd      	mov	sp, r7
    a5ec:	b002      	add	sp, #8
    a5ee:	bd80      	pop	{r7, pc}

0000a5f0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    a5f0:	b580      	push	{r7, lr}
    a5f2:	b084      	sub	sp, #16
    a5f4:	af00      	add	r7, sp, #0
    a5f6:	0002      	movs	r2, r0
    a5f8:	6039      	str	r1, [r7, #0]
    a5fa:	1dfb      	adds	r3, r7, #7
    a5fc:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    a5fe:	4b13      	ldr	r3, [pc, #76]	; (a64c <_sercom_set_handler+0x5c>)
    a600:	781b      	ldrb	r3, [r3, #0]
    a602:	2201      	movs	r2, #1
    a604:	4053      	eors	r3, r2
    a606:	b2db      	uxtb	r3, r3
    a608:	2b00      	cmp	r3, #0
    a60a:	d015      	beq.n	a638 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a60c:	2300      	movs	r3, #0
    a60e:	60fb      	str	r3, [r7, #12]
    a610:	e00c      	b.n	a62c <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    a612:	4b0f      	ldr	r3, [pc, #60]	; (a650 <_sercom_set_handler+0x60>)
    a614:	68fa      	ldr	r2, [r7, #12]
    a616:	0092      	lsls	r2, r2, #2
    a618:	490e      	ldr	r1, [pc, #56]	; (a654 <_sercom_set_handler+0x64>)
    a61a:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    a61c:	4b0e      	ldr	r3, [pc, #56]	; (a658 <_sercom_set_handler+0x68>)
    a61e:	68fa      	ldr	r2, [r7, #12]
    a620:	0092      	lsls	r2, r2, #2
    a622:	2100      	movs	r1, #0
    a624:	50d1      	str	r1, [r2, r3]
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a626:	68fb      	ldr	r3, [r7, #12]
    a628:	3301      	adds	r3, #1
    a62a:	60fb      	str	r3, [r7, #12]
    a62c:	68fb      	ldr	r3, [r7, #12]
    a62e:	2b05      	cmp	r3, #5
    a630:	d9ef      	bls.n	a612 <_sercom_set_handler+0x22>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    a632:	4b06      	ldr	r3, [pc, #24]	; (a64c <_sercom_set_handler+0x5c>)
    a634:	2201      	movs	r2, #1
    a636:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    a638:	1dfb      	adds	r3, r7, #7
    a63a:	781a      	ldrb	r2, [r3, #0]
    a63c:	4b04      	ldr	r3, [pc, #16]	; (a650 <_sercom_set_handler+0x60>)
    a63e:	0092      	lsls	r2, r2, #2
    a640:	6839      	ldr	r1, [r7, #0]
    a642:	50d1      	str	r1, [r2, r3]
}
    a644:	46c0      	nop			; (mov r8, r8)
    a646:	46bd      	mov	sp, r7
    a648:	b004      	add	sp, #16
    a64a:	bd80      	pop	{r7, pc}
    a64c:	20000d44 	.word	0x20000d44
    a650:	20000d48 	.word	0x20000d48
    a654:	0000a5dd 	.word	0x0000a5dd
    a658:	20001090 	.word	0x20001090

0000a65c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    a65c:	b590      	push	{r4, r7, lr}
    a65e:	b085      	sub	sp, #20
    a660:	af00      	add	r7, sp, #0
    a662:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    a664:	2308      	movs	r3, #8
    a666:	18fa      	adds	r2, r7, r3
    a668:	4b0c      	ldr	r3, [pc, #48]	; (a69c <_sercom_get_interrupt_vector+0x40>)
    a66a:	0010      	movs	r0, r2
    a66c:	0019      	movs	r1, r3
    a66e:	2306      	movs	r3, #6
    a670:	001a      	movs	r2, r3
    a672:	4b0b      	ldr	r3, [pc, #44]	; (a6a0 <_sercom_get_interrupt_vector+0x44>)
    a674:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    a676:	230f      	movs	r3, #15
    a678:	18fc      	adds	r4, r7, r3
    a67a:	687b      	ldr	r3, [r7, #4]
    a67c:	0018      	movs	r0, r3
    a67e:	4b09      	ldr	r3, [pc, #36]	; (a6a4 <_sercom_get_interrupt_vector+0x48>)
    a680:	4798      	blx	r3
    a682:	0003      	movs	r3, r0
    a684:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    a686:	230f      	movs	r3, #15
    a688:	18fb      	adds	r3, r7, r3
    a68a:	781b      	ldrb	r3, [r3, #0]
    a68c:	2208      	movs	r2, #8
    a68e:	18ba      	adds	r2, r7, r2
    a690:	5cd3      	ldrb	r3, [r2, r3]
    a692:	b25b      	sxtb	r3, r3
}
    a694:	0018      	movs	r0, r3
    a696:	46bd      	mov	sp, r7
    a698:	b005      	add	sp, #20
    a69a:	bd90      	pop	{r4, r7, pc}
    a69c:	0000f5d4 	.word	0x0000f5d4
    a6a0:	0000e491 	.word	0x0000e491
    a6a4:	00003769 	.word	0x00003769

0000a6a8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    a6a8:	b580      	push	{r7, lr}
    a6aa:	af00      	add	r7, sp, #0
    a6ac:	4b03      	ldr	r3, [pc, #12]	; (a6bc <SERCOM0_Handler+0x14>)
    a6ae:	681b      	ldr	r3, [r3, #0]
    a6b0:	2000      	movs	r0, #0
    a6b2:	4798      	blx	r3
    a6b4:	46c0      	nop			; (mov r8, r8)
    a6b6:	46bd      	mov	sp, r7
    a6b8:	bd80      	pop	{r7, pc}
    a6ba:	46c0      	nop			; (mov r8, r8)
    a6bc:	20000d48 	.word	0x20000d48

0000a6c0 <SERCOM1_Handler>:
    a6c0:	b580      	push	{r7, lr}
    a6c2:	af00      	add	r7, sp, #0
    a6c4:	4b03      	ldr	r3, [pc, #12]	; (a6d4 <SERCOM1_Handler+0x14>)
    a6c6:	685b      	ldr	r3, [r3, #4]
    a6c8:	2001      	movs	r0, #1
    a6ca:	4798      	blx	r3
    a6cc:	46c0      	nop			; (mov r8, r8)
    a6ce:	46bd      	mov	sp, r7
    a6d0:	bd80      	pop	{r7, pc}
    a6d2:	46c0      	nop			; (mov r8, r8)
    a6d4:	20000d48 	.word	0x20000d48

0000a6d8 <SERCOM2_Handler>:
    a6d8:	b580      	push	{r7, lr}
    a6da:	af00      	add	r7, sp, #0
    a6dc:	4b03      	ldr	r3, [pc, #12]	; (a6ec <SERCOM2_Handler+0x14>)
    a6de:	689b      	ldr	r3, [r3, #8]
    a6e0:	2002      	movs	r0, #2
    a6e2:	4798      	blx	r3
    a6e4:	46c0      	nop			; (mov r8, r8)
    a6e6:	46bd      	mov	sp, r7
    a6e8:	bd80      	pop	{r7, pc}
    a6ea:	46c0      	nop			; (mov r8, r8)
    a6ec:	20000d48 	.word	0x20000d48

0000a6f0 <SERCOM3_Handler>:
    a6f0:	b580      	push	{r7, lr}
    a6f2:	af00      	add	r7, sp, #0
    a6f4:	4b03      	ldr	r3, [pc, #12]	; (a704 <SERCOM3_Handler+0x14>)
    a6f6:	68db      	ldr	r3, [r3, #12]
    a6f8:	2003      	movs	r0, #3
    a6fa:	4798      	blx	r3
    a6fc:	46c0      	nop			; (mov r8, r8)
    a6fe:	46bd      	mov	sp, r7
    a700:	bd80      	pop	{r7, pc}
    a702:	46c0      	nop			; (mov r8, r8)
    a704:	20000d48 	.word	0x20000d48

0000a708 <SERCOM4_Handler>:
    a708:	b580      	push	{r7, lr}
    a70a:	af00      	add	r7, sp, #0
    a70c:	4b03      	ldr	r3, [pc, #12]	; (a71c <SERCOM4_Handler+0x14>)
    a70e:	691b      	ldr	r3, [r3, #16]
    a710:	2004      	movs	r0, #4
    a712:	4798      	blx	r3
    a714:	46c0      	nop			; (mov r8, r8)
    a716:	46bd      	mov	sp, r7
    a718:	bd80      	pop	{r7, pc}
    a71a:	46c0      	nop			; (mov r8, r8)
    a71c:	20000d48 	.word	0x20000d48

0000a720 <SERCOM5_Handler>:
    a720:	b580      	push	{r7, lr}
    a722:	af00      	add	r7, sp, #0
    a724:	4b03      	ldr	r3, [pc, #12]	; (a734 <SERCOM5_Handler+0x14>)
    a726:	695b      	ldr	r3, [r3, #20]
    a728:	2005      	movs	r0, #5
    a72a:	4798      	blx	r3
    a72c:	46c0      	nop			; (mov r8, r8)
    a72e:	46bd      	mov	sp, r7
    a730:	bd80      	pop	{r7, pc}
    a732:	46c0      	nop			; (mov r8, r8)
    a734:	20000d48 	.word	0x20000d48

0000a738 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    a738:	b580      	push	{r7, lr}
    a73a:	b084      	sub	sp, #16
    a73c:	af00      	add	r7, sp, #0
    a73e:	0002      	movs	r2, r0
    a740:	1dfb      	adds	r3, r7, #7
    a742:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    a744:	230f      	movs	r3, #15
    a746:	18fb      	adds	r3, r7, r3
    a748:	1dfa      	adds	r2, r7, #7
    a74a:	7812      	ldrb	r2, [r2, #0]
    a74c:	0952      	lsrs	r2, r2, #5
    a74e:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    a750:	230f      	movs	r3, #15
    a752:	18fb      	adds	r3, r7, r3
    a754:	781b      	ldrb	r3, [r3, #0]
    a756:	2b00      	cmp	r3, #0
    a758:	d10c      	bne.n	a774 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    a75a:	4b09      	ldr	r3, [pc, #36]	; (a780 <_extint_get_eic_from_channel+0x48>)
    a75c:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    a75e:	230f      	movs	r3, #15
    a760:	18fb      	adds	r3, r7, r3
    a762:	781b      	ldrb	r3, [r3, #0]
    a764:	009b      	lsls	r3, r3, #2
    a766:	2210      	movs	r2, #16
    a768:	4694      	mov	ip, r2
    a76a:	44bc      	add	ip, r7
    a76c:	4463      	add	r3, ip
    a76e:	3b08      	subs	r3, #8
    a770:	681b      	ldr	r3, [r3, #0]
    a772:	e000      	b.n	a776 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    a774:	2300      	movs	r3, #0
	}
}
    a776:	0018      	movs	r0, r3
    a778:	46bd      	mov	sp, r7
    a77a:	b004      	add	sp, #16
    a77c:	bd80      	pop	{r7, pc}
    a77e:	46c0      	nop			; (mov r8, r8)
    a780:	40001800 	.word	0x40001800

0000a784 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    a784:	b580      	push	{r7, lr}
    a786:	b084      	sub	sp, #16
    a788:	af00      	add	r7, sp, #0
    a78a:	0002      	movs	r2, r0
    a78c:	1dfb      	adds	r3, r7, #7
    a78e:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    a790:	1dfb      	adds	r3, r7, #7
    a792:	781b      	ldrb	r3, [r3, #0]
    a794:	0018      	movs	r0, r3
    a796:	4b0b      	ldr	r3, [pc, #44]	; (a7c4 <extint_chan_is_detected+0x40>)
    a798:	4798      	blx	r3
    a79a:	0003      	movs	r3, r0
    a79c:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    a79e:	1dfb      	adds	r3, r7, #7
    a7a0:	781b      	ldrb	r3, [r3, #0]
    a7a2:	221f      	movs	r2, #31
    a7a4:	4013      	ands	r3, r2
    a7a6:	2201      	movs	r2, #1
    a7a8:	409a      	lsls	r2, r3
    a7aa:	0013      	movs	r3, r2
    a7ac:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    a7ae:	68fb      	ldr	r3, [r7, #12]
    a7b0:	691b      	ldr	r3, [r3, #16]
    a7b2:	68ba      	ldr	r2, [r7, #8]
    a7b4:	4013      	ands	r3, r2
    a7b6:	1e5a      	subs	r2, r3, #1
    a7b8:	4193      	sbcs	r3, r2
    a7ba:	b2db      	uxtb	r3, r3
}
    a7bc:	0018      	movs	r0, r3
    a7be:	46bd      	mov	sp, r7
    a7c0:	b004      	add	sp, #16
    a7c2:	bd80      	pop	{r7, pc}
    a7c4:	0000a739 	.word	0x0000a739

0000a7c8 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    a7c8:	b580      	push	{r7, lr}
    a7ca:	b084      	sub	sp, #16
    a7cc:	af00      	add	r7, sp, #0
    a7ce:	0002      	movs	r2, r0
    a7d0:	1dfb      	adds	r3, r7, #7
    a7d2:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    a7d4:	1dfb      	adds	r3, r7, #7
    a7d6:	781b      	ldrb	r3, [r3, #0]
    a7d8:	0018      	movs	r0, r3
    a7da:	4b09      	ldr	r3, [pc, #36]	; (a800 <extint_chan_clear_detected+0x38>)
    a7dc:	4798      	blx	r3
    a7de:	0003      	movs	r3, r0
    a7e0:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    a7e2:	1dfb      	adds	r3, r7, #7
    a7e4:	781b      	ldrb	r3, [r3, #0]
    a7e6:	221f      	movs	r2, #31
    a7e8:	4013      	ands	r3, r2
    a7ea:	2201      	movs	r2, #1
    a7ec:	409a      	lsls	r2, r3
    a7ee:	0013      	movs	r3, r2
    a7f0:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    a7f2:	68fb      	ldr	r3, [r7, #12]
    a7f4:	68ba      	ldr	r2, [r7, #8]
    a7f6:	611a      	str	r2, [r3, #16]
}
    a7f8:	46c0      	nop			; (mov r8, r8)
    a7fa:	46bd      	mov	sp, r7
    a7fc:	b004      	add	sp, #16
    a7fe:	bd80      	pop	{r7, pc}
    a800:	0000a739 	.word	0x0000a739

0000a804 <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
    a804:	b580      	push	{r7, lr}
    a806:	b082      	sub	sp, #8
    a808:	af00      	add	r7, sp, #0
    a80a:	6078      	str	r0, [r7, #4]
    a80c:	0008      	movs	r0, r1
    a80e:	0011      	movs	r1, r2
    a810:	1cfb      	adds	r3, r7, #3
    a812:	1c02      	adds	r2, r0, #0
    a814:	701a      	strb	r2, [r3, #0]
    a816:	1cbb      	adds	r3, r7, #2
    a818:	1c0a      	adds	r2, r1, #0
    a81a:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    a81c:	1cbb      	adds	r3, r7, #2
    a81e:	781b      	ldrb	r3, [r3, #0]
    a820:	2b00      	cmp	r3, #0
    a822:	d001      	beq.n	a828 <extint_register_callback+0x24>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    a824:	2317      	movs	r3, #23
    a826:	e019      	b.n	a85c <extint_register_callback+0x58>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    a828:	1cfb      	adds	r3, r7, #3
    a82a:	781a      	ldrb	r2, [r3, #0]
    a82c:	4b0d      	ldr	r3, [pc, #52]	; (a864 <extint_register_callback+0x60>)
    a82e:	0092      	lsls	r2, r2, #2
    a830:	58d3      	ldr	r3, [r2, r3]
    a832:	2b00      	cmp	r3, #0
    a834:	d107      	bne.n	a846 <extint_register_callback+0x42>
		_extint_dev.callbacks[channel] = callback;
    a836:	1cfb      	adds	r3, r7, #3
    a838:	781a      	ldrb	r2, [r3, #0]
    a83a:	4b0a      	ldr	r3, [pc, #40]	; (a864 <extint_register_callback+0x60>)
    a83c:	0092      	lsls	r2, r2, #2
    a83e:	6879      	ldr	r1, [r7, #4]
    a840:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    a842:	2300      	movs	r3, #0
    a844:	e00a      	b.n	a85c <extint_register_callback+0x58>
	} else if (_extint_dev.callbacks[channel] == callback) {
    a846:	1cfb      	adds	r3, r7, #3
    a848:	781a      	ldrb	r2, [r3, #0]
    a84a:	4b06      	ldr	r3, [pc, #24]	; (a864 <extint_register_callback+0x60>)
    a84c:	0092      	lsls	r2, r2, #2
    a84e:	58d2      	ldr	r2, [r2, r3]
    a850:	687b      	ldr	r3, [r7, #4]
    a852:	429a      	cmp	r2, r3
    a854:	d101      	bne.n	a85a <extint_register_callback+0x56>
		return STATUS_OK;
    a856:	2300      	movs	r3, #0
    a858:	e000      	b.n	a85c <extint_register_callback+0x58>
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    a85a:	231d      	movs	r3, #29
}
    a85c:	0018      	movs	r0, r3
    a85e:	46bd      	mov	sp, r7
    a860:	b002      	add	sp, #8
    a862:	bd80      	pop	{r7, pc}
    a864:	20000f10 	.word	0x20000f10

0000a868 <extint_chan_enable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    a868:	b580      	push	{r7, lr}
    a86a:	b084      	sub	sp, #16
    a86c:	af00      	add	r7, sp, #0
    a86e:	0002      	movs	r2, r0
    a870:	1dfb      	adds	r3, r7, #7
    a872:	701a      	strb	r2, [r3, #0]
    a874:	1dbb      	adds	r3, r7, #6
    a876:	1c0a      	adds	r2, r1, #0
    a878:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    a87a:	1dbb      	adds	r3, r7, #6
    a87c:	781b      	ldrb	r3, [r3, #0]
    a87e:	2b00      	cmp	r3, #0
    a880:	d10e      	bne.n	a8a0 <extint_chan_enable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    a882:	1dfb      	adds	r3, r7, #7
    a884:	781b      	ldrb	r3, [r3, #0]
    a886:	0018      	movs	r0, r3
    a888:	4b08      	ldr	r3, [pc, #32]	; (a8ac <extint_chan_enable_callback+0x44>)
    a88a:	4798      	blx	r3
    a88c:	0003      	movs	r3, r0
    a88e:	60fb      	str	r3, [r7, #12]

		eic->INTENSET.reg = (1UL << channel);
    a890:	1dfb      	adds	r3, r7, #7
    a892:	781b      	ldrb	r3, [r3, #0]
    a894:	2201      	movs	r2, #1
    a896:	409a      	lsls	r2, r3
    a898:	68fb      	ldr	r3, [r7, #12]
    a89a:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a89c:	2300      	movs	r3, #0
    a89e:	e000      	b.n	a8a2 <extint_chan_enable_callback+0x3a>

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    a8a0:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    a8a2:	0018      	movs	r0, r3
    a8a4:	46bd      	mov	sp, r7
    a8a6:	b004      	add	sp, #16
    a8a8:	bd80      	pop	{r7, pc}
    a8aa:	46c0      	nop			; (mov r8, r8)
    a8ac:	0000a739 	.word	0x0000a739

0000a8b0 <extint_chan_disable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    a8b0:	b580      	push	{r7, lr}
    a8b2:	b084      	sub	sp, #16
    a8b4:	af00      	add	r7, sp, #0
    a8b6:	0002      	movs	r2, r0
    a8b8:	1dfb      	adds	r3, r7, #7
    a8ba:	701a      	strb	r2, [r3, #0]
    a8bc:	1dbb      	adds	r3, r7, #6
    a8be:	1c0a      	adds	r2, r1, #0
    a8c0:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    a8c2:	1dbb      	adds	r3, r7, #6
    a8c4:	781b      	ldrb	r3, [r3, #0]
    a8c6:	2b00      	cmp	r3, #0
    a8c8:	d10e      	bne.n	a8e8 <extint_chan_disable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    a8ca:	1dfb      	adds	r3, r7, #7
    a8cc:	781b      	ldrb	r3, [r3, #0]
    a8ce:	0018      	movs	r0, r3
    a8d0:	4b08      	ldr	r3, [pc, #32]	; (a8f4 <extint_chan_disable_callback+0x44>)
    a8d2:	4798      	blx	r3
    a8d4:	0003      	movs	r3, r0
    a8d6:	60fb      	str	r3, [r7, #12]

		eic->INTENCLR.reg = (1UL << channel);
    a8d8:	1dfb      	adds	r3, r7, #7
    a8da:	781b      	ldrb	r3, [r3, #0]
    a8dc:	2201      	movs	r2, #1
    a8de:	409a      	lsls	r2, r3
    a8e0:	68fb      	ldr	r3, [r7, #12]
    a8e2:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a8e4:	2300      	movs	r3, #0
    a8e6:	e000      	b.n	a8ea <extint_chan_disable_callback+0x3a>

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    a8e8:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    a8ea:	0018      	movs	r0, r3
    a8ec:	46bd      	mov	sp, r7
    a8ee:	b004      	add	sp, #16
    a8f0:	bd80      	pop	{r7, pc}
    a8f2:	46c0      	nop			; (mov r8, r8)
    a8f4:	0000a739 	.word	0x0000a739

0000a8f8 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    a8f8:	b580      	push	{r7, lr}
    a8fa:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    a8fc:	4b15      	ldr	r3, [pc, #84]	; (a954 <EIC_Handler+0x5c>)
    a8fe:	2200      	movs	r2, #0
    a900:	701a      	strb	r2, [r3, #0]
    a902:	e020      	b.n	a946 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    a904:	4b13      	ldr	r3, [pc, #76]	; (a954 <EIC_Handler+0x5c>)
    a906:	781b      	ldrb	r3, [r3, #0]
    a908:	0018      	movs	r0, r3
    a90a:	4b13      	ldr	r3, [pc, #76]	; (a958 <EIC_Handler+0x60>)
    a90c:	4798      	blx	r3
    a90e:	1e03      	subs	r3, r0, #0
    a910:	d013      	beq.n	a93a <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    a912:	4b10      	ldr	r3, [pc, #64]	; (a954 <EIC_Handler+0x5c>)
    a914:	781b      	ldrb	r3, [r3, #0]
    a916:	0018      	movs	r0, r3
    a918:	4b10      	ldr	r3, [pc, #64]	; (a95c <EIC_Handler+0x64>)
    a91a:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    a91c:	4b0d      	ldr	r3, [pc, #52]	; (a954 <EIC_Handler+0x5c>)
    a91e:	781b      	ldrb	r3, [r3, #0]
    a920:	001a      	movs	r2, r3
    a922:	4b0f      	ldr	r3, [pc, #60]	; (a960 <EIC_Handler+0x68>)
    a924:	0092      	lsls	r2, r2, #2
    a926:	58d3      	ldr	r3, [r2, r3]
    a928:	2b00      	cmp	r3, #0
    a92a:	d006      	beq.n	a93a <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    a92c:	4b09      	ldr	r3, [pc, #36]	; (a954 <EIC_Handler+0x5c>)
    a92e:	781b      	ldrb	r3, [r3, #0]
    a930:	001a      	movs	r2, r3
    a932:	4b0b      	ldr	r3, [pc, #44]	; (a960 <EIC_Handler+0x68>)
    a934:	0092      	lsls	r2, r2, #2
    a936:	58d3      	ldr	r3, [r2, r3]
    a938:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    a93a:	4b06      	ldr	r3, [pc, #24]	; (a954 <EIC_Handler+0x5c>)
    a93c:	781b      	ldrb	r3, [r3, #0]
    a93e:	3301      	adds	r3, #1
    a940:	b2da      	uxtb	r2, r3
    a942:	4b04      	ldr	r3, [pc, #16]	; (a954 <EIC_Handler+0x5c>)
    a944:	701a      	strb	r2, [r3, #0]
    a946:	4b03      	ldr	r3, [pc, #12]	; (a954 <EIC_Handler+0x5c>)
    a948:	781b      	ldrb	r3, [r3, #0]
    a94a:	2b0f      	cmp	r3, #15
    a94c:	d9da      	bls.n	a904 <EIC_Handler+0xc>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    a94e:	46c0      	nop			; (mov r8, r8)
    a950:	46bd      	mov	sp, r7
    a952:	bd80      	pop	{r7, pc}
    a954:	200010a8 	.word	0x200010a8
    a958:	0000a785 	.word	0x0000a785
    a95c:	0000a7c9 	.word	0x0000a7c9
    a960:	20000f10 	.word	0x20000f10

0000a964 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
    a964:	b580      	push	{r7, lr}
    a966:	b082      	sub	sp, #8
    a968:	af00      	add	r7, sp, #0
    a96a:	6078      	str	r0, [r7, #4]
	if (n > 0) {
    a96c:	687b      	ldr	r3, [r7, #4]
    a96e:	2b00      	cmp	r3, #0
    a970:	d00c      	beq.n	a98c <delay_cycles+0x28>
		SysTick->LOAD = n;
    a972:	4b08      	ldr	r3, [pc, #32]	; (a994 <delay_cycles+0x30>)
    a974:	687a      	ldr	r2, [r7, #4]
    a976:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
    a978:	4b06      	ldr	r3, [pc, #24]	; (a994 <delay_cycles+0x30>)
    a97a:	2200      	movs	r2, #0
    a97c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    a97e:	46c0      	nop			; (mov r8, r8)
    a980:	4b04      	ldr	r3, [pc, #16]	; (a994 <delay_cycles+0x30>)
    a982:	681a      	ldr	r2, [r3, #0]
    a984:	2380      	movs	r3, #128	; 0x80
    a986:	025b      	lsls	r3, r3, #9
    a988:	4013      	ands	r3, r2
    a98a:	d0f9      	beq.n	a980 <delay_cycles+0x1c>
		};
	}
}
    a98c:	46c0      	nop			; (mov r8, r8)
    a98e:	46bd      	mov	sp, r7
    a990:	b002      	add	sp, #8
    a992:	bd80      	pop	{r7, pc}
    a994:	e000e010 	.word	0xe000e010

0000a998 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    a998:	b580      	push	{r7, lr}
    a99a:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
    a99c:	2000      	movs	r0, #0
    a99e:	4b0f      	ldr	r3, [pc, #60]	; (a9dc <delay_init+0x44>)
    a9a0:	4798      	blx	r3
    a9a2:	0002      	movs	r2, r0
    a9a4:	4b0e      	ldr	r3, [pc, #56]	; (a9e0 <delay_init+0x48>)
    a9a6:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
    a9a8:	4b0d      	ldr	r3, [pc, #52]	; (a9e0 <delay_init+0x48>)
    a9aa:	6818      	ldr	r0, [r3, #0]
    a9ac:	4b0d      	ldr	r3, [pc, #52]	; (a9e4 <delay_init+0x4c>)
    a9ae:	22fa      	movs	r2, #250	; 0xfa
    a9b0:	0091      	lsls	r1, r2, #2
    a9b2:	4798      	blx	r3
    a9b4:	0003      	movs	r3, r0
    a9b6:	001a      	movs	r2, r3
    a9b8:	4b09      	ldr	r3, [pc, #36]	; (a9e0 <delay_init+0x48>)
    a9ba:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    a9bc:	4b08      	ldr	r3, [pc, #32]	; (a9e0 <delay_init+0x48>)
    a9be:	6818      	ldr	r0, [r3, #0]
    a9c0:	4b08      	ldr	r3, [pc, #32]	; (a9e4 <delay_init+0x4c>)
    a9c2:	22fa      	movs	r2, #250	; 0xfa
    a9c4:	0091      	lsls	r1, r2, #2
    a9c6:	4798      	blx	r3
    a9c8:	0003      	movs	r3, r0
    a9ca:	001a      	movs	r2, r3
    a9cc:	4b06      	ldr	r3, [pc, #24]	; (a9e8 <delay_init+0x50>)
    a9ce:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    a9d0:	4b06      	ldr	r3, [pc, #24]	; (a9ec <delay_init+0x54>)
    a9d2:	2205      	movs	r2, #5
    a9d4:	601a      	str	r2, [r3, #0]
}
    a9d6:	46c0      	nop			; (mov r8, r8)
    a9d8:	46bd      	mov	sp, r7
    a9da:	bd80      	pop	{r7, pc}
    a9dc:	0000b4ed 	.word	0x0000b4ed
    a9e0:	2000001c 	.word	0x2000001c
    a9e4:	0000bc45 	.word	0x0000bc45
    a9e8:	20000020 	.word	0x20000020
    a9ec:	e000e010 	.word	0xe000e010

0000a9f0 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    a9f0:	b580      	push	{r7, lr}
    a9f2:	b082      	sub	sp, #8
    a9f4:	af00      	add	r7, sp, #0
    a9f6:	6078      	str	r0, [r7, #4]
	while (n--) {
    a9f8:	e004      	b.n	aa04 <delay_cycles_us+0x14>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    a9fa:	4b07      	ldr	r3, [pc, #28]	; (aa18 <delay_cycles_us+0x28>)
    a9fc:	681b      	ldr	r3, [r3, #0]
    a9fe:	0018      	movs	r0, r3
    aa00:	4b06      	ldr	r3, [pc, #24]	; (aa1c <delay_cycles_us+0x2c>)
    aa02:	4798      	blx	r3
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    aa04:	687b      	ldr	r3, [r7, #4]
    aa06:	1e5a      	subs	r2, r3, #1
    aa08:	607a      	str	r2, [r7, #4]
    aa0a:	2b00      	cmp	r3, #0
    aa0c:	d1f5      	bne.n	a9fa <delay_cycles_us+0xa>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    aa0e:	46c0      	nop			; (mov r8, r8)
    aa10:	46bd      	mov	sp, r7
    aa12:	b002      	add	sp, #8
    aa14:	bd80      	pop	{r7, pc}
    aa16:	46c0      	nop			; (mov r8, r8)
    aa18:	20000020 	.word	0x20000020
    aa1c:	0000a965 	.word	0x0000a965

0000aa20 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    aa20:	b580      	push	{r7, lr}
    aa22:	b082      	sub	sp, #8
    aa24:	af00      	add	r7, sp, #0
    aa26:	6078      	str	r0, [r7, #4]
	while (n--) {
    aa28:	e004      	b.n	aa34 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    aa2a:	4b07      	ldr	r3, [pc, #28]	; (aa48 <delay_cycles_ms+0x28>)
    aa2c:	681b      	ldr	r3, [r3, #0]
    aa2e:	0018      	movs	r0, r3
    aa30:	4b06      	ldr	r3, [pc, #24]	; (aa4c <delay_cycles_ms+0x2c>)
    aa32:	4798      	blx	r3
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    aa34:	687b      	ldr	r3, [r7, #4]
    aa36:	1e5a      	subs	r2, r3, #1
    aa38:	607a      	str	r2, [r7, #4]
    aa3a:	2b00      	cmp	r3, #0
    aa3c:	d1f5      	bne.n	aa2a <delay_cycles_ms+0xa>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    aa3e:	46c0      	nop			; (mov r8, r8)
    aa40:	46bd      	mov	sp, r7
    aa42:	b002      	add	sp, #8
    aa44:	bd80      	pop	{r7, pc}
    aa46:	46c0      	nop			; (mov r8, r8)
    aa48:	2000001c 	.word	0x2000001c
    aa4c:	0000a965 	.word	0x0000a965

0000aa50 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    aa50:	b580      	push	{r7, lr}
    aa52:	b082      	sub	sp, #8
    aa54:	af00      	add	r7, sp, #0
    aa56:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    aa58:	687b      	ldr	r3, [r7, #4]
    aa5a:	2280      	movs	r2, #128	; 0x80
    aa5c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    aa5e:	687b      	ldr	r3, [r7, #4]
    aa60:	2200      	movs	r2, #0
    aa62:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    aa64:	687b      	ldr	r3, [r7, #4]
    aa66:	2201      	movs	r2, #1
    aa68:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    aa6a:	687b      	ldr	r3, [r7, #4]
    aa6c:	2200      	movs	r2, #0
    aa6e:	70da      	strb	r2, [r3, #3]
}
    aa70:	46c0      	nop			; (mov r8, r8)
    aa72:	46bd      	mov	sp, r7
    aa74:	b002      	add	sp, #8
    aa76:	bd80      	pop	{r7, pc}

0000aa78 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    aa78:	b580      	push	{r7, lr}
    aa7a:	b084      	sub	sp, #16
    aa7c:	af00      	add	r7, sp, #0
    aa7e:	0002      	movs	r2, r0
    aa80:	6039      	str	r1, [r7, #0]
    aa82:	1dfb      	adds	r3, r7, #7
    aa84:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    aa86:	230c      	movs	r3, #12
    aa88:	18fb      	adds	r3, r7, r3
    aa8a:	0018      	movs	r0, r3
    aa8c:	4b10      	ldr	r3, [pc, #64]	; (aad0 <port_pin_set_config+0x58>)
    aa8e:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    aa90:	230c      	movs	r3, #12
    aa92:	18fb      	adds	r3, r7, r3
    aa94:	2280      	movs	r2, #128	; 0x80
    aa96:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    aa98:	683b      	ldr	r3, [r7, #0]
    aa9a:	781a      	ldrb	r2, [r3, #0]
    aa9c:	230c      	movs	r3, #12
    aa9e:	18fb      	adds	r3, r7, r3
    aaa0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    aaa2:	683b      	ldr	r3, [r7, #0]
    aaa4:	785a      	ldrb	r2, [r3, #1]
    aaa6:	230c      	movs	r3, #12
    aaa8:	18fb      	adds	r3, r7, r3
    aaaa:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    aaac:	683b      	ldr	r3, [r7, #0]
    aaae:	789a      	ldrb	r2, [r3, #2]
    aab0:	230c      	movs	r3, #12
    aab2:	18fb      	adds	r3, r7, r3
    aab4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    aab6:	230c      	movs	r3, #12
    aab8:	18fa      	adds	r2, r7, r3
    aaba:	1dfb      	adds	r3, r7, #7
    aabc:	781b      	ldrb	r3, [r3, #0]
    aabe:	0011      	movs	r1, r2
    aac0:	0018      	movs	r0, r3
    aac2:	4b04      	ldr	r3, [pc, #16]	; (aad4 <port_pin_set_config+0x5c>)
    aac4:	4798      	blx	r3
}
    aac6:	46c0      	nop			; (mov r8, r8)
    aac8:	46bd      	mov	sp, r7
    aaca:	b004      	add	sp, #16
    aacc:	bd80      	pop	{r7, pc}
    aace:	46c0      	nop			; (mov r8, r8)
    aad0:	0000aa51 	.word	0x0000aa51
    aad4:	0000b8b1 	.word	0x0000b8b1

0000aad8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    aad8:	b580      	push	{r7, lr}
    aada:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    aadc:	46c0      	nop			; (mov r8, r8)
    aade:	46bd      	mov	sp, r7
    aae0:	bd80      	pop	{r7, pc}
    aae2:	46c0      	nop			; (mov r8, r8)

0000aae4 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    aae4:	b580      	push	{r7, lr}
    aae6:	b082      	sub	sp, #8
    aae8:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    aaea:	4b10      	ldr	r3, [pc, #64]	; (ab2c <cpu_irq_enter_critical+0x48>)
    aaec:	681b      	ldr	r3, [r3, #0]
    aaee:	2b00      	cmp	r3, #0
    aaf0:	d112      	bne.n	ab18 <cpu_irq_enter_critical+0x34>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    aaf2:	f3ef 8310 	mrs	r3, PRIMASK
    aaf6:	607b      	str	r3, [r7, #4]
  return(result);
    aaf8:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    aafa:	2b00      	cmp	r3, #0
    aafc:	d109      	bne.n	ab12 <cpu_irq_enter_critical+0x2e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    aafe:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    ab00:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    ab04:	4b0a      	ldr	r3, [pc, #40]	; (ab30 <cpu_irq_enter_critical+0x4c>)
    ab06:	2200      	movs	r2, #0
    ab08:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    ab0a:	4b0a      	ldr	r3, [pc, #40]	; (ab34 <cpu_irq_enter_critical+0x50>)
    ab0c:	2201      	movs	r2, #1
    ab0e:	701a      	strb	r2, [r3, #0]
    ab10:	e002      	b.n	ab18 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    ab12:	4b08      	ldr	r3, [pc, #32]	; (ab34 <cpu_irq_enter_critical+0x50>)
    ab14:	2200      	movs	r2, #0
    ab16:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    ab18:	4b04      	ldr	r3, [pc, #16]	; (ab2c <cpu_irq_enter_critical+0x48>)
    ab1a:	681b      	ldr	r3, [r3, #0]
    ab1c:	1c5a      	adds	r2, r3, #1
    ab1e:	4b03      	ldr	r3, [pc, #12]	; (ab2c <cpu_irq_enter_critical+0x48>)
    ab20:	601a      	str	r2, [r3, #0]
}
    ab22:	46c0      	nop			; (mov r8, r8)
    ab24:	46bd      	mov	sp, r7
    ab26:	b002      	add	sp, #8
    ab28:	bd80      	pop	{r7, pc}
    ab2a:	46c0      	nop			; (mov r8, r8)
    ab2c:	20000d60 	.word	0x20000d60
    ab30:	20000024 	.word	0x20000024
    ab34:	20000d64 	.word	0x20000d64

0000ab38 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    ab38:	b580      	push	{r7, lr}
    ab3a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    ab3c:	4b0b      	ldr	r3, [pc, #44]	; (ab6c <cpu_irq_leave_critical+0x34>)
    ab3e:	681b      	ldr	r3, [r3, #0]
    ab40:	1e5a      	subs	r2, r3, #1
    ab42:	4b0a      	ldr	r3, [pc, #40]	; (ab6c <cpu_irq_leave_critical+0x34>)
    ab44:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    ab46:	4b09      	ldr	r3, [pc, #36]	; (ab6c <cpu_irq_leave_critical+0x34>)
    ab48:	681b      	ldr	r3, [r3, #0]
    ab4a:	2b00      	cmp	r3, #0
    ab4c:	d10a      	bne.n	ab64 <cpu_irq_leave_critical+0x2c>
    ab4e:	4b08      	ldr	r3, [pc, #32]	; (ab70 <cpu_irq_leave_critical+0x38>)
    ab50:	781b      	ldrb	r3, [r3, #0]
    ab52:	b2db      	uxtb	r3, r3
    ab54:	2b00      	cmp	r3, #0
    ab56:	d005      	beq.n	ab64 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    ab58:	4b06      	ldr	r3, [pc, #24]	; (ab74 <cpu_irq_leave_critical+0x3c>)
    ab5a:	2201      	movs	r2, #1
    ab5c:	701a      	strb	r2, [r3, #0]
    ab5e:	f3bf 8f5f 	dmb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    ab62:	b662      	cpsie	i
	}
}
    ab64:	46c0      	nop			; (mov r8, r8)
    ab66:	46bd      	mov	sp, r7
    ab68:	bd80      	pop	{r7, pc}
    ab6a:	46c0      	nop			; (mov r8, r8)
    ab6c:	20000d60 	.word	0x20000d60
    ab70:	20000d64 	.word	0x20000d64
    ab74:	20000024 	.word	0x20000024

0000ab78 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    ab78:	b580      	push	{r7, lr}
    ab7a:	b082      	sub	sp, #8
    ab7c:	af00      	add	r7, sp, #0
    ab7e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    ab80:	687b      	ldr	r3, [r7, #4]
    ab82:	2201      	movs	r2, #1
    ab84:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    ab86:	687b      	ldr	r3, [r7, #4]
    ab88:	2200      	movs	r2, #0
    ab8a:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30 || SAMR34 || SAMR35
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    ab8c:	687b      	ldr	r3, [r7, #4]
    ab8e:	2206      	movs	r2, #6
    ab90:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    ab92:	687b      	ldr	r3, [r7, #4]
    ab94:	2200      	movs	r2, #0
    ab96:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    ab98:	687b      	ldr	r3, [r7, #4]
    ab9a:	2200      	movs	r2, #0
    ab9c:	725a      	strb	r2, [r3, #9]
}
    ab9e:	46c0      	nop			; (mov r8, r8)
    aba0:	46bd      	mov	sp, r7
    aba2:	b002      	add	sp, #8
    aba4:	bd80      	pop	{r7, pc}
    aba6:	46c0      	nop			; (mov r8, r8)

0000aba8 <system_clock_source_xosc_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_xosc_get_config_defaults(
		struct system_clock_source_xosc_config *const config)
{
    aba8:	b580      	push	{r7, lr}
    abaa:	b082      	sub	sp, #8
    abac:	af00      	add	r7, sp, #0
    abae:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->external_clock    = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    abb0:	687b      	ldr	r3, [r7, #4]
    abb2:	2200      	movs	r2, #0
    abb4:	701a      	strb	r2, [r3, #0]
	config->startup_time      = SYSTEM_XOSC_STARTUP_16384;
    abb6:	687b      	ldr	r3, [r7, #4]
    abb8:	220e      	movs	r2, #14
    abba:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control = false;
    abbc:	687b      	ldr	r3, [r7, #4]
    abbe:	2200      	movs	r2, #0
    abc0:	709a      	strb	r2, [r3, #2]
	config->frequency         = 12000000UL;
    abc2:	687b      	ldr	r3, [r7, #4]
    abc4:	4a05      	ldr	r2, [pc, #20]	; (abdc <system_clock_source_xosc_get_config_defaults+0x34>)
    abc6:	605a      	str	r2, [r3, #4]
	config->run_in_standby    = false;
    abc8:	687b      	ldr	r3, [r7, #4]
    abca:	2200      	movs	r2, #0
    abcc:	721a      	strb	r2, [r3, #8]
	config->on_demand         = false;
    abce:	687b      	ldr	r3, [r7, #4]
    abd0:	2200      	movs	r2, #0
    abd2:	725a      	strb	r2, [r3, #9]
}
    abd4:	46c0      	nop			; (mov r8, r8)
    abd6:	46bd      	mov	sp, r7
    abd8:	b002      	add	sp, #8
    abda:	bd80      	pop	{r7, pc}
    abdc:	00b71b00 	.word	0x00b71b00

0000abe0 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    abe0:	b580      	push	{r7, lr}
    abe2:	b082      	sub	sp, #8
    abe4:	af00      	add	r7, sp, #0
    abe6:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    abe8:	687b      	ldr	r3, [r7, #4]
    abea:	2203      	movs	r2, #3
    abec:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    abee:	687b      	ldr	r3, [r7, #4]
    abf0:	2200      	movs	r2, #0
    abf2:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    abf4:	687b      	ldr	r3, [r7, #4]
    abf6:	2201      	movs	r2, #1
    abf8:	709a      	strb	r2, [r3, #2]
}
    abfa:	46c0      	nop			; (mov r8, r8)
    abfc:	46bd      	mov	sp, r7
    abfe:	b002      	add	sp, #8
    ac00:	bd80      	pop	{r7, pc}
    ac02:	46c0      	nop			; (mov r8, r8)

0000ac04 <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    ac04:	b580      	push	{r7, lr}
    ac06:	b082      	sub	sp, #8
    ac08:	af00      	add	r7, sp, #0
    ac0a:	0002      	movs	r2, r0
    ac0c:	1dfb      	adds	r3, r7, #7
    ac0e:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    ac10:	4a03      	ldr	r2, [pc, #12]	; (ac20 <system_cpu_clock_set_divider+0x1c>)
    ac12:	1dfb      	adds	r3, r7, #7
    ac14:	781b      	ldrb	r3, [r3, #0]
    ac16:	7213      	strb	r3, [r2, #8]
}
    ac18:	46c0      	nop			; (mov r8, r8)
    ac1a:	46bd      	mov	sp, r7
    ac1c:	b002      	add	sp, #8
    ac1e:	bd80      	pop	{r7, pc}
    ac20:	40000400 	.word	0x40000400

0000ac24 <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    ac24:	b580      	push	{r7, lr}
    ac26:	b082      	sub	sp, #8
    ac28:	af00      	add	r7, sp, #0
    ac2a:	0002      	movs	r2, r0
    ac2c:	1dfb      	adds	r3, r7, #7
    ac2e:	701a      	strb	r2, [r3, #0]
    ac30:	1dbb      	adds	r3, r7, #6
    ac32:	1c0a      	adds	r2, r1, #0
    ac34:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    ac36:	1dfb      	adds	r3, r7, #7
    ac38:	781b      	ldrb	r3, [r3, #0]
    ac3a:	2b01      	cmp	r3, #1
    ac3c:	d008      	beq.n	ac50 <system_apb_clock_set_divider+0x2c>
    ac3e:	2b02      	cmp	r3, #2
    ac40:	d00b      	beq.n	ac5a <system_apb_clock_set_divider+0x36>
    ac42:	2b00      	cmp	r3, #0
    ac44:	d10e      	bne.n	ac64 <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    ac46:	4a0b      	ldr	r2, [pc, #44]	; (ac74 <system_apb_clock_set_divider+0x50>)
    ac48:	1dbb      	adds	r3, r7, #6
    ac4a:	781b      	ldrb	r3, [r3, #0]
    ac4c:	7253      	strb	r3, [r2, #9]
			break;
    ac4e:	e00b      	b.n	ac68 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    ac50:	4a08      	ldr	r2, [pc, #32]	; (ac74 <system_apb_clock_set_divider+0x50>)
    ac52:	1dbb      	adds	r3, r7, #6
    ac54:	781b      	ldrb	r3, [r3, #0]
    ac56:	7293      	strb	r3, [r2, #10]
			break;
    ac58:	e006      	b.n	ac68 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    ac5a:	4a06      	ldr	r2, [pc, #24]	; (ac74 <system_apb_clock_set_divider+0x50>)
    ac5c:	1dbb      	adds	r3, r7, #6
    ac5e:	781b      	ldrb	r3, [r3, #0]
    ac60:	72d3      	strb	r3, [r2, #11]
			break;
    ac62:	e001      	b.n	ac68 <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    ac64:	2317      	movs	r3, #23
    ac66:	e000      	b.n	ac6a <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    ac68:	2300      	movs	r3, #0
}
    ac6a:	0018      	movs	r0, r3
    ac6c:	46bd      	mov	sp, r7
    ac6e:	b002      	add	sp, #8
    ac70:	bd80      	pop	{r7, pc}
    ac72:	46c0      	nop			; (mov r8, r8)
    ac74:	40000400 	.word	0x40000400

0000ac78 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    ac78:	b580      	push	{r7, lr}
    ac7a:	b082      	sub	sp, #8
    ac7c:	af00      	add	r7, sp, #0
    ac7e:	0002      	movs	r2, r0
    ac80:	1dfb      	adds	r3, r7, #7
    ac82:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    ac84:	4a08      	ldr	r2, [pc, #32]	; (aca8 <system_flash_set_waitstates+0x30>)
    ac86:	1dfb      	adds	r3, r7, #7
    ac88:	781b      	ldrb	r3, [r3, #0]
    ac8a:	210f      	movs	r1, #15
    ac8c:	400b      	ands	r3, r1
    ac8e:	b2d9      	uxtb	r1, r3
    ac90:	6853      	ldr	r3, [r2, #4]
    ac92:	200f      	movs	r0, #15
    ac94:	4001      	ands	r1, r0
    ac96:	0049      	lsls	r1, r1, #1
    ac98:	201e      	movs	r0, #30
    ac9a:	4383      	bics	r3, r0
    ac9c:	430b      	orrs	r3, r1
    ac9e:	6053      	str	r3, [r2, #4]
}
    aca0:	46c0      	nop			; (mov r8, r8)
    aca2:	46bd      	mov	sp, r7
    aca4:	b002      	add	sp, #8
    aca6:	bd80      	pop	{r7, pc}
    aca8:	41004000 	.word	0x41004000

0000acac <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    acac:	b580      	push	{r7, lr}
    acae:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    acb0:	46c0      	nop			; (mov r8, r8)
    acb2:	4b04      	ldr	r3, [pc, #16]	; (acc4 <_system_dfll_wait_for_sync+0x18>)
    acb4:	68db      	ldr	r3, [r3, #12]
    acb6:	2210      	movs	r2, #16
    acb8:	4013      	ands	r3, r2
    acba:	d0fa      	beq.n	acb2 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    acbc:	46c0      	nop			; (mov r8, r8)
    acbe:	46bd      	mov	sp, r7
    acc0:	bd80      	pop	{r7, pc}
    acc2:	46c0      	nop			; (mov r8, r8)
    acc4:	40000800 	.word	0x40000800

0000acc8 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    acc8:	b580      	push	{r7, lr}
    acca:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    accc:	4b0c      	ldr	r3, [pc, #48]	; (ad00 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    acce:	2202      	movs	r2, #2
    acd0:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    acd2:	4b0c      	ldr	r3, [pc, #48]	; (ad04 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    acd4:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    acd6:	4a0a      	ldr	r2, [pc, #40]	; (ad00 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    acd8:	4b0b      	ldr	r3, [pc, #44]	; (ad08 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    acda:	689b      	ldr	r3, [r3, #8]
    acdc:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    acde:	4a08      	ldr	r2, [pc, #32]	; (ad00 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ace0:	4b09      	ldr	r3, [pc, #36]	; (ad08 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    ace2:	685b      	ldr	r3, [r3, #4]
    ace4:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    ace6:	4b06      	ldr	r3, [pc, #24]	; (ad00 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ace8:	2200      	movs	r2, #0
    acea:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    acec:	4b05      	ldr	r3, [pc, #20]	; (ad04 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    acee:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    acf0:	4a03      	ldr	r2, [pc, #12]	; (ad00 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    acf2:	4b05      	ldr	r3, [pc, #20]	; (ad08 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    acf4:	681b      	ldr	r3, [r3, #0]
    acf6:	b29b      	uxth	r3, r3
    acf8:	8493      	strh	r3, [r2, #36]	; 0x24
}
    acfa:	46c0      	nop			; (mov r8, r8)
    acfc:	46bd      	mov	sp, r7
    acfe:	bd80      	pop	{r7, pc}
    ad00:	40000800 	.word	0x40000800
    ad04:	0000acad 	.word	0x0000acad
    ad08:	20000d68 	.word	0x20000d68

0000ad0c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    ad0c:	b580      	push	{r7, lr}
    ad0e:	b082      	sub	sp, #8
    ad10:	af00      	add	r7, sp, #0
    ad12:	0002      	movs	r2, r0
    ad14:	1dfb      	adds	r3, r7, #7
    ad16:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    ad18:	1dfb      	adds	r3, r7, #7
    ad1a:	781b      	ldrb	r3, [r3, #0]
    ad1c:	2b08      	cmp	r3, #8
    ad1e:	d841      	bhi.n	ada4 <system_clock_source_get_hz+0x98>
    ad20:	009a      	lsls	r2, r3, #2
    ad22:	4b23      	ldr	r3, [pc, #140]	; (adb0 <system_clock_source_get_hz+0xa4>)
    ad24:	18d3      	adds	r3, r2, r3
    ad26:	681b      	ldr	r3, [r3, #0]
    ad28:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    ad2a:	4b22      	ldr	r3, [pc, #136]	; (adb4 <system_clock_source_get_hz+0xa8>)
    ad2c:	691b      	ldr	r3, [r3, #16]
    ad2e:	e03a      	b.n	ada6 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    ad30:	4b21      	ldr	r3, [pc, #132]	; (adb8 <system_clock_source_get_hz+0xac>)
    ad32:	6a1b      	ldr	r3, [r3, #32]
    ad34:	059b      	lsls	r3, r3, #22
    ad36:	0f9b      	lsrs	r3, r3, #30
    ad38:	b2db      	uxtb	r3, r3
    ad3a:	001a      	movs	r2, r3
    ad3c:	4b1f      	ldr	r3, [pc, #124]	; (adbc <system_clock_source_get_hz+0xb0>)
    ad3e:	40d3      	lsrs	r3, r2
    ad40:	e031      	b.n	ada6 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    ad42:	2380      	movs	r3, #128	; 0x80
    ad44:	021b      	lsls	r3, r3, #8
    ad46:	e02e      	b.n	ada6 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    ad48:	2380      	movs	r3, #128	; 0x80
    ad4a:	021b      	lsls	r3, r3, #8
    ad4c:	e02b      	b.n	ada6 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    ad4e:	4b19      	ldr	r3, [pc, #100]	; (adb4 <system_clock_source_get_hz+0xa8>)
    ad50:	695b      	ldr	r3, [r3, #20]
    ad52:	e028      	b.n	ada6 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    ad54:	4b17      	ldr	r3, [pc, #92]	; (adb4 <system_clock_source_get_hz+0xa8>)
    ad56:	681b      	ldr	r3, [r3, #0]
    ad58:	2202      	movs	r2, #2
    ad5a:	4013      	ands	r3, r2
    ad5c:	d101      	bne.n	ad62 <system_clock_source_get_hz+0x56>
			return 0;
    ad5e:	2300      	movs	r3, #0
    ad60:	e021      	b.n	ada6 <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    ad62:	4b17      	ldr	r3, [pc, #92]	; (adc0 <system_clock_source_get_hz+0xb4>)
    ad64:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    ad66:	4b13      	ldr	r3, [pc, #76]	; (adb4 <system_clock_source_get_hz+0xa8>)
    ad68:	681b      	ldr	r3, [r3, #0]
    ad6a:	2224      	movs	r2, #36	; 0x24
    ad6c:	4013      	ands	r3, r2
    ad6e:	2b04      	cmp	r3, #4
    ad70:	d109      	bne.n	ad86 <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    ad72:	2000      	movs	r0, #0
    ad74:	4b13      	ldr	r3, [pc, #76]	; (adc4 <system_clock_source_get_hz+0xb8>)
    ad76:	4798      	blx	r3
    ad78:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    ad7a:	4b0e      	ldr	r3, [pc, #56]	; (adb4 <system_clock_source_get_hz+0xa8>)
    ad7c:	689b      	ldr	r3, [r3, #8]
    ad7e:	041b      	lsls	r3, r3, #16
    ad80:	0c1b      	lsrs	r3, r3, #16

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    ad82:	4353      	muls	r3, r2
    ad84:	e00f      	b.n	ada6 <system_clock_source_get_hz+0x9a>
					(_system_clock_inst.dfll.mul & 0xffff);
		default:
			return 48000000UL;
    ad86:	4b10      	ldr	r3, [pc, #64]	; (adc8 <system_clock_source_get_hz+0xbc>)
    ad88:	e00d      	b.n	ada6 <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    ad8a:	4a0b      	ldr	r2, [pc, #44]	; (adb8 <system_clock_source_get_hz+0xac>)
    ad8c:	2350      	movs	r3, #80	; 0x50
    ad8e:	5cd3      	ldrb	r3, [r2, r3]
    ad90:	b2db      	uxtb	r3, r3
    ad92:	001a      	movs	r2, r3
    ad94:	2304      	movs	r3, #4
    ad96:	4013      	ands	r3, r2
    ad98:	d101      	bne.n	ad9e <system_clock_source_get_hz+0x92>
			return 0;
    ad9a:	2300      	movs	r3, #0
    ad9c:	e003      	b.n	ada6 <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
    ad9e:	4b05      	ldr	r3, [pc, #20]	; (adb4 <system_clock_source_get_hz+0xa8>)
    ada0:	68db      	ldr	r3, [r3, #12]
    ada2:	e000      	b.n	ada6 <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
    ada4:	2300      	movs	r3, #0
	}
}
    ada6:	0018      	movs	r0, r3
    ada8:	46bd      	mov	sp, r7
    adaa:	b002      	add	sp, #8
    adac:	bd80      	pop	{r7, pc}
    adae:	46c0      	nop			; (mov r8, r8)
    adb0:	0000f5dc 	.word	0x0000f5dc
    adb4:	20000d68 	.word	0x20000d68
    adb8:	40000800 	.word	0x40000800
    adbc:	007a1200 	.word	0x007a1200
    adc0:	0000acad 	.word	0x0000acad
    adc4:	0000b6e9 	.word	0x0000b6e9
    adc8:	02dc6c00 	.word	0x02dc6c00

0000adcc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    adcc:	b580      	push	{r7, lr}
    adce:	b084      	sub	sp, #16
    add0:	af00      	add	r7, sp, #0
    add2:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    add4:	4b1a      	ldr	r3, [pc, #104]	; (ae40 <system_clock_source_osc8m_set_config+0x74>)
    add6:	6a1b      	ldr	r3, [r3, #32]
    add8:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    adda:	687b      	ldr	r3, [r7, #4]
    addc:	781b      	ldrb	r3, [r3, #0]
    adde:	1c1a      	adds	r2, r3, #0
    ade0:	2303      	movs	r3, #3
    ade2:	4013      	ands	r3, r2
    ade4:	b2da      	uxtb	r2, r3
    ade6:	230d      	movs	r3, #13
    ade8:	18fb      	adds	r3, r7, r3
    adea:	2103      	movs	r1, #3
    adec:	400a      	ands	r2, r1
    adee:	0010      	movs	r0, r2
    adf0:	781a      	ldrb	r2, [r3, #0]
    adf2:	2103      	movs	r1, #3
    adf4:	438a      	bics	r2, r1
    adf6:	1c11      	adds	r1, r2, #0
    adf8:	1c02      	adds	r2, r0, #0
    adfa:	430a      	orrs	r2, r1
    adfc:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    adfe:	687b      	ldr	r3, [r7, #4]
    ae00:	789a      	ldrb	r2, [r3, #2]
    ae02:	230c      	movs	r3, #12
    ae04:	18fb      	adds	r3, r7, r3
    ae06:	01d0      	lsls	r0, r2, #7
    ae08:	781a      	ldrb	r2, [r3, #0]
    ae0a:	217f      	movs	r1, #127	; 0x7f
    ae0c:	400a      	ands	r2, r1
    ae0e:	1c11      	adds	r1, r2, #0
    ae10:	1c02      	adds	r2, r0, #0
    ae12:	430a      	orrs	r2, r1
    ae14:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    ae16:	687b      	ldr	r3, [r7, #4]
    ae18:	785a      	ldrb	r2, [r3, #1]
    ae1a:	230c      	movs	r3, #12
    ae1c:	18fb      	adds	r3, r7, r3
    ae1e:	2101      	movs	r1, #1
    ae20:	400a      	ands	r2, r1
    ae22:	0190      	lsls	r0, r2, #6
    ae24:	781a      	ldrb	r2, [r3, #0]
    ae26:	2140      	movs	r1, #64	; 0x40
    ae28:	438a      	bics	r2, r1
    ae2a:	1c11      	adds	r1, r2, #0
    ae2c:	1c02      	adds	r2, r0, #0
    ae2e:	430a      	orrs	r2, r1
    ae30:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    ae32:	4b03      	ldr	r3, [pc, #12]	; (ae40 <system_clock_source_osc8m_set_config+0x74>)
    ae34:	68fa      	ldr	r2, [r7, #12]
    ae36:	621a      	str	r2, [r3, #32]
}
    ae38:	46c0      	nop			; (mov r8, r8)
    ae3a:	46bd      	mov	sp, r7
    ae3c:	b004      	add	sp, #16
    ae3e:	bd80      	pop	{r7, pc}
    ae40:	40000800 	.word	0x40000800

0000ae44 <system_clock_source_xosc_set_config>:
 * \param[in] config  External oscillator configuration structure containing
 *                    the new config
 */
void system_clock_source_xosc_set_config(
		struct system_clock_source_xosc_config *const config)
{
    ae44:	b580      	push	{r7, lr}
    ae46:	b084      	sub	sp, #16
    ae48:	af00      	add	r7, sp, #0
    ae4a:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC_Type temp = SYSCTRL->XOSC;
    ae4c:	4a50      	ldr	r2, [pc, #320]	; (af90 <system_clock_source_xosc_set_config+0x14c>)
    ae4e:	230c      	movs	r3, #12
    ae50:	18fb      	adds	r3, r7, r3
    ae52:	8a12      	ldrh	r2, [r2, #16]
    ae54:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
    ae56:	687b      	ldr	r3, [r7, #4]
    ae58:	785b      	ldrb	r3, [r3, #1]
    ae5a:	1c1a      	adds	r2, r3, #0
    ae5c:	230f      	movs	r3, #15
    ae5e:	4013      	ands	r3, r2
    ae60:	b2da      	uxtb	r2, r3
    ae62:	230c      	movs	r3, #12
    ae64:	18fb      	adds	r3, r7, r3
    ae66:	0110      	lsls	r0, r2, #4
    ae68:	785a      	ldrb	r2, [r3, #1]
    ae6a:	210f      	movs	r1, #15
    ae6c:	400a      	ands	r2, r1
    ae6e:	1c11      	adds	r1, r2, #0
    ae70:	1c02      	adds	r2, r0, #0
    ae72:	430a      	orrs	r2, r1
    ae74:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    ae76:	687b      	ldr	r3, [r7, #4]
    ae78:	781b      	ldrb	r3, [r3, #0]
    ae7a:	2b00      	cmp	r3, #0
    ae7c:	d106      	bne.n	ae8c <system_clock_source_xosc_set_config+0x48>
		temp.bit.XTALEN = 1;
    ae7e:	230c      	movs	r3, #12
    ae80:	18fb      	adds	r3, r7, r3
    ae82:	781a      	ldrb	r2, [r3, #0]
    ae84:	2104      	movs	r1, #4
    ae86:	430a      	orrs	r2, r1
    ae88:	701a      	strb	r2, [r3, #0]
    ae8a:	e005      	b.n	ae98 <system_clock_source_xosc_set_config+0x54>
	} else {
		temp.bit.XTALEN = 0;
    ae8c:	230c      	movs	r3, #12
    ae8e:	18fb      	adds	r3, r7, r3
    ae90:	781a      	ldrb	r2, [r3, #0]
    ae92:	2104      	movs	r1, #4
    ae94:	438a      	bics	r2, r1
    ae96:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AMPGC = config->auto_gain_control;
    ae98:	687b      	ldr	r3, [r7, #4]
    ae9a:	789a      	ldrb	r2, [r3, #2]
    ae9c:	230c      	movs	r3, #12
    ae9e:	18fb      	adds	r3, r7, r3
    aea0:	2101      	movs	r1, #1
    aea2:	400a      	ands	r2, r1
    aea4:	00d0      	lsls	r0, r2, #3
    aea6:	785a      	ldrb	r2, [r3, #1]
    aea8:	2108      	movs	r1, #8
    aeaa:	438a      	bics	r2, r1
    aeac:	1c11      	adds	r1, r2, #0
    aeae:	1c02      	adds	r2, r0, #0
    aeb0:	430a      	orrs	r2, r1
    aeb2:	705a      	strb	r2, [r3, #1]

	/* Set gain */
	if (config->frequency <= 2000000) {
    aeb4:	687b      	ldr	r3, [r7, #4]
    aeb6:	685b      	ldr	r3, [r3, #4]
    aeb8:	4a36      	ldr	r2, [pc, #216]	; (af94 <system_clock_source_xosc_set_config+0x150>)
    aeba:	4293      	cmp	r3, r2
    aebc:	d806      	bhi.n	aecc <system_clock_source_xosc_set_config+0x88>
		temp.bit.GAIN = 0;
    aebe:	230c      	movs	r3, #12
    aec0:	18fb      	adds	r3, r7, r3
    aec2:	785a      	ldrb	r2, [r3, #1]
    aec4:	2107      	movs	r1, #7
    aec6:	438a      	bics	r2, r1
    aec8:	705a      	strb	r2, [r3, #1]
    aeca:	e03a      	b.n	af42 <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 4000000) {
    aecc:	687b      	ldr	r3, [r7, #4]
    aece:	685b      	ldr	r3, [r3, #4]
    aed0:	4a31      	ldr	r2, [pc, #196]	; (af98 <system_clock_source_xosc_set_config+0x154>)
    aed2:	4293      	cmp	r3, r2
    aed4:	d809      	bhi.n	aeea <system_clock_source_xosc_set_config+0xa6>
		temp.bit.GAIN = 1;
    aed6:	230c      	movs	r3, #12
    aed8:	18fb      	adds	r3, r7, r3
    aeda:	785a      	ldrb	r2, [r3, #1]
    aedc:	2107      	movs	r1, #7
    aede:	438a      	bics	r2, r1
    aee0:	1c11      	adds	r1, r2, #0
    aee2:	2201      	movs	r2, #1
    aee4:	430a      	orrs	r2, r1
    aee6:	705a      	strb	r2, [r3, #1]
    aee8:	e02b      	b.n	af42 <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 8000000) {
    aeea:	687b      	ldr	r3, [r7, #4]
    aeec:	685b      	ldr	r3, [r3, #4]
    aeee:	4a2b      	ldr	r2, [pc, #172]	; (af9c <system_clock_source_xosc_set_config+0x158>)
    aef0:	4293      	cmp	r3, r2
    aef2:	d809      	bhi.n	af08 <system_clock_source_xosc_set_config+0xc4>
		temp.bit.GAIN = 2;
    aef4:	230c      	movs	r3, #12
    aef6:	18fb      	adds	r3, r7, r3
    aef8:	785a      	ldrb	r2, [r3, #1]
    aefa:	2107      	movs	r1, #7
    aefc:	438a      	bics	r2, r1
    aefe:	1c11      	adds	r1, r2, #0
    af00:	2202      	movs	r2, #2
    af02:	430a      	orrs	r2, r1
    af04:	705a      	strb	r2, [r3, #1]
    af06:	e01c      	b.n	af42 <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 16000000) {
    af08:	687b      	ldr	r3, [r7, #4]
    af0a:	685b      	ldr	r3, [r3, #4]
    af0c:	4a24      	ldr	r2, [pc, #144]	; (afa0 <system_clock_source_xosc_set_config+0x15c>)
    af0e:	4293      	cmp	r3, r2
    af10:	d809      	bhi.n	af26 <system_clock_source_xosc_set_config+0xe2>
		temp.bit.GAIN = 3;
    af12:	230c      	movs	r3, #12
    af14:	18fb      	adds	r3, r7, r3
    af16:	785a      	ldrb	r2, [r3, #1]
    af18:	2107      	movs	r1, #7
    af1a:	438a      	bics	r2, r1
    af1c:	1c11      	adds	r1, r2, #0
    af1e:	2203      	movs	r2, #3
    af20:	430a      	orrs	r2, r1
    af22:	705a      	strb	r2, [r3, #1]
    af24:	e00d      	b.n	af42 <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 32000000) {
    af26:	687b      	ldr	r3, [r7, #4]
    af28:	685b      	ldr	r3, [r3, #4]
    af2a:	4a1e      	ldr	r2, [pc, #120]	; (afa4 <system_clock_source_xosc_set_config+0x160>)
    af2c:	4293      	cmp	r3, r2
    af2e:	d808      	bhi.n	af42 <system_clock_source_xosc_set_config+0xfe>
		temp.bit.GAIN = 4;
    af30:	230c      	movs	r3, #12
    af32:	18fb      	adds	r3, r7, r3
    af34:	785a      	ldrb	r2, [r3, #1]
    af36:	2107      	movs	r1, #7
    af38:	438a      	bics	r2, r1
    af3a:	1c11      	adds	r1, r2, #0
    af3c:	2204      	movs	r2, #4
    af3e:	430a      	orrs	r2, r1
    af40:	705a      	strb	r2, [r3, #1]
	}

	temp.bit.ONDEMAND = config->on_demand;
    af42:	687b      	ldr	r3, [r7, #4]
    af44:	7a5a      	ldrb	r2, [r3, #9]
    af46:	230c      	movs	r3, #12
    af48:	18fb      	adds	r3, r7, r3
    af4a:	01d0      	lsls	r0, r2, #7
    af4c:	781a      	ldrb	r2, [r3, #0]
    af4e:	217f      	movs	r1, #127	; 0x7f
    af50:	400a      	ands	r2, r1
    af52:	1c11      	adds	r1, r2, #0
    af54:	1c02      	adds	r2, r0, #0
    af56:	430a      	orrs	r2, r1
    af58:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    af5a:	687b      	ldr	r3, [r7, #4]
    af5c:	7a1a      	ldrb	r2, [r3, #8]
    af5e:	230c      	movs	r3, #12
    af60:	18fb      	adds	r3, r7, r3
    af62:	2101      	movs	r1, #1
    af64:	400a      	ands	r2, r1
    af66:	0190      	lsls	r0, r2, #6
    af68:	781a      	ldrb	r2, [r3, #0]
    af6a:	2140      	movs	r1, #64	; 0x40
    af6c:	438a      	bics	r2, r1
    af6e:	1c11      	adds	r1, r2, #0
    af70:	1c02      	adds	r2, r0, #0
    af72:	430a      	orrs	r2, r1
    af74:	701a      	strb	r2, [r3, #0]

	/* Store XOSC frequency for internal use */
	_system_clock_inst.xosc.frequency = config->frequency;
    af76:	687b      	ldr	r3, [r7, #4]
    af78:	685a      	ldr	r2, [r3, #4]
    af7a:	4b0b      	ldr	r3, [pc, #44]	; (afa8 <system_clock_source_xosc_set_config+0x164>)
    af7c:	611a      	str	r2, [r3, #16]

	SYSCTRL->XOSC = temp;
    af7e:	4a04      	ldr	r2, [pc, #16]	; (af90 <system_clock_source_xosc_set_config+0x14c>)
    af80:	230c      	movs	r3, #12
    af82:	18fb      	adds	r3, r7, r3
    af84:	881b      	ldrh	r3, [r3, #0]
    af86:	8213      	strh	r3, [r2, #16]
}
    af88:	46c0      	nop			; (mov r8, r8)
    af8a:	46bd      	mov	sp, r7
    af8c:	b004      	add	sp, #16
    af8e:	bd80      	pop	{r7, pc}
    af90:	40000800 	.word	0x40000800
    af94:	001e8480 	.word	0x001e8480
    af98:	003d0900 	.word	0x003d0900
    af9c:	007a1200 	.word	0x007a1200
    afa0:	00f42400 	.word	0x00f42400
    afa4:	01e84800 	.word	0x01e84800
    afa8:	20000d68 	.word	0x20000d68

0000afac <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    afac:	b580      	push	{r7, lr}
    afae:	b082      	sub	sp, #8
    afb0:	af00      	add	r7, sp, #0
    afb2:	0002      	movs	r2, r0
    afb4:	1dfb      	adds	r3, r7, #7
    afb6:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    afb8:	1dfb      	adds	r3, r7, #7
    afba:	781b      	ldrb	r3, [r3, #0]
    afbc:	2b08      	cmp	r3, #8
    afbe:	d83b      	bhi.n	b038 <system_clock_source_enable+0x8c>
    afc0:	009a      	lsls	r2, r3, #2
    afc2:	4b21      	ldr	r3, [pc, #132]	; (b048 <system_clock_source_enable+0x9c>)
    afc4:	18d3      	adds	r3, r2, r3
    afc6:	681b      	ldr	r3, [r3, #0]
    afc8:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    afca:	4b20      	ldr	r3, [pc, #128]	; (b04c <system_clock_source_enable+0xa0>)
    afcc:	4a1f      	ldr	r2, [pc, #124]	; (b04c <system_clock_source_enable+0xa0>)
    afce:	6a12      	ldr	r2, [r2, #32]
    afd0:	2102      	movs	r1, #2
    afd2:	430a      	orrs	r2, r1
    afd4:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    afd6:	2300      	movs	r3, #0
    afd8:	e031      	b.n	b03e <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    afda:	4b1c      	ldr	r3, [pc, #112]	; (b04c <system_clock_source_enable+0xa0>)
    afdc:	4a1b      	ldr	r2, [pc, #108]	; (b04c <system_clock_source_enable+0xa0>)
    afde:	6992      	ldr	r2, [r2, #24]
    afe0:	2102      	movs	r1, #2
    afe2:	430a      	orrs	r2, r1
    afe4:	619a      	str	r2, [r3, #24]
		break;
    afe6:	e029      	b.n	b03c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    afe8:	4a18      	ldr	r2, [pc, #96]	; (b04c <system_clock_source_enable+0xa0>)
    afea:	4b18      	ldr	r3, [pc, #96]	; (b04c <system_clock_source_enable+0xa0>)
    afec:	8a1b      	ldrh	r3, [r3, #16]
    afee:	b29b      	uxth	r3, r3
    aff0:	2102      	movs	r1, #2
    aff2:	430b      	orrs	r3, r1
    aff4:	b29b      	uxth	r3, r3
    aff6:	8213      	strh	r3, [r2, #16]
		break;
    aff8:	e020      	b.n	b03c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    affa:	4a14      	ldr	r2, [pc, #80]	; (b04c <system_clock_source_enable+0xa0>)
    affc:	4b13      	ldr	r3, [pc, #76]	; (b04c <system_clock_source_enable+0xa0>)
    affe:	8a9b      	ldrh	r3, [r3, #20]
    b000:	b29b      	uxth	r3, r3
    b002:	2102      	movs	r1, #2
    b004:	430b      	orrs	r3, r1
    b006:	b29b      	uxth	r3, r3
    b008:	8293      	strh	r3, [r2, #20]
		break;
    b00a:	e017      	b.n	b03c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    b00c:	4b10      	ldr	r3, [pc, #64]	; (b050 <system_clock_source_enable+0xa4>)
    b00e:	681b      	ldr	r3, [r3, #0]
    b010:	2202      	movs	r2, #2
    b012:	431a      	orrs	r2, r3
    b014:	4b0e      	ldr	r3, [pc, #56]	; (b050 <system_clock_source_enable+0xa4>)
    b016:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    b018:	4b0e      	ldr	r3, [pc, #56]	; (b054 <system_clock_source_enable+0xa8>)
    b01a:	4798      	blx	r3
		break;
    b01c:	e00e      	b.n	b03c <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    b01e:	4a0b      	ldr	r2, [pc, #44]	; (b04c <system_clock_source_enable+0xa0>)
    b020:	490a      	ldr	r1, [pc, #40]	; (b04c <system_clock_source_enable+0xa0>)
    b022:	2344      	movs	r3, #68	; 0x44
    b024:	5ccb      	ldrb	r3, [r1, r3]
    b026:	b2db      	uxtb	r3, r3
    b028:	2102      	movs	r1, #2
    b02a:	430b      	orrs	r3, r1
    b02c:	b2d9      	uxtb	r1, r3
    b02e:	2344      	movs	r3, #68	; 0x44
    b030:	54d1      	strb	r1, [r2, r3]
		break;
    b032:	e003      	b.n	b03c <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    b034:	2300      	movs	r3, #0
    b036:	e002      	b.n	b03e <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    b038:	2317      	movs	r3, #23
    b03a:	e000      	b.n	b03e <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    b03c:	2300      	movs	r3, #0
}
    b03e:	0018      	movs	r0, r3
    b040:	46bd      	mov	sp, r7
    b042:	b002      	add	sp, #8
    b044:	bd80      	pop	{r7, pc}
    b046:	46c0      	nop			; (mov r8, r8)
    b048:	0000f600 	.word	0x0000f600
    b04c:	40000800 	.word	0x40000800
    b050:	20000d68 	.word	0x20000d68
    b054:	0000acc9 	.word	0x0000acc9

0000b058 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    b058:	b580      	push	{r7, lr}
    b05a:	b084      	sub	sp, #16
    b05c:	af00      	add	r7, sp, #0
    b05e:	0002      	movs	r2, r0
    b060:	1dfb      	adds	r3, r7, #7
    b062:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    b064:	2300      	movs	r3, #0
    b066:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    b068:	1dfb      	adds	r3, r7, #7
    b06a:	781b      	ldrb	r3, [r3, #0]
    b06c:	2b08      	cmp	r3, #8
    b06e:	d821      	bhi.n	b0b4 <system_clock_source_is_ready+0x5c>
    b070:	009a      	lsls	r2, r3, #2
    b072:	4b18      	ldr	r3, [pc, #96]	; (b0d4 <system_clock_source_is_ready+0x7c>)
    b074:	18d3      	adds	r3, r2, r3
    b076:	681b      	ldr	r3, [r3, #0]
    b078:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    b07a:	2308      	movs	r3, #8
    b07c:	60fb      	str	r3, [r7, #12]
		break;
    b07e:	e01b      	b.n	b0b8 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    b080:	2304      	movs	r3, #4
    b082:	60fb      	str	r3, [r7, #12]
		break;
    b084:	e018      	b.n	b0b8 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    b086:	2301      	movs	r3, #1
    b088:	60fb      	str	r3, [r7, #12]
		break;
    b08a:	e015      	b.n	b0b8 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    b08c:	2302      	movs	r3, #2
    b08e:	60fb      	str	r3, [r7, #12]
		break;
    b090:	e012      	b.n	b0b8 <system_clock_source_is_ready+0x60>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
    b092:	2310      	movs	r3, #16
    b094:	60fb      	str	r3, [r7, #12]
		}
		break;
    b096:	e00f      	b.n	b0b8 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:

		return ((SYSCTRL->DPLLSTATUS.reg &
    b098:	4a0f      	ldr	r2, [pc, #60]	; (b0d8 <system_clock_source_is_ready+0x80>)
    b09a:	2350      	movs	r3, #80	; 0x50
    b09c:	5cd3      	ldrb	r3, [r2, r3]
    b09e:	b2db      	uxtb	r3, r3
    b0a0:	001a      	movs	r2, r3
    b0a2:	2303      	movs	r3, #3
    b0a4:	4013      	ands	r3, r2
    b0a6:	3b03      	subs	r3, #3
    b0a8:	425a      	negs	r2, r3
    b0aa:	4153      	adcs	r3, r2
    b0ac:	b2db      	uxtb	r3, r3
    b0ae:	e00c      	b.n	b0ca <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    b0b0:	2301      	movs	r3, #1
    b0b2:	e00a      	b.n	b0ca <system_clock_source_is_ready+0x72>

	default:
		return false;
    b0b4:	2300      	movs	r3, #0
    b0b6:	e008      	b.n	b0ca <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    b0b8:	4b07      	ldr	r3, [pc, #28]	; (b0d8 <system_clock_source_is_ready+0x80>)
    b0ba:	68db      	ldr	r3, [r3, #12]
    b0bc:	68fa      	ldr	r2, [r7, #12]
    b0be:	401a      	ands	r2, r3
    b0c0:	68fb      	ldr	r3, [r7, #12]
    b0c2:	1ad3      	subs	r3, r2, r3
    b0c4:	425a      	negs	r2, r3
    b0c6:	4153      	adcs	r3, r2
    b0c8:	b2db      	uxtb	r3, r3
}
    b0ca:	0018      	movs	r0, r3
    b0cc:	46bd      	mov	sp, r7
    b0ce:	b004      	add	sp, #16
    b0d0:	bd80      	pop	{r7, pc}
    b0d2:	46c0      	nop			; (mov r8, r8)
    b0d4:	0000f624 	.word	0x0000f624
    b0d8:	40000800 	.word	0x40000800

0000b0dc <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    b0dc:	b580      	push	{r7, lr}
    b0de:	b082      	sub	sp, #8
    b0e0:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    b0e2:	003b      	movs	r3, r7
    b0e4:	2202      	movs	r2, #2
    b0e6:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    b0e8:	2300      	movs	r3, #0
    b0ea:	607b      	str	r3, [r7, #4]
    b0ec:	e009      	b.n	b102 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    b0ee:	687b      	ldr	r3, [r7, #4]
    b0f0:	b2db      	uxtb	r3, r3
    b0f2:	003a      	movs	r2, r7
    b0f4:	0011      	movs	r1, r2
    b0f6:	0018      	movs	r0, r3
    b0f8:	4b05      	ldr	r3, [pc, #20]	; (b110 <_switch_peripheral_gclk+0x34>)
    b0fa:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    b0fc:	687b      	ldr	r3, [r7, #4]
    b0fe:	3301      	adds	r3, #1
    b100:	607b      	str	r3, [r7, #4]
    b102:	687b      	ldr	r3, [r7, #4]
    b104:	2b24      	cmp	r3, #36	; 0x24
    b106:	d9f2      	bls.n	b0ee <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    b108:	46c0      	nop			; (mov r8, r8)
    b10a:	46bd      	mov	sp, r7
    b10c:	b002      	add	sp, #8
    b10e:	bd80      	pop	{r7, pc}
    b110:	0000b5c5 	.word	0x0000b5c5

0000b114 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    b114:	b580      	push	{r7, lr}
    b116:	b0a2      	sub	sp, #136	; 0x88
    b118:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    b11a:	4b4f      	ldr	r3, [pc, #316]	; (b258 <system_clock_init+0x144>)
    b11c:	22c2      	movs	r2, #194	; 0xc2
    b11e:	00d2      	lsls	r2, r2, #3
    b120:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    b122:	2000      	movs	r0, #0
    b124:	4b4d      	ldr	r3, [pc, #308]	; (b25c <system_clock_init+0x148>)
    b126:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    b128:	4b4d      	ldr	r3, [pc, #308]	; (b260 <system_clock_init+0x14c>)
    b12a:	4798      	blx	r3

	/* XOSC */
#if CONF_CLOCK_XOSC_ENABLE == true
	struct system_clock_source_xosc_config xosc_conf;
	system_clock_source_xosc_get_config_defaults(&xosc_conf);
    b12c:	237c      	movs	r3, #124	; 0x7c
    b12e:	18fb      	adds	r3, r7, r3
    b130:	0018      	movs	r0, r3
    b132:	4b4c      	ldr	r3, [pc, #304]	; (b264 <system_clock_init+0x150>)
    b134:	4798      	blx	r3

	xosc_conf.external_clock    = CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL;
    b136:	237c      	movs	r3, #124	; 0x7c
    b138:	18fb      	adds	r3, r7, r3
    b13a:	2200      	movs	r2, #0
    b13c:	701a      	strb	r2, [r3, #0]
	xosc_conf.startup_time      = CONF_CLOCK_XOSC_STARTUP_TIME;
    b13e:	237c      	movs	r3, #124	; 0x7c
    b140:	18fb      	adds	r3, r7, r3
    b142:	220f      	movs	r2, #15
    b144:	705a      	strb	r2, [r3, #1]
	xosc_conf.frequency         = CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY;
    b146:	237c      	movs	r3, #124	; 0x7c
    b148:	18fb      	adds	r3, r7, r3
    b14a:	4a47      	ldr	r2, [pc, #284]	; (b268 <system_clock_init+0x154>)
    b14c:	605a      	str	r2, [r3, #4]
	xosc_conf.run_in_standby    = CONF_CLOCK_XOSC_RUN_IN_STANDBY;
    b14e:	237c      	movs	r3, #124	; 0x7c
    b150:	18fb      	adds	r3, r7, r3
    b152:	2200      	movs	r2, #0
    b154:	721a      	strb	r2, [r3, #8]

	system_clock_source_xosc_set_config(&xosc_conf);
    b156:	237c      	movs	r3, #124	; 0x7c
    b158:	18fb      	adds	r3, r7, r3
    b15a:	0018      	movs	r0, r3
    b15c:	4b43      	ldr	r3, [pc, #268]	; (b26c <system_clock_init+0x158>)
    b15e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC);
    b160:	2000      	movs	r0, #0
    b162:	4b43      	ldr	r3, [pc, #268]	; (b270 <system_clock_init+0x15c>)
    b164:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC));
    b166:	46c0      	nop			; (mov r8, r8)
    b168:	2000      	movs	r0, #0
    b16a:	4b42      	ldr	r3, [pc, #264]	; (b274 <system_clock_init+0x160>)
    b16c:	4798      	blx	r3
    b16e:	0003      	movs	r3, r0
    b170:	001a      	movs	r2, r3
    b172:	2301      	movs	r3, #1
    b174:	4053      	eors	r3, r2
    b176:	b2db      	uxtb	r3, r3
    b178:	2b00      	cmp	r3, #0
    b17a:	d1f5      	bne.n	b168 <system_clock_init+0x54>
	if (CONF_CLOCK_XOSC_ON_DEMAND || CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL) {
		SYSCTRL->XOSC.reg |=
    b17c:	4936      	ldr	r1, [pc, #216]	; (b258 <system_clock_init+0x144>)
    b17e:	4b36      	ldr	r3, [pc, #216]	; (b258 <system_clock_init+0x144>)
    b180:	8a1b      	ldrh	r3, [r3, #16]
    b182:	b29b      	uxth	r3, r3
    b184:	2288      	movs	r2, #136	; 0x88
    b186:	0112      	lsls	r2, r2, #4
    b188:	4313      	orrs	r3, r2
    b18a:	b29b      	uxth	r3, r3
    b18c:	820b      	strh	r3, [r1, #16]
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    b18e:	2378      	movs	r3, #120	; 0x78
    b190:	18fb      	adds	r3, r7, r3
    b192:	0018      	movs	r0, r3
    b194:	4b38      	ldr	r3, [pc, #224]	; (b278 <system_clock_init+0x164>)
    b196:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    b198:	2378      	movs	r3, #120	; 0x78
    b19a:	18fb      	adds	r3, r7, r3
    b19c:	2200      	movs	r2, #0
    b19e:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    b1a0:	2378      	movs	r3, #120	; 0x78
    b1a2:	18fb      	adds	r3, r7, r3
    b1a4:	2201      	movs	r2, #1
    b1a6:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    b1a8:	2378      	movs	r3, #120	; 0x78
    b1aa:	18fb      	adds	r3, r7, r3
    b1ac:	2200      	movs	r2, #0
    b1ae:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    b1b0:	2378      	movs	r3, #120	; 0x78
    b1b2:	18fb      	adds	r3, r7, r3
    b1b4:	0018      	movs	r0, r3
    b1b6:	4b31      	ldr	r3, [pc, #196]	; (b27c <system_clock_init+0x168>)
    b1b8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    b1ba:	2006      	movs	r0, #6
    b1bc:	4b2c      	ldr	r3, [pc, #176]	; (b270 <system_clock_init+0x15c>)
    b1be:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    b1c0:	4b2f      	ldr	r3, [pc, #188]	; (b280 <system_clock_init+0x16c>)
    b1c2:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    b1c4:	2360      	movs	r3, #96	; 0x60
    b1c6:	18fb      	adds	r3, r7, r3
    b1c8:	0018      	movs	r0, r3
    b1ca:	4b2e      	ldr	r3, [pc, #184]	; (b284 <system_clock_init+0x170>)
    b1cc:	4798      	blx	r3
    b1ce:	2360      	movs	r3, #96	; 0x60
    b1d0:	18fb      	adds	r3, r7, r3
    b1d2:	2206      	movs	r2, #6
    b1d4:	701a      	strb	r2, [r3, #0]
    b1d6:	2360      	movs	r3, #96	; 0x60
    b1d8:	18fb      	adds	r3, r7, r3
    b1da:	2201      	movs	r2, #1
    b1dc:	605a      	str	r2, [r3, #4]
    b1de:	2360      	movs	r3, #96	; 0x60
    b1e0:	18fb      	adds	r3, r7, r3
    b1e2:	2200      	movs	r2, #0
    b1e4:	721a      	strb	r2, [r3, #8]
    b1e6:	2360      	movs	r3, #96	; 0x60
    b1e8:	18fb      	adds	r3, r7, r3
    b1ea:	2201      	movs	r2, #1
    b1ec:	725a      	strb	r2, [r3, #9]
    b1ee:	2360      	movs	r3, #96	; 0x60
    b1f0:	18fb      	adds	r3, r7, r3
    b1f2:	0019      	movs	r1, r3
    b1f4:	2001      	movs	r0, #1
    b1f6:	4b24      	ldr	r3, [pc, #144]	; (b288 <system_clock_init+0x174>)
    b1f8:	4798      	blx	r3
    b1fa:	2001      	movs	r0, #1
    b1fc:	4b23      	ldr	r3, [pc, #140]	; (b28c <system_clock_init+0x178>)
    b1fe:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    b200:	2000      	movs	r0, #0
    b202:	4b23      	ldr	r3, [pc, #140]	; (b290 <system_clock_init+0x17c>)
    b204:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    b206:	2100      	movs	r1, #0
    b208:	2000      	movs	r0, #0
    b20a:	4b22      	ldr	r3, [pc, #136]	; (b294 <system_clock_init+0x180>)
    b20c:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    b20e:	2100      	movs	r1, #0
    b210:	2001      	movs	r0, #1
    b212:	4b20      	ldr	r3, [pc, #128]	; (b294 <system_clock_init+0x180>)
    b214:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    b216:	2100      	movs	r1, #0
    b218:	2002      	movs	r0, #2
    b21a:	4b1e      	ldr	r3, [pc, #120]	; (b294 <system_clock_init+0x180>)
    b21c:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    b21e:	003b      	movs	r3, r7
    b220:	0018      	movs	r0, r3
    b222:	4b18      	ldr	r3, [pc, #96]	; (b284 <system_clock_init+0x170>)
    b224:	4798      	blx	r3
    b226:	003b      	movs	r3, r7
    b228:	2206      	movs	r2, #6
    b22a:	701a      	strb	r2, [r3, #0]
    b22c:	003b      	movs	r3, r7
    b22e:	2201      	movs	r2, #1
    b230:	605a      	str	r2, [r3, #4]
    b232:	003b      	movs	r3, r7
    b234:	2200      	movs	r2, #0
    b236:	721a      	strb	r2, [r3, #8]
    b238:	003b      	movs	r3, r7
    b23a:	2201      	movs	r2, #1
    b23c:	725a      	strb	r2, [r3, #9]
    b23e:	003b      	movs	r3, r7
    b240:	0019      	movs	r1, r3
    b242:	2000      	movs	r0, #0
    b244:	4b10      	ldr	r3, [pc, #64]	; (b288 <system_clock_init+0x174>)
    b246:	4798      	blx	r3
    b248:	2000      	movs	r0, #0
    b24a:	4b10      	ldr	r3, [pc, #64]	; (b28c <system_clock_init+0x178>)
    b24c:	4798      	blx	r3
#endif
}
    b24e:	46c0      	nop			; (mov r8, r8)
    b250:	46bd      	mov	sp, r7
    b252:	b022      	add	sp, #136	; 0x88
    b254:	bd80      	pop	{r7, pc}
    b256:	46c0      	nop			; (mov r8, r8)
    b258:	40000800 	.word	0x40000800
    b25c:	0000ac79 	.word	0x0000ac79
    b260:	0000b0dd 	.word	0x0000b0dd
    b264:	0000aba9 	.word	0x0000aba9
    b268:	00b71b00 	.word	0x00b71b00
    b26c:	0000ae45 	.word	0x0000ae45
    b270:	0000afad 	.word	0x0000afad
    b274:	0000b059 	.word	0x0000b059
    b278:	0000abe1 	.word	0x0000abe1
    b27c:	0000adcd 	.word	0x0000adcd
    b280:	0000b33d 	.word	0x0000b33d
    b284:	0000ab79 	.word	0x0000ab79
    b288:	0000b36d 	.word	0x0000b36d
    b28c:	0000b491 	.word	0x0000b491
    b290:	0000ac05 	.word	0x0000ac05
    b294:	0000ac25 	.word	0x0000ac25

0000b298 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    b298:	b580      	push	{r7, lr}
    b29a:	b082      	sub	sp, #8
    b29c:	af00      	add	r7, sp, #0
    b29e:	0002      	movs	r2, r0
    b2a0:	6039      	str	r1, [r7, #0]
    b2a2:	1dfb      	adds	r3, r7, #7
    b2a4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    b2a6:	1dfb      	adds	r3, r7, #7
    b2a8:	781b      	ldrb	r3, [r3, #0]
    b2aa:	2b01      	cmp	r3, #1
    b2ac:	d00a      	beq.n	b2c4 <system_apb_clock_set_mask+0x2c>
    b2ae:	2b02      	cmp	r3, #2
    b2b0:	d00f      	beq.n	b2d2 <system_apb_clock_set_mask+0x3a>
    b2b2:	2b00      	cmp	r3, #0
    b2b4:	d114      	bne.n	b2e0 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    b2b6:	4b0e      	ldr	r3, [pc, #56]	; (b2f0 <system_apb_clock_set_mask+0x58>)
    b2b8:	4a0d      	ldr	r2, [pc, #52]	; (b2f0 <system_apb_clock_set_mask+0x58>)
    b2ba:	6991      	ldr	r1, [r2, #24]
    b2bc:	683a      	ldr	r2, [r7, #0]
    b2be:	430a      	orrs	r2, r1
    b2c0:	619a      	str	r2, [r3, #24]
			break;
    b2c2:	e00f      	b.n	b2e4 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    b2c4:	4b0a      	ldr	r3, [pc, #40]	; (b2f0 <system_apb_clock_set_mask+0x58>)
    b2c6:	4a0a      	ldr	r2, [pc, #40]	; (b2f0 <system_apb_clock_set_mask+0x58>)
    b2c8:	69d1      	ldr	r1, [r2, #28]
    b2ca:	683a      	ldr	r2, [r7, #0]
    b2cc:	430a      	orrs	r2, r1
    b2ce:	61da      	str	r2, [r3, #28]
			break;
    b2d0:	e008      	b.n	b2e4 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    b2d2:	4b07      	ldr	r3, [pc, #28]	; (b2f0 <system_apb_clock_set_mask+0x58>)
    b2d4:	4a06      	ldr	r2, [pc, #24]	; (b2f0 <system_apb_clock_set_mask+0x58>)
    b2d6:	6a11      	ldr	r1, [r2, #32]
    b2d8:	683a      	ldr	r2, [r7, #0]
    b2da:	430a      	orrs	r2, r1
    b2dc:	621a      	str	r2, [r3, #32]
			break;
    b2de:	e001      	b.n	b2e4 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    b2e0:	2317      	movs	r3, #23
    b2e2:	e000      	b.n	b2e6 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    b2e4:	2300      	movs	r3, #0
}
    b2e6:	0018      	movs	r0, r3
    b2e8:	46bd      	mov	sp, r7
    b2ea:	b002      	add	sp, #8
    b2ec:	bd80      	pop	{r7, pc}
    b2ee:	46c0      	nop			; (mov r8, r8)
    b2f0:	40000400 	.word	0x40000400

0000b2f4 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    b2f4:	b580      	push	{r7, lr}
    b2f6:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    b2f8:	4b02      	ldr	r3, [pc, #8]	; (b304 <system_interrupt_enter_critical_section+0x10>)
    b2fa:	4798      	blx	r3
}
    b2fc:	46c0      	nop			; (mov r8, r8)
    b2fe:	46bd      	mov	sp, r7
    b300:	bd80      	pop	{r7, pc}
    b302:	46c0      	nop			; (mov r8, r8)
    b304:	0000aae5 	.word	0x0000aae5

0000b308 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    b308:	b580      	push	{r7, lr}
    b30a:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    b30c:	4b02      	ldr	r3, [pc, #8]	; (b318 <system_interrupt_leave_critical_section+0x10>)
    b30e:	4798      	blx	r3
}
    b310:	46c0      	nop			; (mov r8, r8)
    b312:	46bd      	mov	sp, r7
    b314:	bd80      	pop	{r7, pc}
    b316:	46c0      	nop			; (mov r8, r8)
    b318:	0000ab39 	.word	0x0000ab39

0000b31c <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    b31c:	b580      	push	{r7, lr}
    b31e:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    b320:	4b05      	ldr	r3, [pc, #20]	; (b338 <system_gclk_is_syncing+0x1c>)
    b322:	785b      	ldrb	r3, [r3, #1]
    b324:	b2db      	uxtb	r3, r3
    b326:	b25b      	sxtb	r3, r3
    b328:	2b00      	cmp	r3, #0
    b32a:	da01      	bge.n	b330 <system_gclk_is_syncing+0x14>
		return true;
    b32c:	2301      	movs	r3, #1
    b32e:	e000      	b.n	b332 <system_gclk_is_syncing+0x16>
	}

	return false;
    b330:	2300      	movs	r3, #0
}
    b332:	0018      	movs	r0, r3
    b334:	46bd      	mov	sp, r7
    b336:	bd80      	pop	{r7, pc}
    b338:	40000c00 	.word	0x40000c00

0000b33c <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    b33c:	b580      	push	{r7, lr}
    b33e:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    b340:	2108      	movs	r1, #8
    b342:	2000      	movs	r0, #0
    b344:	4b07      	ldr	r3, [pc, #28]	; (b364 <system_gclk_init+0x28>)
    b346:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    b348:	4b07      	ldr	r3, [pc, #28]	; (b368 <system_gclk_init+0x2c>)
    b34a:	2201      	movs	r2, #1
    b34c:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    b34e:	46c0      	nop			; (mov r8, r8)
    b350:	4b05      	ldr	r3, [pc, #20]	; (b368 <system_gclk_init+0x2c>)
    b352:	781b      	ldrb	r3, [r3, #0]
    b354:	b2db      	uxtb	r3, r3
    b356:	001a      	movs	r2, r3
    b358:	2301      	movs	r3, #1
    b35a:	4013      	ands	r3, r2
    b35c:	d1f8      	bne.n	b350 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    b35e:	46c0      	nop			; (mov r8, r8)
    b360:	46bd      	mov	sp, r7
    b362:	bd80      	pop	{r7, pc}
    b364:	0000b299 	.word	0x0000b299
    b368:	40000c00 	.word	0x40000c00

0000b36c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    b36c:	b580      	push	{r7, lr}
    b36e:	b086      	sub	sp, #24
    b370:	af00      	add	r7, sp, #0
    b372:	0002      	movs	r2, r0
    b374:	6039      	str	r1, [r7, #0]
    b376:	1dfb      	adds	r3, r7, #7
    b378:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    b37a:	1dfb      	adds	r3, r7, #7
    b37c:	781b      	ldrb	r3, [r3, #0]
    b37e:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    b380:	1dfb      	adds	r3, r7, #7
    b382:	781b      	ldrb	r3, [r3, #0]
    b384:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    b386:	683b      	ldr	r3, [r7, #0]
    b388:	781b      	ldrb	r3, [r3, #0]
    b38a:	021b      	lsls	r3, r3, #8
    b38c:	001a      	movs	r2, r3
    b38e:	697b      	ldr	r3, [r7, #20]
    b390:	4313      	orrs	r3, r2
    b392:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    b394:	683b      	ldr	r3, [r7, #0]
    b396:	785b      	ldrb	r3, [r3, #1]
    b398:	2b00      	cmp	r3, #0
    b39a:	d004      	beq.n	b3a6 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    b39c:	697b      	ldr	r3, [r7, #20]
    b39e:	2280      	movs	r2, #128	; 0x80
    b3a0:	02d2      	lsls	r2, r2, #11
    b3a2:	4313      	orrs	r3, r2
    b3a4:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    b3a6:	683b      	ldr	r3, [r7, #0]
    b3a8:	7a5b      	ldrb	r3, [r3, #9]
    b3aa:	2b00      	cmp	r3, #0
    b3ac:	d004      	beq.n	b3b8 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    b3ae:	697b      	ldr	r3, [r7, #20]
    b3b0:	2280      	movs	r2, #128	; 0x80
    b3b2:	0312      	lsls	r2, r2, #12
    b3b4:	4313      	orrs	r3, r2
    b3b6:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    b3b8:	683b      	ldr	r3, [r7, #0]
    b3ba:	685b      	ldr	r3, [r3, #4]
    b3bc:	2b01      	cmp	r3, #1
    b3be:	d92c      	bls.n	b41a <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    b3c0:	683b      	ldr	r3, [r7, #0]
    b3c2:	685a      	ldr	r2, [r3, #4]
    b3c4:	683b      	ldr	r3, [r7, #0]
    b3c6:	685b      	ldr	r3, [r3, #4]
    b3c8:	3b01      	subs	r3, #1
    b3ca:	4013      	ands	r3, r2
    b3cc:	d11a      	bne.n	b404 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    b3ce:	2300      	movs	r3, #0
    b3d0:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    b3d2:	2302      	movs	r3, #2
    b3d4:	60bb      	str	r3, [r7, #8]
    b3d6:	e005      	b.n	b3e4 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    b3d8:	68fb      	ldr	r3, [r7, #12]
    b3da:	3301      	adds	r3, #1
    b3dc:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    b3de:	68bb      	ldr	r3, [r7, #8]
    b3e0:	005b      	lsls	r3, r3, #1
    b3e2:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    b3e4:	683b      	ldr	r3, [r7, #0]
    b3e6:	685a      	ldr	r2, [r3, #4]
    b3e8:	68bb      	ldr	r3, [r7, #8]
    b3ea:	429a      	cmp	r2, r3
    b3ec:	d8f4      	bhi.n	b3d8 <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    b3ee:	68fb      	ldr	r3, [r7, #12]
    b3f0:	021b      	lsls	r3, r3, #8
    b3f2:	693a      	ldr	r2, [r7, #16]
    b3f4:	4313      	orrs	r3, r2
    b3f6:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    b3f8:	697b      	ldr	r3, [r7, #20]
    b3fa:	2280      	movs	r2, #128	; 0x80
    b3fc:	0352      	lsls	r2, r2, #13
    b3fe:	4313      	orrs	r3, r2
    b400:	617b      	str	r3, [r7, #20]
    b402:	e00a      	b.n	b41a <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    b404:	683b      	ldr	r3, [r7, #0]
    b406:	685b      	ldr	r3, [r3, #4]
    b408:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    b40a:	693a      	ldr	r2, [r7, #16]
    b40c:	4313      	orrs	r3, r2
    b40e:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    b410:	697b      	ldr	r3, [r7, #20]
    b412:	2280      	movs	r2, #128	; 0x80
    b414:	0292      	lsls	r2, r2, #10
    b416:	4313      	orrs	r3, r2
    b418:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    b41a:	683b      	ldr	r3, [r7, #0]
    b41c:	7a1b      	ldrb	r3, [r3, #8]
    b41e:	2b00      	cmp	r3, #0
    b420:	d004      	beq.n	b42c <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    b422:	697b      	ldr	r3, [r7, #20]
    b424:	2280      	movs	r2, #128	; 0x80
    b426:	0392      	lsls	r2, r2, #14
    b428:	4313      	orrs	r3, r2
    b42a:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    b42c:	46c0      	nop			; (mov r8, r8)
    b42e:	4b13      	ldr	r3, [pc, #76]	; (b47c <system_gclk_gen_set_config+0x110>)
    b430:	4798      	blx	r3
    b432:	1e03      	subs	r3, r0, #0
    b434:	d1fb      	bne.n	b42e <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    b436:	4b12      	ldr	r3, [pc, #72]	; (b480 <system_gclk_gen_set_config+0x114>)
    b438:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    b43a:	4a12      	ldr	r2, [pc, #72]	; (b484 <system_gclk_gen_set_config+0x118>)
    b43c:	1dfb      	adds	r3, r7, #7
    b43e:	781b      	ldrb	r3, [r3, #0]
    b440:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    b442:	46c0      	nop			; (mov r8, r8)
    b444:	4b0d      	ldr	r3, [pc, #52]	; (b47c <system_gclk_gen_set_config+0x110>)
    b446:	4798      	blx	r3
    b448:	1e03      	subs	r3, r0, #0
    b44a:	d1fb      	bne.n	b444 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    b44c:	4b0e      	ldr	r3, [pc, #56]	; (b488 <system_gclk_gen_set_config+0x11c>)
    b44e:	693a      	ldr	r2, [r7, #16]
    b450:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    b452:	46c0      	nop			; (mov r8, r8)
    b454:	4b09      	ldr	r3, [pc, #36]	; (b47c <system_gclk_gen_set_config+0x110>)
    b456:	4798      	blx	r3
    b458:	1e03      	subs	r3, r0, #0
    b45a:	d1fb      	bne.n	b454 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    b45c:	4b0a      	ldr	r3, [pc, #40]	; (b488 <system_gclk_gen_set_config+0x11c>)
    b45e:	4a0a      	ldr	r2, [pc, #40]	; (b488 <system_gclk_gen_set_config+0x11c>)
    b460:	6851      	ldr	r1, [r2, #4]
    b462:	2280      	movs	r2, #128	; 0x80
    b464:	0252      	lsls	r2, r2, #9
    b466:	4011      	ands	r1, r2
    b468:	697a      	ldr	r2, [r7, #20]
    b46a:	430a      	orrs	r2, r1
    b46c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    b46e:	4b07      	ldr	r3, [pc, #28]	; (b48c <system_gclk_gen_set_config+0x120>)
    b470:	4798      	blx	r3
}
    b472:	46c0      	nop			; (mov r8, r8)
    b474:	46bd      	mov	sp, r7
    b476:	b006      	add	sp, #24
    b478:	bd80      	pop	{r7, pc}
    b47a:	46c0      	nop			; (mov r8, r8)
    b47c:	0000b31d 	.word	0x0000b31d
    b480:	0000b2f5 	.word	0x0000b2f5
    b484:	40000c08 	.word	0x40000c08
    b488:	40000c00 	.word	0x40000c00
    b48c:	0000b309 	.word	0x0000b309

0000b490 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    b490:	b580      	push	{r7, lr}
    b492:	b082      	sub	sp, #8
    b494:	af00      	add	r7, sp, #0
    b496:	0002      	movs	r2, r0
    b498:	1dfb      	adds	r3, r7, #7
    b49a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    b49c:	46c0      	nop			; (mov r8, r8)
    b49e:	4b0e      	ldr	r3, [pc, #56]	; (b4d8 <system_gclk_gen_enable+0x48>)
    b4a0:	4798      	blx	r3
    b4a2:	1e03      	subs	r3, r0, #0
    b4a4:	d1fb      	bne.n	b49e <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    b4a6:	4b0d      	ldr	r3, [pc, #52]	; (b4dc <system_gclk_gen_enable+0x4c>)
    b4a8:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    b4aa:	4a0d      	ldr	r2, [pc, #52]	; (b4e0 <system_gclk_gen_enable+0x50>)
    b4ac:	1dfb      	adds	r3, r7, #7
    b4ae:	781b      	ldrb	r3, [r3, #0]
    b4b0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    b4b2:	46c0      	nop			; (mov r8, r8)
    b4b4:	4b08      	ldr	r3, [pc, #32]	; (b4d8 <system_gclk_gen_enable+0x48>)
    b4b6:	4798      	blx	r3
    b4b8:	1e03      	subs	r3, r0, #0
    b4ba:	d1fb      	bne.n	b4b4 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    b4bc:	4b09      	ldr	r3, [pc, #36]	; (b4e4 <system_gclk_gen_enable+0x54>)
    b4be:	4a09      	ldr	r2, [pc, #36]	; (b4e4 <system_gclk_gen_enable+0x54>)
    b4c0:	6852      	ldr	r2, [r2, #4]
    b4c2:	2180      	movs	r1, #128	; 0x80
    b4c4:	0249      	lsls	r1, r1, #9
    b4c6:	430a      	orrs	r2, r1
    b4c8:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    b4ca:	4b07      	ldr	r3, [pc, #28]	; (b4e8 <system_gclk_gen_enable+0x58>)
    b4cc:	4798      	blx	r3
}
    b4ce:	46c0      	nop			; (mov r8, r8)
    b4d0:	46bd      	mov	sp, r7
    b4d2:	b002      	add	sp, #8
    b4d4:	bd80      	pop	{r7, pc}
    b4d6:	46c0      	nop			; (mov r8, r8)
    b4d8:	0000b31d 	.word	0x0000b31d
    b4dc:	0000b2f5 	.word	0x0000b2f5
    b4e0:	40000c04 	.word	0x40000c04
    b4e4:	40000c00 	.word	0x40000c00
    b4e8:	0000b309 	.word	0x0000b309

0000b4ec <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    b4ec:	b580      	push	{r7, lr}
    b4ee:	b086      	sub	sp, #24
    b4f0:	af00      	add	r7, sp, #0
    b4f2:	0002      	movs	r2, r0
    b4f4:	1dfb      	adds	r3, r7, #7
    b4f6:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    b4f8:	46c0      	nop			; (mov r8, r8)
    b4fa:	4b2a      	ldr	r3, [pc, #168]	; (b5a4 <system_gclk_gen_get_hz+0xb8>)
    b4fc:	4798      	blx	r3
    b4fe:	1e03      	subs	r3, r0, #0
    b500:	d1fb      	bne.n	b4fa <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    b502:	4b29      	ldr	r3, [pc, #164]	; (b5a8 <system_gclk_gen_get_hz+0xbc>)
    b504:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    b506:	4a29      	ldr	r2, [pc, #164]	; (b5ac <system_gclk_gen_get_hz+0xc0>)
    b508:	1dfb      	adds	r3, r7, #7
    b50a:	781b      	ldrb	r3, [r3, #0]
    b50c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    b50e:	46c0      	nop			; (mov r8, r8)
    b510:	4b24      	ldr	r3, [pc, #144]	; (b5a4 <system_gclk_gen_get_hz+0xb8>)
    b512:	4798      	blx	r3
    b514:	1e03      	subs	r3, r0, #0
    b516:	d1fb      	bne.n	b510 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    b518:	4b25      	ldr	r3, [pc, #148]	; (b5b0 <system_gclk_gen_get_hz+0xc4>)
    b51a:	685b      	ldr	r3, [r3, #4]
    b51c:	04db      	lsls	r3, r3, #19
    b51e:	0edb      	lsrs	r3, r3, #27
    b520:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    b522:	0018      	movs	r0, r3
    b524:	4b23      	ldr	r3, [pc, #140]	; (b5b4 <system_gclk_gen_get_hz+0xc8>)
    b526:	4798      	blx	r3
    b528:	0003      	movs	r3, r0
    b52a:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    b52c:	4a1f      	ldr	r2, [pc, #124]	; (b5ac <system_gclk_gen_get_hz+0xc0>)
    b52e:	1dfb      	adds	r3, r7, #7
    b530:	781b      	ldrb	r3, [r3, #0]
    b532:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    b534:	4b1e      	ldr	r3, [pc, #120]	; (b5b0 <system_gclk_gen_get_hz+0xc4>)
    b536:	685b      	ldr	r3, [r3, #4]
    b538:	02db      	lsls	r3, r3, #11
    b53a:	0fdb      	lsrs	r3, r3, #31
    b53c:	b2da      	uxtb	r2, r3
    b53e:	2313      	movs	r3, #19
    b540:	18fb      	adds	r3, r7, r3
    b542:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    b544:	4a1c      	ldr	r2, [pc, #112]	; (b5b8 <system_gclk_gen_get_hz+0xcc>)
    b546:	1dfb      	adds	r3, r7, #7
    b548:	781b      	ldrb	r3, [r3, #0]
    b54a:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    b54c:	46c0      	nop			; (mov r8, r8)
    b54e:	4b15      	ldr	r3, [pc, #84]	; (b5a4 <system_gclk_gen_get_hz+0xb8>)
    b550:	4798      	blx	r3
    b552:	1e03      	subs	r3, r0, #0
    b554:	d1fb      	bne.n	b54e <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    b556:	4b16      	ldr	r3, [pc, #88]	; (b5b0 <system_gclk_gen_get_hz+0xc4>)
    b558:	689b      	ldr	r3, [r3, #8]
    b55a:	021b      	lsls	r3, r3, #8
    b55c:	0c1b      	lsrs	r3, r3, #16
    b55e:	b29b      	uxth	r3, r3
    b560:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    b562:	4b16      	ldr	r3, [pc, #88]	; (b5bc <system_gclk_gen_get_hz+0xd0>)
    b564:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    b566:	2313      	movs	r3, #19
    b568:	18fb      	adds	r3, r7, r3
    b56a:	781b      	ldrb	r3, [r3, #0]
    b56c:	2b00      	cmp	r3, #0
    b56e:	d109      	bne.n	b584 <system_gclk_gen_get_hz+0x98>
    b570:	68fb      	ldr	r3, [r7, #12]
    b572:	2b01      	cmp	r3, #1
    b574:	d906      	bls.n	b584 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    b576:	4b12      	ldr	r3, [pc, #72]	; (b5c0 <system_gclk_gen_get_hz+0xd4>)
    b578:	68f9      	ldr	r1, [r7, #12]
    b57a:	6978      	ldr	r0, [r7, #20]
    b57c:	4798      	blx	r3
    b57e:	0003      	movs	r3, r0
    b580:	617b      	str	r3, [r7, #20]
    b582:	e00a      	b.n	b59a <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    b584:	2313      	movs	r3, #19
    b586:	18fb      	adds	r3, r7, r3
    b588:	781b      	ldrb	r3, [r3, #0]
    b58a:	2b00      	cmp	r3, #0
    b58c:	d005      	beq.n	b59a <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    b58e:	68fb      	ldr	r3, [r7, #12]
    b590:	3301      	adds	r3, #1
    b592:	697a      	ldr	r2, [r7, #20]
    b594:	40da      	lsrs	r2, r3
    b596:	0013      	movs	r3, r2
    b598:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    b59a:	697b      	ldr	r3, [r7, #20]
}
    b59c:	0018      	movs	r0, r3
    b59e:	46bd      	mov	sp, r7
    b5a0:	b006      	add	sp, #24
    b5a2:	bd80      	pop	{r7, pc}
    b5a4:	0000b31d 	.word	0x0000b31d
    b5a8:	0000b2f5 	.word	0x0000b2f5
    b5ac:	40000c04 	.word	0x40000c04
    b5b0:	40000c00 	.word	0x40000c00
    b5b4:	0000ad0d 	.word	0x0000ad0d
    b5b8:	40000c08 	.word	0x40000c08
    b5bc:	0000b309 	.word	0x0000b309
    b5c0:	0000bc45 	.word	0x0000bc45

0000b5c4 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    b5c4:	b580      	push	{r7, lr}
    b5c6:	b084      	sub	sp, #16
    b5c8:	af00      	add	r7, sp, #0
    b5ca:	0002      	movs	r2, r0
    b5cc:	6039      	str	r1, [r7, #0]
    b5ce:	1dfb      	adds	r3, r7, #7
    b5d0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    b5d2:	1dfb      	adds	r3, r7, #7
    b5d4:	781b      	ldrb	r3, [r3, #0]
    b5d6:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    b5d8:	683b      	ldr	r3, [r7, #0]
    b5da:	781b      	ldrb	r3, [r3, #0]
    b5dc:	021b      	lsls	r3, r3, #8
    b5de:	001a      	movs	r2, r3
    b5e0:	68fb      	ldr	r3, [r7, #12]
    b5e2:	4313      	orrs	r3, r2
    b5e4:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    b5e6:	1dfb      	adds	r3, r7, #7
    b5e8:	781b      	ldrb	r3, [r3, #0]
    b5ea:	0018      	movs	r0, r3
    b5ec:	4b04      	ldr	r3, [pc, #16]	; (b600 <system_gclk_chan_set_config+0x3c>)
    b5ee:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    b5f0:	4b04      	ldr	r3, [pc, #16]	; (b604 <system_gclk_chan_set_config+0x40>)
    b5f2:	68fa      	ldr	r2, [r7, #12]
    b5f4:	b292      	uxth	r2, r2
    b5f6:	805a      	strh	r2, [r3, #2]
}
    b5f8:	46c0      	nop			; (mov r8, r8)
    b5fa:	46bd      	mov	sp, r7
    b5fc:	b004      	add	sp, #16
    b5fe:	bd80      	pop	{r7, pc}
    b600:	0000b651 	.word	0x0000b651
    b604:	40000c00 	.word	0x40000c00

0000b608 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    b608:	b580      	push	{r7, lr}
    b60a:	b082      	sub	sp, #8
    b60c:	af00      	add	r7, sp, #0
    b60e:	0002      	movs	r2, r0
    b610:	1dfb      	adds	r3, r7, #7
    b612:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    b614:	4b0a      	ldr	r3, [pc, #40]	; (b640 <system_gclk_chan_enable+0x38>)
    b616:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    b618:	4a0a      	ldr	r2, [pc, #40]	; (b644 <system_gclk_chan_enable+0x3c>)
    b61a:	1dfb      	adds	r3, r7, #7
    b61c:	781b      	ldrb	r3, [r3, #0]
    b61e:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    b620:	4909      	ldr	r1, [pc, #36]	; (b648 <system_gclk_chan_enable+0x40>)
    b622:	4b09      	ldr	r3, [pc, #36]	; (b648 <system_gclk_chan_enable+0x40>)
    b624:	885b      	ldrh	r3, [r3, #2]
    b626:	b29b      	uxth	r3, r3
    b628:	2280      	movs	r2, #128	; 0x80
    b62a:	01d2      	lsls	r2, r2, #7
    b62c:	4313      	orrs	r3, r2
    b62e:	b29b      	uxth	r3, r3
    b630:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    b632:	4b06      	ldr	r3, [pc, #24]	; (b64c <system_gclk_chan_enable+0x44>)
    b634:	4798      	blx	r3
}
    b636:	46c0      	nop			; (mov r8, r8)
    b638:	46bd      	mov	sp, r7
    b63a:	b002      	add	sp, #8
    b63c:	bd80      	pop	{r7, pc}
    b63e:	46c0      	nop			; (mov r8, r8)
    b640:	0000b2f5 	.word	0x0000b2f5
    b644:	40000c02 	.word	0x40000c02
    b648:	40000c00 	.word	0x40000c00
    b64c:	0000b309 	.word	0x0000b309

0000b650 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    b650:	b580      	push	{r7, lr}
    b652:	b084      	sub	sp, #16
    b654:	af00      	add	r7, sp, #0
    b656:	0002      	movs	r2, r0
    b658:	1dfb      	adds	r3, r7, #7
    b65a:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    b65c:	4b1c      	ldr	r3, [pc, #112]	; (b6d0 <system_gclk_chan_disable+0x80>)
    b65e:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    b660:	4a1c      	ldr	r2, [pc, #112]	; (b6d4 <system_gclk_chan_disable+0x84>)
    b662:	1dfb      	adds	r3, r7, #7
    b664:	781b      	ldrb	r3, [r3, #0]
    b666:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    b668:	4b1b      	ldr	r3, [pc, #108]	; (b6d8 <system_gclk_chan_disable+0x88>)
    b66a:	885b      	ldrh	r3, [r3, #2]
    b66c:	051b      	lsls	r3, r3, #20
    b66e:	0f1b      	lsrs	r3, r3, #28
    b670:	b2db      	uxtb	r3, r3
    b672:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    b674:	4a18      	ldr	r2, [pc, #96]	; (b6d8 <system_gclk_chan_disable+0x88>)
    b676:	8853      	ldrh	r3, [r2, #2]
    b678:	4918      	ldr	r1, [pc, #96]	; (b6dc <system_gclk_chan_disable+0x8c>)
    b67a:	400b      	ands	r3, r1
    b67c:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    b67e:	4a16      	ldr	r2, [pc, #88]	; (b6d8 <system_gclk_chan_disable+0x88>)
    b680:	4b15      	ldr	r3, [pc, #84]	; (b6d8 <system_gclk_chan_disable+0x88>)
    b682:	885b      	ldrh	r3, [r3, #2]
    b684:	b29b      	uxth	r3, r3
    b686:	4916      	ldr	r1, [pc, #88]	; (b6e0 <system_gclk_chan_disable+0x90>)
    b688:	400b      	ands	r3, r1
    b68a:	b29b      	uxth	r3, r3
    b68c:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    b68e:	46c0      	nop			; (mov r8, r8)
    b690:	4b11      	ldr	r3, [pc, #68]	; (b6d8 <system_gclk_chan_disable+0x88>)
    b692:	885b      	ldrh	r3, [r3, #2]
    b694:	b29b      	uxth	r3, r3
    b696:	001a      	movs	r2, r3
    b698:	2380      	movs	r3, #128	; 0x80
    b69a:	01db      	lsls	r3, r3, #7
    b69c:	4013      	ands	r3, r2
    b69e:	d1f7      	bne.n	b690 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    b6a0:	4a0d      	ldr	r2, [pc, #52]	; (b6d8 <system_gclk_chan_disable+0x88>)
    b6a2:	68fb      	ldr	r3, [r7, #12]
    b6a4:	b2db      	uxtb	r3, r3
    b6a6:	1c19      	adds	r1, r3, #0
    b6a8:	230f      	movs	r3, #15
    b6aa:	400b      	ands	r3, r1
    b6ac:	b2d9      	uxtb	r1, r3
    b6ae:	8853      	ldrh	r3, [r2, #2]
    b6b0:	1c08      	adds	r0, r1, #0
    b6b2:	210f      	movs	r1, #15
    b6b4:	4001      	ands	r1, r0
    b6b6:	0208      	lsls	r0, r1, #8
    b6b8:	4908      	ldr	r1, [pc, #32]	; (b6dc <system_gclk_chan_disable+0x8c>)
    b6ba:	400b      	ands	r3, r1
    b6bc:	1c19      	adds	r1, r3, #0
    b6be:	1c03      	adds	r3, r0, #0
    b6c0:	430b      	orrs	r3, r1
    b6c2:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    b6c4:	4b07      	ldr	r3, [pc, #28]	; (b6e4 <system_gclk_chan_disable+0x94>)
    b6c6:	4798      	blx	r3
}
    b6c8:	46c0      	nop			; (mov r8, r8)
    b6ca:	46bd      	mov	sp, r7
    b6cc:	b004      	add	sp, #16
    b6ce:	bd80      	pop	{r7, pc}
    b6d0:	0000b2f5 	.word	0x0000b2f5
    b6d4:	40000c02 	.word	0x40000c02
    b6d8:	40000c00 	.word	0x40000c00
    b6dc:	fffff0ff 	.word	0xfffff0ff
    b6e0:	ffffbfff 	.word	0xffffbfff
    b6e4:	0000b309 	.word	0x0000b309

0000b6e8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    b6e8:	b580      	push	{r7, lr}
    b6ea:	b084      	sub	sp, #16
    b6ec:	af00      	add	r7, sp, #0
    b6ee:	0002      	movs	r2, r0
    b6f0:	1dfb      	adds	r3, r7, #7
    b6f2:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    b6f4:	4b0d      	ldr	r3, [pc, #52]	; (b72c <system_gclk_chan_get_hz+0x44>)
    b6f6:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    b6f8:	4a0d      	ldr	r2, [pc, #52]	; (b730 <system_gclk_chan_get_hz+0x48>)
    b6fa:	1dfb      	adds	r3, r7, #7
    b6fc:	781b      	ldrb	r3, [r3, #0]
    b6fe:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    b700:	4b0c      	ldr	r3, [pc, #48]	; (b734 <system_gclk_chan_get_hz+0x4c>)
    b702:	885b      	ldrh	r3, [r3, #2]
    b704:	051b      	lsls	r3, r3, #20
    b706:	0f1b      	lsrs	r3, r3, #28
    b708:	b2da      	uxtb	r2, r3
    b70a:	230f      	movs	r3, #15
    b70c:	18fb      	adds	r3, r7, r3
    b70e:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    b710:	4b09      	ldr	r3, [pc, #36]	; (b738 <system_gclk_chan_get_hz+0x50>)
    b712:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    b714:	230f      	movs	r3, #15
    b716:	18fb      	adds	r3, r7, r3
    b718:	781b      	ldrb	r3, [r3, #0]
    b71a:	0018      	movs	r0, r3
    b71c:	4b07      	ldr	r3, [pc, #28]	; (b73c <system_gclk_chan_get_hz+0x54>)
    b71e:	4798      	blx	r3
    b720:	0003      	movs	r3, r0
}
    b722:	0018      	movs	r0, r3
    b724:	46bd      	mov	sp, r7
    b726:	b004      	add	sp, #16
    b728:	bd80      	pop	{r7, pc}
    b72a:	46c0      	nop			; (mov r8, r8)
    b72c:	0000b2f5 	.word	0x0000b2f5
    b730:	40000c02 	.word	0x40000c02
    b734:	40000c00 	.word	0x40000c00
    b738:	0000b309 	.word	0x0000b309
    b73c:	0000b4ed 	.word	0x0000b4ed

0000b740 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    b740:	b580      	push	{r7, lr}
    b742:	b084      	sub	sp, #16
    b744:	af00      	add	r7, sp, #0
    b746:	0002      	movs	r2, r0
    b748:	1dfb      	adds	r3, r7, #7
    b74a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    b74c:	230f      	movs	r3, #15
    b74e:	18fb      	adds	r3, r7, r3
    b750:	1dfa      	adds	r2, r7, #7
    b752:	7812      	ldrb	r2, [r2, #0]
    b754:	09d2      	lsrs	r2, r2, #7
    b756:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    b758:	230e      	movs	r3, #14
    b75a:	18fb      	adds	r3, r7, r3
    b75c:	1dfa      	adds	r2, r7, #7
    b75e:	7812      	ldrb	r2, [r2, #0]
    b760:	0952      	lsrs	r2, r2, #5
    b762:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    b764:	4b0d      	ldr	r3, [pc, #52]	; (b79c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    b766:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    b768:	230f      	movs	r3, #15
    b76a:	18fb      	adds	r3, r7, r3
    b76c:	781b      	ldrb	r3, [r3, #0]
    b76e:	2b00      	cmp	r3, #0
    b770:	d10f      	bne.n	b792 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    b772:	230f      	movs	r3, #15
    b774:	18fb      	adds	r3, r7, r3
    b776:	781b      	ldrb	r3, [r3, #0]
    b778:	009b      	lsls	r3, r3, #2
    b77a:	2210      	movs	r2, #16
    b77c:	4694      	mov	ip, r2
    b77e:	44bc      	add	ip, r7
    b780:	4463      	add	r3, ip
    b782:	3b08      	subs	r3, #8
    b784:	681a      	ldr	r2, [r3, #0]
    b786:	230e      	movs	r3, #14
    b788:	18fb      	adds	r3, r7, r3
    b78a:	781b      	ldrb	r3, [r3, #0]
    b78c:	01db      	lsls	r3, r3, #7
    b78e:	18d3      	adds	r3, r2, r3
    b790:	e000      	b.n	b794 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    b792:	2300      	movs	r3, #0
	}
}
    b794:	0018      	movs	r0, r3
    b796:	46bd      	mov	sp, r7
    b798:	b004      	add	sp, #16
    b79a:	bd80      	pop	{r7, pc}
    b79c:	41004400 	.word	0x41004400

0000b7a0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    b7a0:	b580      	push	{r7, lr}
    b7a2:	b088      	sub	sp, #32
    b7a4:	af00      	add	r7, sp, #0
    b7a6:	60f8      	str	r0, [r7, #12]
    b7a8:	60b9      	str	r1, [r7, #8]
    b7aa:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    b7ac:	2300      	movs	r3, #0
    b7ae:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    b7b0:	687b      	ldr	r3, [r7, #4]
    b7b2:	78db      	ldrb	r3, [r3, #3]
    b7b4:	2201      	movs	r2, #1
    b7b6:	4053      	eors	r3, r2
    b7b8:	b2db      	uxtb	r3, r3
    b7ba:	2b00      	cmp	r3, #0
    b7bc:	d035      	beq.n	b82a <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    b7be:	687b      	ldr	r3, [r7, #4]
    b7c0:	781b      	ldrb	r3, [r3, #0]
    b7c2:	2b80      	cmp	r3, #128	; 0x80
    b7c4:	d00b      	beq.n	b7de <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    b7c6:	69fb      	ldr	r3, [r7, #28]
    b7c8:	2280      	movs	r2, #128	; 0x80
    b7ca:	0252      	lsls	r2, r2, #9
    b7cc:	4313      	orrs	r3, r2
    b7ce:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    b7d0:	687b      	ldr	r3, [r7, #4]
    b7d2:	781b      	ldrb	r3, [r3, #0]
    b7d4:	061b      	lsls	r3, r3, #24
    b7d6:	001a      	movs	r2, r3
    b7d8:	69fb      	ldr	r3, [r7, #28]
    b7da:	4313      	orrs	r3, r2
    b7dc:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    b7de:	687b      	ldr	r3, [r7, #4]
    b7e0:	785b      	ldrb	r3, [r3, #1]
    b7e2:	2b00      	cmp	r3, #0
    b7e4:	d003      	beq.n	b7ee <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    b7e6:	687b      	ldr	r3, [r7, #4]
    b7e8:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    b7ea:	2b02      	cmp	r3, #2
    b7ec:	d110      	bne.n	b810 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    b7ee:	69fb      	ldr	r3, [r7, #28]
    b7f0:	2280      	movs	r2, #128	; 0x80
    b7f2:	0292      	lsls	r2, r2, #10
    b7f4:	4313      	orrs	r3, r2
    b7f6:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    b7f8:	687b      	ldr	r3, [r7, #4]
    b7fa:	789b      	ldrb	r3, [r3, #2]
    b7fc:	2b00      	cmp	r3, #0
    b7fe:	d004      	beq.n	b80a <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    b800:	69fb      	ldr	r3, [r7, #28]
    b802:	2280      	movs	r2, #128	; 0x80
    b804:	02d2      	lsls	r2, r2, #11
    b806:	4313      	orrs	r3, r2
    b808:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    b80a:	68fb      	ldr	r3, [r7, #12]
    b80c:	68ba      	ldr	r2, [r7, #8]
    b80e:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    b810:	687b      	ldr	r3, [r7, #4]
    b812:	785b      	ldrb	r3, [r3, #1]
    b814:	2b01      	cmp	r3, #1
    b816:	d003      	beq.n	b820 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    b818:	687b      	ldr	r3, [r7, #4]
    b81a:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    b81c:	2b02      	cmp	r3, #2
    b81e:	d107      	bne.n	b830 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    b820:	69fb      	ldr	r3, [r7, #28]
    b822:	4a22      	ldr	r2, [pc, #136]	; (b8ac <_system_pinmux_config+0x10c>)
    b824:	4013      	ands	r3, r2
    b826:	61fb      	str	r3, [r7, #28]
    b828:	e002      	b.n	b830 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    b82a:	68fb      	ldr	r3, [r7, #12]
    b82c:	68ba      	ldr	r2, [r7, #8]
    b82e:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    b830:	68bb      	ldr	r3, [r7, #8]
    b832:	041b      	lsls	r3, r3, #16
    b834:	0c1b      	lsrs	r3, r3, #16
    b836:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    b838:	68bb      	ldr	r3, [r7, #8]
    b83a:	0c1b      	lsrs	r3, r3, #16
    b83c:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    b83e:	69ba      	ldr	r2, [r7, #24]
    b840:	69fb      	ldr	r3, [r7, #28]
    b842:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    b844:	22a0      	movs	r2, #160	; 0xa0
    b846:	05d2      	lsls	r2, r2, #23
    b848:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    b84a:	68fb      	ldr	r3, [r7, #12]
    b84c:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    b84e:	697a      	ldr	r2, [r7, #20]
    b850:	69fb      	ldr	r3, [r7, #28]
    b852:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    b854:	22d0      	movs	r2, #208	; 0xd0
    b856:	0612      	lsls	r2, r2, #24
    b858:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    b85a:	68fb      	ldr	r3, [r7, #12]
    b85c:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    b85e:	687b      	ldr	r3, [r7, #4]
    b860:	78db      	ldrb	r3, [r3, #3]
    b862:	2201      	movs	r2, #1
    b864:	4053      	eors	r3, r2
    b866:	b2db      	uxtb	r3, r3
    b868:	2b00      	cmp	r3, #0
    b86a:	d01a      	beq.n	b8a2 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    b86c:	69fa      	ldr	r2, [r7, #28]
    b86e:	2380      	movs	r3, #128	; 0x80
    b870:	02db      	lsls	r3, r3, #11
    b872:	4013      	ands	r3, r2
    b874:	d00a      	beq.n	b88c <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    b876:	687b      	ldr	r3, [r7, #4]
    b878:	789b      	ldrb	r3, [r3, #2]
    b87a:	2b01      	cmp	r3, #1
    b87c:	d103      	bne.n	b886 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    b87e:	68fb      	ldr	r3, [r7, #12]
    b880:	68ba      	ldr	r2, [r7, #8]
    b882:	619a      	str	r2, [r3, #24]
    b884:	e002      	b.n	b88c <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    b886:	68fb      	ldr	r3, [r7, #12]
    b888:	68ba      	ldr	r2, [r7, #8]
    b88a:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    b88c:	687b      	ldr	r3, [r7, #4]
    b88e:	785b      	ldrb	r3, [r3, #1]
    b890:	2b01      	cmp	r3, #1
    b892:	d003      	beq.n	b89c <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    b894:	687b      	ldr	r3, [r7, #4]
    b896:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    b898:	2b02      	cmp	r3, #2
    b89a:	d102      	bne.n	b8a2 <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    b89c:	68fb      	ldr	r3, [r7, #12]
    b89e:	68ba      	ldr	r2, [r7, #8]
    b8a0:	609a      	str	r2, [r3, #8]
		}
	}
}
    b8a2:	46c0      	nop			; (mov r8, r8)
    b8a4:	46bd      	mov	sp, r7
    b8a6:	b008      	add	sp, #32
    b8a8:	bd80      	pop	{r7, pc}
    b8aa:	46c0      	nop			; (mov r8, r8)
    b8ac:	fffbffff 	.word	0xfffbffff

0000b8b0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    b8b0:	b580      	push	{r7, lr}
    b8b2:	b084      	sub	sp, #16
    b8b4:	af00      	add	r7, sp, #0
    b8b6:	0002      	movs	r2, r0
    b8b8:	6039      	str	r1, [r7, #0]
    b8ba:	1dfb      	adds	r3, r7, #7
    b8bc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    b8be:	1dfb      	adds	r3, r7, #7
    b8c0:	781b      	ldrb	r3, [r3, #0]
    b8c2:	0018      	movs	r0, r3
    b8c4:	4b0a      	ldr	r3, [pc, #40]	; (b8f0 <system_pinmux_pin_set_config+0x40>)
    b8c6:	4798      	blx	r3
    b8c8:	0003      	movs	r3, r0
    b8ca:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    b8cc:	1dfb      	adds	r3, r7, #7
    b8ce:	781b      	ldrb	r3, [r3, #0]
    b8d0:	221f      	movs	r2, #31
    b8d2:	4013      	ands	r3, r2
    b8d4:	2201      	movs	r2, #1
    b8d6:	409a      	lsls	r2, r3
    b8d8:	0013      	movs	r3, r2
    b8da:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    b8dc:	683a      	ldr	r2, [r7, #0]
    b8de:	68b9      	ldr	r1, [r7, #8]
    b8e0:	68fb      	ldr	r3, [r7, #12]
    b8e2:	0018      	movs	r0, r3
    b8e4:	4b03      	ldr	r3, [pc, #12]	; (b8f4 <system_pinmux_pin_set_config+0x44>)
    b8e6:	4798      	blx	r3
}
    b8e8:	46c0      	nop			; (mov r8, r8)
    b8ea:	46bd      	mov	sp, r7
    b8ec:	b004      	add	sp, #16
    b8ee:	bd80      	pop	{r7, pc}
    b8f0:	0000b741 	.word	0x0000b741
    b8f4:	0000b7a1 	.word	0x0000b7a1

0000b8f8 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    b8f8:	b580      	push	{r7, lr}
    b8fa:	af00      	add	r7, sp, #0
	return;
    b8fc:	46c0      	nop			; (mov r8, r8)
}
    b8fe:	46bd      	mov	sp, r7
    b900:	bd80      	pop	{r7, pc}
    b902:	46c0      	nop			; (mov r8, r8)

0000b904 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    b904:	b580      	push	{r7, lr}
    b906:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    b908:	4b06      	ldr	r3, [pc, #24]	; (b924 <system_init+0x20>)
    b90a:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    b90c:	4b06      	ldr	r3, [pc, #24]	; (b928 <system_init+0x24>)
    b90e:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    b910:	4b06      	ldr	r3, [pc, #24]	; (b92c <system_init+0x28>)
    b912:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    b914:	4b06      	ldr	r3, [pc, #24]	; (b930 <system_init+0x2c>)
    b916:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    b918:	4b06      	ldr	r3, [pc, #24]	; (b934 <system_init+0x30>)
    b91a:	4798      	blx	r3
}
    b91c:	46c0      	nop			; (mov r8, r8)
    b91e:	46bd      	mov	sp, r7
    b920:	bd80      	pop	{r7, pc}
    b922:	46c0      	nop			; (mov r8, r8)
    b924:	0000b115 	.word	0x0000b115
    b928:	0000aad9 	.word	0x0000aad9
    b92c:	0000b8f9 	.word	0x0000b8f9
    b930:	00003215 	.word	0x00003215
    b934:	0000b8f9 	.word	0x0000b8f9

0000b938 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    b938:	b580      	push	{r7, lr}
    b93a:	b082      	sub	sp, #8
    b93c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    b93e:	4b2f      	ldr	r3, [pc, #188]	; (b9fc <Reset_Handler+0xc4>)
    b940:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    b942:	4b2f      	ldr	r3, [pc, #188]	; (ba00 <Reset_Handler+0xc8>)
    b944:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    b946:	687a      	ldr	r2, [r7, #4]
    b948:	683b      	ldr	r3, [r7, #0]
    b94a:	429a      	cmp	r2, r3
    b94c:	d00c      	beq.n	b968 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    b94e:	e007      	b.n	b960 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    b950:	683b      	ldr	r3, [r7, #0]
    b952:	1d1a      	adds	r2, r3, #4
    b954:	603a      	str	r2, [r7, #0]
    b956:	687a      	ldr	r2, [r7, #4]
    b958:	1d11      	adds	r1, r2, #4
    b95a:	6079      	str	r1, [r7, #4]
    b95c:	6812      	ldr	r2, [r2, #0]
    b95e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    b960:	683a      	ldr	r2, [r7, #0]
    b962:	4b28      	ldr	r3, [pc, #160]	; (ba04 <Reset_Handler+0xcc>)
    b964:	429a      	cmp	r2, r3
    b966:	d3f3      	bcc.n	b950 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    b968:	4b27      	ldr	r3, [pc, #156]	; (ba08 <Reset_Handler+0xd0>)
    b96a:	603b      	str	r3, [r7, #0]
    b96c:	e004      	b.n	b978 <Reset_Handler+0x40>
                *pDest++ = 0;
    b96e:	683b      	ldr	r3, [r7, #0]
    b970:	1d1a      	adds	r2, r3, #4
    b972:	603a      	str	r2, [r7, #0]
    b974:	2200      	movs	r2, #0
    b976:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    b978:	683a      	ldr	r2, [r7, #0]
    b97a:	4b24      	ldr	r3, [pc, #144]	; (ba0c <Reset_Handler+0xd4>)
    b97c:	429a      	cmp	r2, r3
    b97e:	d3f6      	bcc.n	b96e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    b980:	4b23      	ldr	r3, [pc, #140]	; (ba10 <Reset_Handler+0xd8>)
    b982:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    b984:	4b23      	ldr	r3, [pc, #140]	; (ba14 <Reset_Handler+0xdc>)
    b986:	687a      	ldr	r2, [r7, #4]
    b988:	21ff      	movs	r1, #255	; 0xff
    b98a:	438a      	bics	r2, r1
    b98c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    b98e:	4a22      	ldr	r2, [pc, #136]	; (ba18 <Reset_Handler+0xe0>)
    b990:	2390      	movs	r3, #144	; 0x90
    b992:	005b      	lsls	r3, r3, #1
    b994:	2102      	movs	r1, #2
    b996:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    b998:	4a20      	ldr	r2, [pc, #128]	; (ba1c <Reset_Handler+0xe4>)
    b99a:	78d3      	ldrb	r3, [r2, #3]
    b99c:	2103      	movs	r1, #3
    b99e:	438b      	bics	r3, r1
    b9a0:	1c19      	adds	r1, r3, #0
    b9a2:	2302      	movs	r3, #2
    b9a4:	430b      	orrs	r3, r1
    b9a6:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    b9a8:	4a1c      	ldr	r2, [pc, #112]	; (ba1c <Reset_Handler+0xe4>)
    b9aa:	78d3      	ldrb	r3, [r2, #3]
    b9ac:	210c      	movs	r1, #12
    b9ae:	438b      	bics	r3, r1
    b9b0:	1c19      	adds	r1, r3, #0
    b9b2:	2308      	movs	r3, #8
    b9b4:	430b      	orrs	r3, r1
    b9b6:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    b9b8:	4a19      	ldr	r2, [pc, #100]	; (ba20 <Reset_Handler+0xe8>)
    b9ba:	7b93      	ldrb	r3, [r2, #14]
    b9bc:	2130      	movs	r1, #48	; 0x30
    b9be:	438b      	bics	r3, r1
    b9c0:	1c19      	adds	r1, r3, #0
    b9c2:	2320      	movs	r3, #32
    b9c4:	430b      	orrs	r3, r1
    b9c6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    b9c8:	4a15      	ldr	r2, [pc, #84]	; (ba20 <Reset_Handler+0xe8>)
    b9ca:	7b93      	ldrb	r3, [r2, #14]
    b9cc:	210c      	movs	r1, #12
    b9ce:	438b      	bics	r3, r1
    b9d0:	1c19      	adds	r1, r3, #0
    b9d2:	2308      	movs	r3, #8
    b9d4:	430b      	orrs	r3, r1
    b9d6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    b9d8:	4a11      	ldr	r2, [pc, #68]	; (ba20 <Reset_Handler+0xe8>)
    b9da:	7b93      	ldrb	r3, [r2, #14]
    b9dc:	2103      	movs	r1, #3
    b9de:	438b      	bics	r3, r1
    b9e0:	1c19      	adds	r1, r3, #0
    b9e2:	2302      	movs	r3, #2
    b9e4:	430b      	orrs	r3, r1
    b9e6:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    b9e8:	4a0e      	ldr	r2, [pc, #56]	; (ba24 <Reset_Handler+0xec>)
    b9ea:	6853      	ldr	r3, [r2, #4]
    b9ec:	2180      	movs	r1, #128	; 0x80
    b9ee:	430b      	orrs	r3, r1
    b9f0:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    b9f2:	4b0d      	ldr	r3, [pc, #52]	; (ba28 <Reset_Handler+0xf0>)
    b9f4:	4798      	blx	r3

        /* Branch to main function */
        main();
    b9f6:	4b0d      	ldr	r3, [pc, #52]	; (ba2c <Reset_Handler+0xf4>)
    b9f8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    b9fa:	e7fe      	b.n	b9fa <Reset_Handler+0xc2>
    b9fc:	0000f844 	.word	0x0000f844
    ba00:	20000000 	.word	0x20000000
    ba04:	2000008c 	.word	0x2000008c
    ba08:	2000008c 	.word	0x2000008c
    ba0c:	200010b0 	.word	0x200010b0
    ba10:	00000000 	.word	0x00000000
    ba14:	e000ed00 	.word	0xe000ed00
    ba18:	41007000 	.word	0x41007000
    ba1c:	41005000 	.word	0x41005000
    ba20:	41004800 	.word	0x41004800
    ba24:	41004000 	.word	0x41004000
    ba28:	0000e445 	.word	0x0000e445
    ba2c:	0000baf9 	.word	0x0000baf9

0000ba30 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    ba30:	b580      	push	{r7, lr}
    ba32:	af00      	add	r7, sp, #0
        while (1) {
        }
    ba34:	e7fe      	b.n	ba34 <Dummy_Handler+0x4>
    ba36:	46c0      	nop			; (mov r8, r8)

0000ba38 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    ba38:	b580      	push	{r7, lr}
    ba3a:	b084      	sub	sp, #16
    ba3c:	af00      	add	r7, sp, #0
    ba3e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    ba40:	4b0a      	ldr	r3, [pc, #40]	; (ba6c <_sbrk+0x34>)
    ba42:	681b      	ldr	r3, [r3, #0]
    ba44:	2b00      	cmp	r3, #0
    ba46:	d102      	bne.n	ba4e <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    ba48:	4b08      	ldr	r3, [pc, #32]	; (ba6c <_sbrk+0x34>)
    ba4a:	4a09      	ldr	r2, [pc, #36]	; (ba70 <_sbrk+0x38>)
    ba4c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    ba4e:	4b07      	ldr	r3, [pc, #28]	; (ba6c <_sbrk+0x34>)
    ba50:	681b      	ldr	r3, [r3, #0]
    ba52:	60fb      	str	r3, [r7, #12]

	heap += incr;
    ba54:	4b05      	ldr	r3, [pc, #20]	; (ba6c <_sbrk+0x34>)
    ba56:	681a      	ldr	r2, [r3, #0]
    ba58:	687b      	ldr	r3, [r7, #4]
    ba5a:	18d2      	adds	r2, r2, r3
    ba5c:	4b03      	ldr	r3, [pc, #12]	; (ba6c <_sbrk+0x34>)
    ba5e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    ba60:	68fb      	ldr	r3, [r7, #12]
}
    ba62:	0018      	movs	r0, r3
    ba64:	46bd      	mov	sp, r7
    ba66:	b004      	add	sp, #16
    ba68:	bd80      	pop	{r7, pc}
    ba6a:	46c0      	nop			; (mov r8, r8)
    ba6c:	20000d80 	.word	0x20000d80
    ba70:	200020b0 	.word	0x200020b0

0000ba74 <_close>:
{
	return -1;
}

extern int _close(int file)
{
    ba74:	b580      	push	{r7, lr}
    ba76:	b082      	sub	sp, #8
    ba78:	af00      	add	r7, sp, #0
    ba7a:	6078      	str	r0, [r7, #4]
	return -1;
    ba7c:	2301      	movs	r3, #1
    ba7e:	425b      	negs	r3, r3
}
    ba80:	0018      	movs	r0, r3
    ba82:	46bd      	mov	sp, r7
    ba84:	b002      	add	sp, #8
    ba86:	bd80      	pop	{r7, pc}

0000ba88 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    ba88:	b580      	push	{r7, lr}
    ba8a:	b082      	sub	sp, #8
    ba8c:	af00      	add	r7, sp, #0
    ba8e:	6078      	str	r0, [r7, #4]
    ba90:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    ba92:	683b      	ldr	r3, [r7, #0]
    ba94:	2280      	movs	r2, #128	; 0x80
    ba96:	0192      	lsls	r2, r2, #6
    ba98:	605a      	str	r2, [r3, #4]

	return 0;
    ba9a:	2300      	movs	r3, #0
}
    ba9c:	0018      	movs	r0, r3
    ba9e:	46bd      	mov	sp, r7
    baa0:	b002      	add	sp, #8
    baa2:	bd80      	pop	{r7, pc}

0000baa4 <_isatty>:

extern int _isatty(int file)
{
    baa4:	b580      	push	{r7, lr}
    baa6:	b082      	sub	sp, #8
    baa8:	af00      	add	r7, sp, #0
    baaa:	6078      	str	r0, [r7, #4]
	return 1;
    baac:	2301      	movs	r3, #1
}
    baae:	0018      	movs	r0, r3
    bab0:	46bd      	mov	sp, r7
    bab2:	b002      	add	sp, #8
    bab4:	bd80      	pop	{r7, pc}
    bab6:	46c0      	nop			; (mov r8, r8)

0000bab8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    bab8:	b580      	push	{r7, lr}
    baba:	b084      	sub	sp, #16
    babc:	af00      	add	r7, sp, #0
    babe:	60f8      	str	r0, [r7, #12]
    bac0:	60b9      	str	r1, [r7, #8]
    bac2:	607a      	str	r2, [r7, #4]
	return 0;
    bac4:	2300      	movs	r3, #0
}
    bac6:	0018      	movs	r0, r3
    bac8:	46bd      	mov	sp, r7
    baca:	b004      	add	sp, #16
    bacc:	bd80      	pop	{r7, pc}
    bace:	46c0      	nop			; (mov r8, r8)

0000bad0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    bad0:	b580      	push	{r7, lr}
    bad2:	b082      	sub	sp, #8
    bad4:	af00      	add	r7, sp, #0
    bad6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    bad8:	687b      	ldr	r3, [r7, #4]
    bada:	2280      	movs	r2, #128	; 0x80
    badc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    bade:	687b      	ldr	r3, [r7, #4]
    bae0:	2200      	movs	r2, #0
    bae2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    bae4:	687b      	ldr	r3, [r7, #4]
    bae6:	2201      	movs	r2, #1
    bae8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    baea:	687b      	ldr	r3, [r7, #4]
    baec:	2200      	movs	r2, #0
    baee:	70da      	strb	r2, [r3, #3]
}
    baf0:	46c0      	nop			; (mov r8, r8)
    baf2:	46bd      	mov	sp, r7
    baf4:	b002      	add	sp, #8
    baf6:	bd80      	pop	{r7, pc}

0000baf8 <main>:
extern void wsndemo_init(void);
extern void wsndemo_task(void);


int main (void)
{
    baf8:	b580      	push	{r7, lr}
    bafa:	b082      	sub	sp, #8
    bafc:	af00      	add	r7, sp, #0
	/* Configure device and enable. */
	system_init();
    bafe:	4b0c      	ldr	r3, [pc, #48]	; (bb30 <main+0x38>)
    bb00:	4798      	blx	r3
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
    bb02:	1d3b      	adds	r3, r7, #4
    bb04:	0018      	movs	r0, r3
    bb06:	4b0b      	ldr	r3, [pc, #44]	; (bb34 <main+0x3c>)
    bb08:	4798      	blx	r3
	config_pinmux.mux_position =PINMUX_PA27H_GCLK_IO0;
    bb0a:	1d3b      	adds	r3, r7, #4
    bb0c:	2207      	movs	r2, #7
    bb0e:	701a      	strb	r2, [r3, #0]
	config_pinmux.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    bb10:	1d3b      	adds	r3, r7, #4
    bb12:	2201      	movs	r2, #1
    bb14:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(PIN_PA27,&config_pinmux);
    bb16:	1d3b      	adds	r3, r7, #4
    bb18:	0019      	movs	r1, r3
    bb1a:	201b      	movs	r0, #27
    bb1c:	4b06      	ldr	r3, [pc, #24]	; (bb38 <main+0x40>)
    bb1e:	4798      	blx	r3
	
	delay_init();	
    bb20:	4b06      	ldr	r3, [pc, #24]	; (bb3c <main+0x44>)
    bb22:	4798      	blx	r3
	
	//stdio_usb_init();
	wsndemo_init();
    bb24:	4b06      	ldr	r3, [pc, #24]	; (bb40 <main+0x48>)
    bb26:	4798      	blx	r3
	
	while (1)
	{
		wsndemo_task();
    bb28:	4b06      	ldr	r3, [pc, #24]	; (bb44 <main+0x4c>)
    bb2a:	4798      	blx	r3
	}
    bb2c:	e7fc      	b.n	bb28 <main+0x30>
    bb2e:	46c0      	nop			; (mov r8, r8)
    bb30:	0000b905 	.word	0x0000b905
    bb34:	0000bad1 	.word	0x0000bad1
    bb38:	0000b8b1 	.word	0x0000b8b1
    bb3c:	0000a999 	.word	0x0000a999
    bb40:	000046d9 	.word	0x000046d9
    bb44:	0000470d 	.word	0x0000470d

0000bb48 <common_tc_delay>:
    bb48:	b510      	push	{r4, lr}
    bb4a:	1c04      	adds	r4, r0, #0
    bb4c:	4b13      	ldr	r3, [pc, #76]	; (bb9c <common_tc_delay+0x54>)
    bb4e:	4798      	blx	r3
    bb50:	4b13      	ldr	r3, [pc, #76]	; (bba0 <common_tc_delay+0x58>)
    bb52:	781a      	ldrb	r2, [r3, #0]
    bb54:	4362      	muls	r2, r4
    bb56:	1881      	adds	r1, r0, r2
    bb58:	4b12      	ldr	r3, [pc, #72]	; (bba4 <common_tc_delay+0x5c>)
    bb5a:	6059      	str	r1, [r3, #4]
    bb5c:	6859      	ldr	r1, [r3, #4]
    bb5e:	0c09      	lsrs	r1, r1, #16
    bb60:	6059      	str	r1, [r3, #4]
    bb62:	685b      	ldr	r3, [r3, #4]
    bb64:	2b00      	cmp	r3, #0
    bb66:	d007      	beq.n	bb78 <common_tc_delay+0x30>
    bb68:	4b0e      	ldr	r3, [pc, #56]	; (bba4 <common_tc_delay+0x5c>)
    bb6a:	6859      	ldr	r1, [r3, #4]
    bb6c:	3201      	adds	r2, #1
    bb6e:	1880      	adds	r0, r0, r2
    bb70:	8118      	strh	r0, [r3, #8]
    bb72:	4b0d      	ldr	r3, [pc, #52]	; (bba8 <common_tc_delay+0x60>)
    bb74:	4798      	blx	r3
    bb76:	e004      	b.n	bb82 <common_tc_delay+0x3a>
    bb78:	1882      	adds	r2, r0, r2
    bb7a:	4b0a      	ldr	r3, [pc, #40]	; (bba4 <common_tc_delay+0x5c>)
    bb7c:	811a      	strh	r2, [r3, #8]
    bb7e:	4b0b      	ldr	r3, [pc, #44]	; (bbac <common_tc_delay+0x64>)
    bb80:	4798      	blx	r3
    bb82:	4b08      	ldr	r3, [pc, #32]	; (bba4 <common_tc_delay+0x5c>)
    bb84:	891b      	ldrh	r3, [r3, #8]
    bb86:	2b63      	cmp	r3, #99	; 0x63
    bb88:	d802      	bhi.n	bb90 <common_tc_delay+0x48>
    bb8a:	3364      	adds	r3, #100	; 0x64
    bb8c:	4a05      	ldr	r2, [pc, #20]	; (bba4 <common_tc_delay+0x5c>)
    bb8e:	8113      	strh	r3, [r2, #8]
    bb90:	4b04      	ldr	r3, [pc, #16]	; (bba4 <common_tc_delay+0x5c>)
    bb92:	8918      	ldrh	r0, [r3, #8]
    bb94:	4b06      	ldr	r3, [pc, #24]	; (bbb0 <common_tc_delay+0x68>)
    bb96:	4798      	blx	r3
    bb98:	bd10      	pop	{r4, pc}
    bb9a:	46c0      	nop			; (mov r8, r8)
    bb9c:	00005eb5 	.word	0x00005eb5
    bba0:	200010a9 	.word	0x200010a9
    bba4:	20000d84 	.word	0x20000d84
    bba8:	00005ed5 	.word	0x00005ed5
    bbac:	00005ef1 	.word	0x00005ef1
    bbb0:	00005f1d 	.word	0x00005f1d

0000bbb4 <common_tc_init>:
    bbb4:	b508      	push	{r3, lr}
    bbb6:	2200      	movs	r2, #0
    bbb8:	4b03      	ldr	r3, [pc, #12]	; (bbc8 <common_tc_init+0x14>)
    bbba:	701a      	strb	r2, [r3, #0]
    bbbc:	4b03      	ldr	r3, [pc, #12]	; (bbcc <common_tc_init+0x18>)
    bbbe:	4798      	blx	r3
    bbc0:	4b03      	ldr	r3, [pc, #12]	; (bbd0 <common_tc_init+0x1c>)
    bbc2:	7018      	strb	r0, [r3, #0]
    bbc4:	bd08      	pop	{r3, pc}
    bbc6:	46c0      	nop			; (mov r8, r8)
    bbc8:	20000d84 	.word	0x20000d84
    bbcc:	00005f79 	.word	0x00005f79
    bbd0:	200010a9 	.word	0x200010a9

0000bbd4 <tmr_ovf_callback>:
    bbd4:	b508      	push	{r3, lr}
    bbd6:	4b0e      	ldr	r3, [pc, #56]	; (bc10 <tmr_ovf_callback+0x3c>)
    bbd8:	685b      	ldr	r3, [r3, #4]
    bbda:	2b00      	cmp	r3, #0
    bbdc:	d007      	beq.n	bbee <tmr_ovf_callback+0x1a>
    bbde:	4a0c      	ldr	r2, [pc, #48]	; (bc10 <tmr_ovf_callback+0x3c>)
    bbe0:	6853      	ldr	r3, [r2, #4]
    bbe2:	3b01      	subs	r3, #1
    bbe4:	6053      	str	r3, [r2, #4]
    bbe6:	2b00      	cmp	r3, #0
    bbe8:	d101      	bne.n	bbee <tmr_ovf_callback+0x1a>
    bbea:	4b0a      	ldr	r3, [pc, #40]	; (bc14 <tmr_ovf_callback+0x40>)
    bbec:	4798      	blx	r3
    bbee:	4a08      	ldr	r2, [pc, #32]	; (bc10 <tmr_ovf_callback+0x3c>)
    bbf0:	7813      	ldrb	r3, [r2, #0]
    bbf2:	3301      	adds	r3, #1
    bbf4:	b2db      	uxtb	r3, r3
    bbf6:	7013      	strb	r3, [r2, #0]
    bbf8:	4a07      	ldr	r2, [pc, #28]	; (bc18 <tmr_ovf_callback+0x44>)
    bbfa:	7812      	ldrb	r2, [r2, #0]
    bbfc:	429a      	cmp	r2, r3
    bbfe:	d806      	bhi.n	bc0e <tmr_ovf_callback+0x3a>
    bc00:	4b03      	ldr	r3, [pc, #12]	; (bc10 <tmr_ovf_callback+0x3c>)
    bc02:	2200      	movs	r2, #0
    bc04:	701a      	strb	r2, [r3, #0]
    bc06:	68db      	ldr	r3, [r3, #12]
    bc08:	2b00      	cmp	r3, #0
    bc0a:	d000      	beq.n	bc0e <tmr_ovf_callback+0x3a>
    bc0c:	4798      	blx	r3
    bc0e:	bd08      	pop	{r3, pc}
    bc10:	20000d84 	.word	0x20000d84
    bc14:	00005ef1 	.word	0x00005ef1
    bc18:	200010a9 	.word	0x200010a9

0000bc1c <tmr_cca_callback>:
    bc1c:	b508      	push	{r3, lr}
    bc1e:	4b04      	ldr	r3, [pc, #16]	; (bc30 <tmr_cca_callback+0x14>)
    bc20:	4798      	blx	r3
    bc22:	4b04      	ldr	r3, [pc, #16]	; (bc34 <tmr_cca_callback+0x18>)
    bc24:	691b      	ldr	r3, [r3, #16]
    bc26:	2b00      	cmp	r3, #0
    bc28:	d000      	beq.n	bc2c <tmr_cca_callback+0x10>
    bc2a:	4798      	blx	r3
    bc2c:	bd08      	pop	{r3, pc}
    bc2e:	46c0      	nop			; (mov r8, r8)
    bc30:	00005ed5 	.word	0x00005ed5
    bc34:	20000d84 	.word	0x20000d84

0000bc38 <set_common_tc_expiry_callback>:
    bc38:	4b01      	ldr	r3, [pc, #4]	; (bc40 <set_common_tc_expiry_callback+0x8>)
    bc3a:	6118      	str	r0, [r3, #16]
    bc3c:	4770      	bx	lr
    bc3e:	46c0      	nop			; (mov r8, r8)
    bc40:	20000d84 	.word	0x20000d84

0000bc44 <__aeabi_uidiv>:
    bc44:	2200      	movs	r2, #0
    bc46:	0843      	lsrs	r3, r0, #1
    bc48:	428b      	cmp	r3, r1
    bc4a:	d374      	bcc.n	bd36 <__aeabi_uidiv+0xf2>
    bc4c:	0903      	lsrs	r3, r0, #4
    bc4e:	428b      	cmp	r3, r1
    bc50:	d35f      	bcc.n	bd12 <__aeabi_uidiv+0xce>
    bc52:	0a03      	lsrs	r3, r0, #8
    bc54:	428b      	cmp	r3, r1
    bc56:	d344      	bcc.n	bce2 <__aeabi_uidiv+0x9e>
    bc58:	0b03      	lsrs	r3, r0, #12
    bc5a:	428b      	cmp	r3, r1
    bc5c:	d328      	bcc.n	bcb0 <__aeabi_uidiv+0x6c>
    bc5e:	0c03      	lsrs	r3, r0, #16
    bc60:	428b      	cmp	r3, r1
    bc62:	d30d      	bcc.n	bc80 <__aeabi_uidiv+0x3c>
    bc64:	22ff      	movs	r2, #255	; 0xff
    bc66:	0209      	lsls	r1, r1, #8
    bc68:	ba12      	rev	r2, r2
    bc6a:	0c03      	lsrs	r3, r0, #16
    bc6c:	428b      	cmp	r3, r1
    bc6e:	d302      	bcc.n	bc76 <__aeabi_uidiv+0x32>
    bc70:	1212      	asrs	r2, r2, #8
    bc72:	0209      	lsls	r1, r1, #8
    bc74:	d065      	beq.n	bd42 <__aeabi_uidiv+0xfe>
    bc76:	0b03      	lsrs	r3, r0, #12
    bc78:	428b      	cmp	r3, r1
    bc7a:	d319      	bcc.n	bcb0 <__aeabi_uidiv+0x6c>
    bc7c:	e000      	b.n	bc80 <__aeabi_uidiv+0x3c>
    bc7e:	0a09      	lsrs	r1, r1, #8
    bc80:	0bc3      	lsrs	r3, r0, #15
    bc82:	428b      	cmp	r3, r1
    bc84:	d301      	bcc.n	bc8a <__aeabi_uidiv+0x46>
    bc86:	03cb      	lsls	r3, r1, #15
    bc88:	1ac0      	subs	r0, r0, r3
    bc8a:	4152      	adcs	r2, r2
    bc8c:	0b83      	lsrs	r3, r0, #14
    bc8e:	428b      	cmp	r3, r1
    bc90:	d301      	bcc.n	bc96 <__aeabi_uidiv+0x52>
    bc92:	038b      	lsls	r3, r1, #14
    bc94:	1ac0      	subs	r0, r0, r3
    bc96:	4152      	adcs	r2, r2
    bc98:	0b43      	lsrs	r3, r0, #13
    bc9a:	428b      	cmp	r3, r1
    bc9c:	d301      	bcc.n	bca2 <__aeabi_uidiv+0x5e>
    bc9e:	034b      	lsls	r3, r1, #13
    bca0:	1ac0      	subs	r0, r0, r3
    bca2:	4152      	adcs	r2, r2
    bca4:	0b03      	lsrs	r3, r0, #12
    bca6:	428b      	cmp	r3, r1
    bca8:	d301      	bcc.n	bcae <__aeabi_uidiv+0x6a>
    bcaa:	030b      	lsls	r3, r1, #12
    bcac:	1ac0      	subs	r0, r0, r3
    bcae:	4152      	adcs	r2, r2
    bcb0:	0ac3      	lsrs	r3, r0, #11
    bcb2:	428b      	cmp	r3, r1
    bcb4:	d301      	bcc.n	bcba <__aeabi_uidiv+0x76>
    bcb6:	02cb      	lsls	r3, r1, #11
    bcb8:	1ac0      	subs	r0, r0, r3
    bcba:	4152      	adcs	r2, r2
    bcbc:	0a83      	lsrs	r3, r0, #10
    bcbe:	428b      	cmp	r3, r1
    bcc0:	d301      	bcc.n	bcc6 <__aeabi_uidiv+0x82>
    bcc2:	028b      	lsls	r3, r1, #10
    bcc4:	1ac0      	subs	r0, r0, r3
    bcc6:	4152      	adcs	r2, r2
    bcc8:	0a43      	lsrs	r3, r0, #9
    bcca:	428b      	cmp	r3, r1
    bccc:	d301      	bcc.n	bcd2 <__aeabi_uidiv+0x8e>
    bcce:	024b      	lsls	r3, r1, #9
    bcd0:	1ac0      	subs	r0, r0, r3
    bcd2:	4152      	adcs	r2, r2
    bcd4:	0a03      	lsrs	r3, r0, #8
    bcd6:	428b      	cmp	r3, r1
    bcd8:	d301      	bcc.n	bcde <__aeabi_uidiv+0x9a>
    bcda:	020b      	lsls	r3, r1, #8
    bcdc:	1ac0      	subs	r0, r0, r3
    bcde:	4152      	adcs	r2, r2
    bce0:	d2cd      	bcs.n	bc7e <__aeabi_uidiv+0x3a>
    bce2:	09c3      	lsrs	r3, r0, #7
    bce4:	428b      	cmp	r3, r1
    bce6:	d301      	bcc.n	bcec <__aeabi_uidiv+0xa8>
    bce8:	01cb      	lsls	r3, r1, #7
    bcea:	1ac0      	subs	r0, r0, r3
    bcec:	4152      	adcs	r2, r2
    bcee:	0983      	lsrs	r3, r0, #6
    bcf0:	428b      	cmp	r3, r1
    bcf2:	d301      	bcc.n	bcf8 <__aeabi_uidiv+0xb4>
    bcf4:	018b      	lsls	r3, r1, #6
    bcf6:	1ac0      	subs	r0, r0, r3
    bcf8:	4152      	adcs	r2, r2
    bcfa:	0943      	lsrs	r3, r0, #5
    bcfc:	428b      	cmp	r3, r1
    bcfe:	d301      	bcc.n	bd04 <__aeabi_uidiv+0xc0>
    bd00:	014b      	lsls	r3, r1, #5
    bd02:	1ac0      	subs	r0, r0, r3
    bd04:	4152      	adcs	r2, r2
    bd06:	0903      	lsrs	r3, r0, #4
    bd08:	428b      	cmp	r3, r1
    bd0a:	d301      	bcc.n	bd10 <__aeabi_uidiv+0xcc>
    bd0c:	010b      	lsls	r3, r1, #4
    bd0e:	1ac0      	subs	r0, r0, r3
    bd10:	4152      	adcs	r2, r2
    bd12:	08c3      	lsrs	r3, r0, #3
    bd14:	428b      	cmp	r3, r1
    bd16:	d301      	bcc.n	bd1c <__aeabi_uidiv+0xd8>
    bd18:	00cb      	lsls	r3, r1, #3
    bd1a:	1ac0      	subs	r0, r0, r3
    bd1c:	4152      	adcs	r2, r2
    bd1e:	0883      	lsrs	r3, r0, #2
    bd20:	428b      	cmp	r3, r1
    bd22:	d301      	bcc.n	bd28 <__aeabi_uidiv+0xe4>
    bd24:	008b      	lsls	r3, r1, #2
    bd26:	1ac0      	subs	r0, r0, r3
    bd28:	4152      	adcs	r2, r2
    bd2a:	0843      	lsrs	r3, r0, #1
    bd2c:	428b      	cmp	r3, r1
    bd2e:	d301      	bcc.n	bd34 <__aeabi_uidiv+0xf0>
    bd30:	004b      	lsls	r3, r1, #1
    bd32:	1ac0      	subs	r0, r0, r3
    bd34:	4152      	adcs	r2, r2
    bd36:	1a41      	subs	r1, r0, r1
    bd38:	d200      	bcs.n	bd3c <__aeabi_uidiv+0xf8>
    bd3a:	4601      	mov	r1, r0
    bd3c:	4152      	adcs	r2, r2
    bd3e:	4610      	mov	r0, r2
    bd40:	4770      	bx	lr
    bd42:	e7ff      	b.n	bd44 <__aeabi_uidiv+0x100>
    bd44:	b501      	push	{r0, lr}
    bd46:	2000      	movs	r0, #0
    bd48:	f000 f806 	bl	bd58 <__aeabi_idiv0>
    bd4c:	bd02      	pop	{r1, pc}
    bd4e:	46c0      	nop			; (mov r8, r8)

0000bd50 <__aeabi_uidivmod>:
    bd50:	2900      	cmp	r1, #0
    bd52:	d0f7      	beq.n	bd44 <__aeabi_uidiv+0x100>
    bd54:	e776      	b.n	bc44 <__aeabi_uidiv>
    bd56:	4770      	bx	lr

0000bd58 <__aeabi_idiv0>:
    bd58:	4770      	bx	lr
    bd5a:	46c0      	nop			; (mov r8, r8)

0000bd5c <__aeabi_cfrcmple>:
    bd5c:	4684      	mov	ip, r0
    bd5e:	1c08      	adds	r0, r1, #0
    bd60:	4661      	mov	r1, ip
    bd62:	e7ff      	b.n	bd64 <__aeabi_cfcmpeq>

0000bd64 <__aeabi_cfcmpeq>:
    bd64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    bd66:	f000 fbb1 	bl	c4cc <__lesf2>
    bd6a:	2800      	cmp	r0, #0
    bd6c:	d401      	bmi.n	bd72 <__aeabi_cfcmpeq+0xe>
    bd6e:	2100      	movs	r1, #0
    bd70:	42c8      	cmn	r0, r1
    bd72:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000bd74 <__aeabi_fcmpeq>:
    bd74:	b510      	push	{r4, lr}
    bd76:	f000 fb3d 	bl	c3f4 <__eqsf2>
    bd7a:	4240      	negs	r0, r0
    bd7c:	3001      	adds	r0, #1
    bd7e:	bd10      	pop	{r4, pc}

0000bd80 <__aeabi_fcmplt>:
    bd80:	b510      	push	{r4, lr}
    bd82:	f000 fba3 	bl	c4cc <__lesf2>
    bd86:	2800      	cmp	r0, #0
    bd88:	db01      	blt.n	bd8e <__aeabi_fcmplt+0xe>
    bd8a:	2000      	movs	r0, #0
    bd8c:	bd10      	pop	{r4, pc}
    bd8e:	2001      	movs	r0, #1
    bd90:	bd10      	pop	{r4, pc}
    bd92:	46c0      	nop			; (mov r8, r8)

0000bd94 <__aeabi_fcmple>:
    bd94:	b510      	push	{r4, lr}
    bd96:	f000 fb99 	bl	c4cc <__lesf2>
    bd9a:	2800      	cmp	r0, #0
    bd9c:	dd01      	ble.n	bda2 <__aeabi_fcmple+0xe>
    bd9e:	2000      	movs	r0, #0
    bda0:	bd10      	pop	{r4, pc}
    bda2:	2001      	movs	r0, #1
    bda4:	bd10      	pop	{r4, pc}
    bda6:	46c0      	nop			; (mov r8, r8)

0000bda8 <__aeabi_fcmpgt>:
    bda8:	b510      	push	{r4, lr}
    bdaa:	f000 fb4b 	bl	c444 <__gesf2>
    bdae:	2800      	cmp	r0, #0
    bdb0:	dc01      	bgt.n	bdb6 <__aeabi_fcmpgt+0xe>
    bdb2:	2000      	movs	r0, #0
    bdb4:	bd10      	pop	{r4, pc}
    bdb6:	2001      	movs	r0, #1
    bdb8:	bd10      	pop	{r4, pc}
    bdba:	46c0      	nop			; (mov r8, r8)

0000bdbc <__aeabi_fcmpge>:
    bdbc:	b510      	push	{r4, lr}
    bdbe:	f000 fb41 	bl	c444 <__gesf2>
    bdc2:	2800      	cmp	r0, #0
    bdc4:	da01      	bge.n	bdca <__aeabi_fcmpge+0xe>
    bdc6:	2000      	movs	r0, #0
    bdc8:	bd10      	pop	{r4, pc}
    bdca:	2001      	movs	r0, #1
    bdcc:	bd10      	pop	{r4, pc}
    bdce:	46c0      	nop			; (mov r8, r8)

0000bdd0 <__clzsi2>:
    bdd0:	211c      	movs	r1, #28
    bdd2:	2301      	movs	r3, #1
    bdd4:	041b      	lsls	r3, r3, #16
    bdd6:	4298      	cmp	r0, r3
    bdd8:	d301      	bcc.n	bdde <__clzsi2+0xe>
    bdda:	0c00      	lsrs	r0, r0, #16
    bddc:	3910      	subs	r1, #16
    bdde:	0a1b      	lsrs	r3, r3, #8
    bde0:	4298      	cmp	r0, r3
    bde2:	d301      	bcc.n	bde8 <__clzsi2+0x18>
    bde4:	0a00      	lsrs	r0, r0, #8
    bde6:	3908      	subs	r1, #8
    bde8:	091b      	lsrs	r3, r3, #4
    bdea:	4298      	cmp	r0, r3
    bdec:	d301      	bcc.n	bdf2 <__clzsi2+0x22>
    bdee:	0900      	lsrs	r0, r0, #4
    bdf0:	3904      	subs	r1, #4
    bdf2:	a202      	add	r2, pc, #8	; (adr r2, bdfc <__clzsi2+0x2c>)
    bdf4:	5c10      	ldrb	r0, [r2, r0]
    bdf6:	1840      	adds	r0, r0, r1
    bdf8:	4770      	bx	lr
    bdfa:	46c0      	nop			; (mov r8, r8)
    bdfc:	02020304 	.word	0x02020304
    be00:	01010101 	.word	0x01010101
	...

0000be0c <__ctzsi2>:
    be0c:	4241      	negs	r1, r0
    be0e:	4008      	ands	r0, r1
    be10:	211c      	movs	r1, #28
    be12:	2301      	movs	r3, #1
    be14:	041b      	lsls	r3, r3, #16
    be16:	4298      	cmp	r0, r3
    be18:	d301      	bcc.n	be1e <__ctzsi2+0x12>
    be1a:	0c00      	lsrs	r0, r0, #16
    be1c:	3910      	subs	r1, #16
    be1e:	0a1b      	lsrs	r3, r3, #8
    be20:	4298      	cmp	r0, r3
    be22:	d301      	bcc.n	be28 <__ctzsi2+0x1c>
    be24:	0a00      	lsrs	r0, r0, #8
    be26:	3908      	subs	r1, #8
    be28:	091b      	lsrs	r3, r3, #4
    be2a:	4298      	cmp	r0, r3
    be2c:	d301      	bcc.n	be32 <__ctzsi2+0x26>
    be2e:	0900      	lsrs	r0, r0, #4
    be30:	3904      	subs	r1, #4
    be32:	a202      	add	r2, pc, #8	; (adr r2, be3c <__ctzsi2+0x30>)
    be34:	5c10      	ldrb	r0, [r2, r0]
    be36:	1a40      	subs	r0, r0, r1
    be38:	4770      	bx	lr
    be3a:	46c0      	nop			; (mov r8, r8)
    be3c:	1d1d1c1b 	.word	0x1d1d1c1b
    be40:	1e1e1e1e 	.word	0x1e1e1e1e
    be44:	1f1f1f1f 	.word	0x1f1f1f1f
    be48:	1f1f1f1f 	.word	0x1f1f1f1f

0000be4c <__aeabi_lmul>:
    be4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    be4e:	464f      	mov	r7, r9
    be50:	4646      	mov	r6, r8
    be52:	b4c0      	push	{r6, r7}
    be54:	0416      	lsls	r6, r2, #16
    be56:	0c36      	lsrs	r6, r6, #16
    be58:	4699      	mov	r9, r3
    be5a:	0033      	movs	r3, r6
    be5c:	0405      	lsls	r5, r0, #16
    be5e:	0c2c      	lsrs	r4, r5, #16
    be60:	0c07      	lsrs	r7, r0, #16
    be62:	0c15      	lsrs	r5, r2, #16
    be64:	4363      	muls	r3, r4
    be66:	437e      	muls	r6, r7
    be68:	436f      	muls	r7, r5
    be6a:	4365      	muls	r5, r4
    be6c:	0c1c      	lsrs	r4, r3, #16
    be6e:	19ad      	adds	r5, r5, r6
    be70:	1964      	adds	r4, r4, r5
    be72:	469c      	mov	ip, r3
    be74:	42a6      	cmp	r6, r4
    be76:	d903      	bls.n	be80 <__aeabi_lmul+0x34>
    be78:	2380      	movs	r3, #128	; 0x80
    be7a:	025b      	lsls	r3, r3, #9
    be7c:	4698      	mov	r8, r3
    be7e:	4447      	add	r7, r8
    be80:	4663      	mov	r3, ip
    be82:	0c25      	lsrs	r5, r4, #16
    be84:	19ef      	adds	r7, r5, r7
    be86:	041d      	lsls	r5, r3, #16
    be88:	464b      	mov	r3, r9
    be8a:	434a      	muls	r2, r1
    be8c:	4343      	muls	r3, r0
    be8e:	0c2d      	lsrs	r5, r5, #16
    be90:	0424      	lsls	r4, r4, #16
    be92:	1964      	adds	r4, r4, r5
    be94:	1899      	adds	r1, r3, r2
    be96:	19c9      	adds	r1, r1, r7
    be98:	0020      	movs	r0, r4
    be9a:	bc0c      	pop	{r2, r3}
    be9c:	4690      	mov	r8, r2
    be9e:	4699      	mov	r9, r3
    bea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bea2:	46c0      	nop			; (mov r8, r8)

0000bea4 <__aeabi_f2uiz>:
    bea4:	219e      	movs	r1, #158	; 0x9e
    bea6:	b510      	push	{r4, lr}
    bea8:	05c9      	lsls	r1, r1, #23
    beaa:	1c04      	adds	r4, r0, #0
    beac:	f7ff ff86 	bl	bdbc <__aeabi_fcmpge>
    beb0:	2800      	cmp	r0, #0
    beb2:	d103      	bne.n	bebc <__aeabi_f2uiz+0x18>
    beb4:	1c20      	adds	r0, r4, #0
    beb6:	f000 fde7 	bl	ca88 <__aeabi_f2iz>
    beba:	bd10      	pop	{r4, pc}
    bebc:	219e      	movs	r1, #158	; 0x9e
    bebe:	1c20      	adds	r0, r4, #0
    bec0:	05c9      	lsls	r1, r1, #23
    bec2:	f000 fc5b 	bl	c77c <__aeabi_fsub>
    bec6:	f000 fddf 	bl	ca88 <__aeabi_f2iz>
    beca:	2380      	movs	r3, #128	; 0x80
    becc:	061b      	lsls	r3, r3, #24
    bece:	469c      	mov	ip, r3
    bed0:	4460      	add	r0, ip
    bed2:	e7f2      	b.n	beba <__aeabi_f2uiz+0x16>

0000bed4 <__aeabi_fadd>:
    bed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bed6:	024a      	lsls	r2, r1, #9
    bed8:	0243      	lsls	r3, r0, #9
    beda:	0044      	lsls	r4, r0, #1
    bedc:	004e      	lsls	r6, r1, #1
    bede:	0fc5      	lsrs	r5, r0, #31
    bee0:	0e24      	lsrs	r4, r4, #24
    bee2:	0028      	movs	r0, r5
    bee4:	099b      	lsrs	r3, r3, #6
    bee6:	0e36      	lsrs	r6, r6, #24
    bee8:	0fc9      	lsrs	r1, r1, #31
    beea:	0992      	lsrs	r2, r2, #6
    beec:	428d      	cmp	r5, r1
    beee:	d059      	beq.n	bfa4 <__aeabi_fadd+0xd0>
    bef0:	1ba0      	subs	r0, r4, r6
    bef2:	2800      	cmp	r0, #0
    bef4:	dc00      	bgt.n	bef8 <__aeabi_fadd+0x24>
    bef6:	e08d      	b.n	c014 <__aeabi_fadd+0x140>
    bef8:	2e00      	cmp	r6, #0
    befa:	d11a      	bne.n	bf32 <__aeabi_fadd+0x5e>
    befc:	2a00      	cmp	r2, #0
    befe:	d000      	beq.n	bf02 <__aeabi_fadd+0x2e>
    bf00:	e079      	b.n	bff6 <__aeabi_fadd+0x122>
    bf02:	075a      	lsls	r2, r3, #29
    bf04:	d004      	beq.n	bf10 <__aeabi_fadd+0x3c>
    bf06:	220f      	movs	r2, #15
    bf08:	401a      	ands	r2, r3
    bf0a:	2a04      	cmp	r2, #4
    bf0c:	d000      	beq.n	bf10 <__aeabi_fadd+0x3c>
    bf0e:	3304      	adds	r3, #4
    bf10:	015a      	lsls	r2, r3, #5
    bf12:	d538      	bpl.n	bf86 <__aeabi_fadd+0xb2>
    bf14:	3401      	adds	r4, #1
    bf16:	2cff      	cmp	r4, #255	; 0xff
    bf18:	d100      	bne.n	bf1c <__aeabi_fadd+0x48>
    bf1a:	e089      	b.n	c030 <__aeabi_fadd+0x15c>
    bf1c:	0028      	movs	r0, r5
    bf1e:	019b      	lsls	r3, r3, #6
    bf20:	0a5b      	lsrs	r3, r3, #9
    bf22:	b2e4      	uxtb	r4, r4
    bf24:	025b      	lsls	r3, r3, #9
    bf26:	05e4      	lsls	r4, r4, #23
    bf28:	0a5b      	lsrs	r3, r3, #9
    bf2a:	4323      	orrs	r3, r4
    bf2c:	07c0      	lsls	r0, r0, #31
    bf2e:	4318      	orrs	r0, r3
    bf30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bf32:	2cff      	cmp	r4, #255	; 0xff
    bf34:	d0e5      	beq.n	bf02 <__aeabi_fadd+0x2e>
    bf36:	2180      	movs	r1, #128	; 0x80
    bf38:	04c9      	lsls	r1, r1, #19
    bf3a:	430a      	orrs	r2, r1
    bf3c:	281b      	cmp	r0, #27
    bf3e:	dd00      	ble.n	bf42 <__aeabi_fadd+0x6e>
    bf40:	e089      	b.n	c056 <__aeabi_fadd+0x182>
    bf42:	0016      	movs	r6, r2
    bf44:	2120      	movs	r1, #32
    bf46:	40c6      	lsrs	r6, r0
    bf48:	1a08      	subs	r0, r1, r0
    bf4a:	4082      	lsls	r2, r0
    bf4c:	1e51      	subs	r1, r2, #1
    bf4e:	418a      	sbcs	r2, r1
    bf50:	4332      	orrs	r2, r6
    bf52:	1a9b      	subs	r3, r3, r2
    bf54:	015a      	lsls	r2, r3, #5
    bf56:	d514      	bpl.n	bf82 <__aeabi_fadd+0xae>
    bf58:	019b      	lsls	r3, r3, #6
    bf5a:	099e      	lsrs	r6, r3, #6
    bf5c:	0030      	movs	r0, r6
    bf5e:	f7ff ff37 	bl	bdd0 <__clzsi2>
    bf62:	3805      	subs	r0, #5
    bf64:	4086      	lsls	r6, r0
    bf66:	4284      	cmp	r4, r0
    bf68:	dc65      	bgt.n	c036 <__aeabi_fadd+0x162>
    bf6a:	1b04      	subs	r4, r0, r4
    bf6c:	0033      	movs	r3, r6
    bf6e:	2020      	movs	r0, #32
    bf70:	3401      	adds	r4, #1
    bf72:	40e3      	lsrs	r3, r4
    bf74:	1b04      	subs	r4, r0, r4
    bf76:	40a6      	lsls	r6, r4
    bf78:	1e72      	subs	r2, r6, #1
    bf7a:	4196      	sbcs	r6, r2
    bf7c:	2400      	movs	r4, #0
    bf7e:	4333      	orrs	r3, r6
    bf80:	e7bf      	b.n	bf02 <__aeabi_fadd+0x2e>
    bf82:	075a      	lsls	r2, r3, #29
    bf84:	d1bf      	bne.n	bf06 <__aeabi_fadd+0x32>
    bf86:	08df      	lsrs	r7, r3, #3
    bf88:	0028      	movs	r0, r5
    bf8a:	2cff      	cmp	r4, #255	; 0xff
    bf8c:	d12f      	bne.n	bfee <__aeabi_fadd+0x11a>
    bf8e:	2f00      	cmp	r7, #0
    bf90:	d100      	bne.n	bf94 <__aeabi_fadd+0xc0>
    bf92:	e087      	b.n	c0a4 <__aeabi_fadd+0x1d0>
    bf94:	2280      	movs	r2, #128	; 0x80
    bf96:	03d2      	lsls	r2, r2, #15
    bf98:	0013      	movs	r3, r2
    bf9a:	433b      	orrs	r3, r7
    bf9c:	025b      	lsls	r3, r3, #9
    bf9e:	0a5b      	lsrs	r3, r3, #9
    bfa0:	24ff      	movs	r4, #255	; 0xff
    bfa2:	e7bf      	b.n	bf24 <__aeabi_fadd+0x50>
    bfa4:	1ba1      	subs	r1, r4, r6
    bfa6:	2900      	cmp	r1, #0
    bfa8:	dd49      	ble.n	c03e <__aeabi_fadd+0x16a>
    bfaa:	2e00      	cmp	r6, #0
    bfac:	d029      	beq.n	c002 <__aeabi_fadd+0x12e>
    bfae:	2cff      	cmp	r4, #255	; 0xff
    bfb0:	d0a7      	beq.n	bf02 <__aeabi_fadd+0x2e>
    bfb2:	2680      	movs	r6, #128	; 0x80
    bfb4:	04f6      	lsls	r6, r6, #19
    bfb6:	4332      	orrs	r2, r6
    bfb8:	291b      	cmp	r1, #27
    bfba:	dd00      	ble.n	bfbe <__aeabi_fadd+0xea>
    bfbc:	e08d      	b.n	c0da <__aeabi_fadd+0x206>
    bfbe:	0017      	movs	r7, r2
    bfc0:	2620      	movs	r6, #32
    bfc2:	40cf      	lsrs	r7, r1
    bfc4:	1a71      	subs	r1, r6, r1
    bfc6:	408a      	lsls	r2, r1
    bfc8:	1e51      	subs	r1, r2, #1
    bfca:	418a      	sbcs	r2, r1
    bfcc:	433a      	orrs	r2, r7
    bfce:	189b      	adds	r3, r3, r2
    bfd0:	015a      	lsls	r2, r3, #5
    bfd2:	d5d6      	bpl.n	bf82 <__aeabi_fadd+0xae>
    bfd4:	3401      	adds	r4, #1
    bfd6:	2cff      	cmp	r4, #255	; 0xff
    bfd8:	d064      	beq.n	c0a4 <__aeabi_fadd+0x1d0>
    bfda:	2201      	movs	r2, #1
    bfdc:	4976      	ldr	r1, [pc, #472]	; (c1b8 <__aeabi_fadd+0x2e4>)
    bfde:	401a      	ands	r2, r3
    bfe0:	085b      	lsrs	r3, r3, #1
    bfe2:	400b      	ands	r3, r1
    bfe4:	4313      	orrs	r3, r2
    bfe6:	e78c      	b.n	bf02 <__aeabi_fadd+0x2e>
    bfe8:	1e03      	subs	r3, r0, #0
    bfea:	d1ca      	bne.n	bf82 <__aeabi_fadd+0xae>
    bfec:	2000      	movs	r0, #0
    bfee:	027b      	lsls	r3, r7, #9
    bff0:	0a5b      	lsrs	r3, r3, #9
    bff2:	b2e4      	uxtb	r4, r4
    bff4:	e796      	b.n	bf24 <__aeabi_fadd+0x50>
    bff6:	3801      	subs	r0, #1
    bff8:	2800      	cmp	r0, #0
    bffa:	d0aa      	beq.n	bf52 <__aeabi_fadd+0x7e>
    bffc:	2cff      	cmp	r4, #255	; 0xff
    bffe:	d19d      	bne.n	bf3c <__aeabi_fadd+0x68>
    c000:	e77f      	b.n	bf02 <__aeabi_fadd+0x2e>
    c002:	2a00      	cmp	r2, #0
    c004:	d100      	bne.n	c008 <__aeabi_fadd+0x134>
    c006:	e77c      	b.n	bf02 <__aeabi_fadd+0x2e>
    c008:	3901      	subs	r1, #1
    c00a:	2900      	cmp	r1, #0
    c00c:	d0df      	beq.n	bfce <__aeabi_fadd+0xfa>
    c00e:	2cff      	cmp	r4, #255	; 0xff
    c010:	d1d2      	bne.n	bfb8 <__aeabi_fadd+0xe4>
    c012:	e776      	b.n	bf02 <__aeabi_fadd+0x2e>
    c014:	2800      	cmp	r0, #0
    c016:	d120      	bne.n	c05a <__aeabi_fadd+0x186>
    c018:	1c60      	adds	r0, r4, #1
    c01a:	b2c0      	uxtb	r0, r0
    c01c:	2801      	cmp	r0, #1
    c01e:	dd53      	ble.n	c0c8 <__aeabi_fadd+0x1f4>
    c020:	2780      	movs	r7, #128	; 0x80
    c022:	1a9e      	subs	r6, r3, r2
    c024:	04ff      	lsls	r7, r7, #19
    c026:	4037      	ands	r7, r6
    c028:	d02f      	beq.n	c08a <__aeabi_fadd+0x1b6>
    c02a:	1ad6      	subs	r6, r2, r3
    c02c:	000d      	movs	r5, r1
    c02e:	e795      	b.n	bf5c <__aeabi_fadd+0x88>
    c030:	0028      	movs	r0, r5
    c032:	2300      	movs	r3, #0
    c034:	e776      	b.n	bf24 <__aeabi_fadd+0x50>
    c036:	4b61      	ldr	r3, [pc, #388]	; (c1bc <__aeabi_fadd+0x2e8>)
    c038:	1a24      	subs	r4, r4, r0
    c03a:	4033      	ands	r3, r6
    c03c:	e761      	b.n	bf02 <__aeabi_fadd+0x2e>
    c03e:	2900      	cmp	r1, #0
    c040:	d14d      	bne.n	c0de <__aeabi_fadd+0x20a>
    c042:	1c61      	adds	r1, r4, #1
    c044:	b2ce      	uxtb	r6, r1
    c046:	2e01      	cmp	r6, #1
    c048:	dd2f      	ble.n	c0aa <__aeabi_fadd+0x1d6>
    c04a:	29ff      	cmp	r1, #255	; 0xff
    c04c:	d02a      	beq.n	c0a4 <__aeabi_fadd+0x1d0>
    c04e:	189b      	adds	r3, r3, r2
    c050:	085b      	lsrs	r3, r3, #1
    c052:	000c      	movs	r4, r1
    c054:	e755      	b.n	bf02 <__aeabi_fadd+0x2e>
    c056:	2201      	movs	r2, #1
    c058:	e77b      	b.n	bf52 <__aeabi_fadd+0x7e>
    c05a:	2c00      	cmp	r4, #0
    c05c:	d11b      	bne.n	c096 <__aeabi_fadd+0x1c2>
    c05e:	2b00      	cmp	r3, #0
    c060:	d05b      	beq.n	c11a <__aeabi_fadd+0x246>
    c062:	43c0      	mvns	r0, r0
    c064:	2800      	cmp	r0, #0
    c066:	d00c      	beq.n	c082 <__aeabi_fadd+0x1ae>
    c068:	2eff      	cmp	r6, #255	; 0xff
    c06a:	d07e      	beq.n	c16a <__aeabi_fadd+0x296>
    c06c:	281b      	cmp	r0, #27
    c06e:	dd00      	ble.n	c072 <__aeabi_fadd+0x19e>
    c070:	e092      	b.n	c198 <__aeabi_fadd+0x2c4>
    c072:	001d      	movs	r5, r3
    c074:	2420      	movs	r4, #32
    c076:	40c5      	lsrs	r5, r0
    c078:	1a20      	subs	r0, r4, r0
    c07a:	4083      	lsls	r3, r0
    c07c:	1e58      	subs	r0, r3, #1
    c07e:	4183      	sbcs	r3, r0
    c080:	432b      	orrs	r3, r5
    c082:	1ad3      	subs	r3, r2, r3
    c084:	0034      	movs	r4, r6
    c086:	000d      	movs	r5, r1
    c088:	e764      	b.n	bf54 <__aeabi_fadd+0x80>
    c08a:	2e00      	cmp	r6, #0
    c08c:	d000      	beq.n	c090 <__aeabi_fadd+0x1bc>
    c08e:	e765      	b.n	bf5c <__aeabi_fadd+0x88>
    c090:	2000      	movs	r0, #0
    c092:	2400      	movs	r4, #0
    c094:	e7ab      	b.n	bfee <__aeabi_fadd+0x11a>
    c096:	2eff      	cmp	r6, #255	; 0xff
    c098:	d067      	beq.n	c16a <__aeabi_fadd+0x296>
    c09a:	2480      	movs	r4, #128	; 0x80
    c09c:	04e4      	lsls	r4, r4, #19
    c09e:	4240      	negs	r0, r0
    c0a0:	4323      	orrs	r3, r4
    c0a2:	e7e3      	b.n	c06c <__aeabi_fadd+0x198>
    c0a4:	24ff      	movs	r4, #255	; 0xff
    c0a6:	2300      	movs	r3, #0
    c0a8:	e73c      	b.n	bf24 <__aeabi_fadd+0x50>
    c0aa:	2c00      	cmp	r4, #0
    c0ac:	d161      	bne.n	c172 <__aeabi_fadd+0x29e>
    c0ae:	2b00      	cmp	r3, #0
    c0b0:	d07e      	beq.n	c1b0 <__aeabi_fadd+0x2dc>
    c0b2:	2a00      	cmp	r2, #0
    c0b4:	d100      	bne.n	c0b8 <__aeabi_fadd+0x1e4>
    c0b6:	e724      	b.n	bf02 <__aeabi_fadd+0x2e>
    c0b8:	189b      	adds	r3, r3, r2
    c0ba:	015a      	lsls	r2, r3, #5
    c0bc:	d400      	bmi.n	c0c0 <__aeabi_fadd+0x1ec>
    c0be:	e760      	b.n	bf82 <__aeabi_fadd+0xae>
    c0c0:	4a3e      	ldr	r2, [pc, #248]	; (c1bc <__aeabi_fadd+0x2e8>)
    c0c2:	000c      	movs	r4, r1
    c0c4:	4013      	ands	r3, r2
    c0c6:	e71c      	b.n	bf02 <__aeabi_fadd+0x2e>
    c0c8:	2c00      	cmp	r4, #0
    c0ca:	d11e      	bne.n	c10a <__aeabi_fadd+0x236>
    c0cc:	2b00      	cmp	r3, #0
    c0ce:	d12f      	bne.n	c130 <__aeabi_fadd+0x25c>
    c0d0:	2a00      	cmp	r2, #0
    c0d2:	d066      	beq.n	c1a2 <__aeabi_fadd+0x2ce>
    c0d4:	0013      	movs	r3, r2
    c0d6:	000d      	movs	r5, r1
    c0d8:	e713      	b.n	bf02 <__aeabi_fadd+0x2e>
    c0da:	2201      	movs	r2, #1
    c0dc:	e777      	b.n	bfce <__aeabi_fadd+0xfa>
    c0de:	2c00      	cmp	r4, #0
    c0e0:	d11f      	bne.n	c122 <__aeabi_fadd+0x24e>
    c0e2:	2b00      	cmp	r3, #0
    c0e4:	d05a      	beq.n	c19c <__aeabi_fadd+0x2c8>
    c0e6:	43c9      	mvns	r1, r1
    c0e8:	2900      	cmp	r1, #0
    c0ea:	d00b      	beq.n	c104 <__aeabi_fadd+0x230>
    c0ec:	2eff      	cmp	r6, #255	; 0xff
    c0ee:	d050      	beq.n	c192 <__aeabi_fadd+0x2be>
    c0f0:	291b      	cmp	r1, #27
    c0f2:	dc5f      	bgt.n	c1b4 <__aeabi_fadd+0x2e0>
    c0f4:	001f      	movs	r7, r3
    c0f6:	2420      	movs	r4, #32
    c0f8:	40cf      	lsrs	r7, r1
    c0fa:	1a61      	subs	r1, r4, r1
    c0fc:	408b      	lsls	r3, r1
    c0fe:	1e59      	subs	r1, r3, #1
    c100:	418b      	sbcs	r3, r1
    c102:	433b      	orrs	r3, r7
    c104:	189b      	adds	r3, r3, r2
    c106:	0034      	movs	r4, r6
    c108:	e762      	b.n	bfd0 <__aeabi_fadd+0xfc>
    c10a:	2b00      	cmp	r3, #0
    c10c:	d11c      	bne.n	c148 <__aeabi_fadd+0x274>
    c10e:	2a00      	cmp	r2, #0
    c110:	d04a      	beq.n	c1a8 <__aeabi_fadd+0x2d4>
    c112:	0013      	movs	r3, r2
    c114:	000d      	movs	r5, r1
    c116:	24ff      	movs	r4, #255	; 0xff
    c118:	e6f3      	b.n	bf02 <__aeabi_fadd+0x2e>
    c11a:	0013      	movs	r3, r2
    c11c:	0034      	movs	r4, r6
    c11e:	000d      	movs	r5, r1
    c120:	e6ef      	b.n	bf02 <__aeabi_fadd+0x2e>
    c122:	2eff      	cmp	r6, #255	; 0xff
    c124:	d035      	beq.n	c192 <__aeabi_fadd+0x2be>
    c126:	2480      	movs	r4, #128	; 0x80
    c128:	04e4      	lsls	r4, r4, #19
    c12a:	4249      	negs	r1, r1
    c12c:	4323      	orrs	r3, r4
    c12e:	e7df      	b.n	c0f0 <__aeabi_fadd+0x21c>
    c130:	2a00      	cmp	r2, #0
    c132:	d100      	bne.n	c136 <__aeabi_fadd+0x262>
    c134:	e6e5      	b.n	bf02 <__aeabi_fadd+0x2e>
    c136:	2780      	movs	r7, #128	; 0x80
    c138:	1a98      	subs	r0, r3, r2
    c13a:	04ff      	lsls	r7, r7, #19
    c13c:	4007      	ands	r7, r0
    c13e:	d100      	bne.n	c142 <__aeabi_fadd+0x26e>
    c140:	e752      	b.n	bfe8 <__aeabi_fadd+0x114>
    c142:	1ad3      	subs	r3, r2, r3
    c144:	000d      	movs	r5, r1
    c146:	e6dc      	b.n	bf02 <__aeabi_fadd+0x2e>
    c148:	24ff      	movs	r4, #255	; 0xff
    c14a:	2a00      	cmp	r2, #0
    c14c:	d100      	bne.n	c150 <__aeabi_fadd+0x27c>
    c14e:	e6d8      	b.n	bf02 <__aeabi_fadd+0x2e>
    c150:	2080      	movs	r0, #128	; 0x80
    c152:	08db      	lsrs	r3, r3, #3
    c154:	03c0      	lsls	r0, r0, #15
    c156:	4203      	tst	r3, r0
    c158:	d004      	beq.n	c164 <__aeabi_fadd+0x290>
    c15a:	08d2      	lsrs	r2, r2, #3
    c15c:	4202      	tst	r2, r0
    c15e:	d101      	bne.n	c164 <__aeabi_fadd+0x290>
    c160:	0013      	movs	r3, r2
    c162:	000d      	movs	r5, r1
    c164:	00db      	lsls	r3, r3, #3
    c166:	24ff      	movs	r4, #255	; 0xff
    c168:	e6cb      	b.n	bf02 <__aeabi_fadd+0x2e>
    c16a:	0013      	movs	r3, r2
    c16c:	24ff      	movs	r4, #255	; 0xff
    c16e:	000d      	movs	r5, r1
    c170:	e6c7      	b.n	bf02 <__aeabi_fadd+0x2e>
    c172:	2b00      	cmp	r3, #0
    c174:	d00d      	beq.n	c192 <__aeabi_fadd+0x2be>
    c176:	24ff      	movs	r4, #255	; 0xff
    c178:	2a00      	cmp	r2, #0
    c17a:	d100      	bne.n	c17e <__aeabi_fadd+0x2aa>
    c17c:	e6c1      	b.n	bf02 <__aeabi_fadd+0x2e>
    c17e:	2180      	movs	r1, #128	; 0x80
    c180:	08db      	lsrs	r3, r3, #3
    c182:	03c9      	lsls	r1, r1, #15
    c184:	420b      	tst	r3, r1
    c186:	d0ed      	beq.n	c164 <__aeabi_fadd+0x290>
    c188:	08d2      	lsrs	r2, r2, #3
    c18a:	420a      	tst	r2, r1
    c18c:	d1ea      	bne.n	c164 <__aeabi_fadd+0x290>
    c18e:	0013      	movs	r3, r2
    c190:	e7e8      	b.n	c164 <__aeabi_fadd+0x290>
    c192:	0013      	movs	r3, r2
    c194:	24ff      	movs	r4, #255	; 0xff
    c196:	e6b4      	b.n	bf02 <__aeabi_fadd+0x2e>
    c198:	2301      	movs	r3, #1
    c19a:	e772      	b.n	c082 <__aeabi_fadd+0x1ae>
    c19c:	0013      	movs	r3, r2
    c19e:	0034      	movs	r4, r6
    c1a0:	e6af      	b.n	bf02 <__aeabi_fadd+0x2e>
    c1a2:	2700      	movs	r7, #0
    c1a4:	2000      	movs	r0, #0
    c1a6:	e722      	b.n	bfee <__aeabi_fadd+0x11a>
    c1a8:	2780      	movs	r7, #128	; 0x80
    c1aa:	2000      	movs	r0, #0
    c1ac:	03ff      	lsls	r7, r7, #15
    c1ae:	e6f1      	b.n	bf94 <__aeabi_fadd+0xc0>
    c1b0:	0013      	movs	r3, r2
    c1b2:	e6a6      	b.n	bf02 <__aeabi_fadd+0x2e>
    c1b4:	2301      	movs	r3, #1
    c1b6:	e7a5      	b.n	c104 <__aeabi_fadd+0x230>
    c1b8:	7dffffff 	.word	0x7dffffff
    c1bc:	fbffffff 	.word	0xfbffffff

0000c1c0 <__aeabi_fdiv>:
    c1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c1c2:	4656      	mov	r6, sl
    c1c4:	4644      	mov	r4, r8
    c1c6:	465f      	mov	r7, fp
    c1c8:	464d      	mov	r5, r9
    c1ca:	b4f0      	push	{r4, r5, r6, r7}
    c1cc:	0244      	lsls	r4, r0, #9
    c1ce:	0046      	lsls	r6, r0, #1
    c1d0:	0fc7      	lsrs	r7, r0, #31
    c1d2:	b083      	sub	sp, #12
    c1d4:	4688      	mov	r8, r1
    c1d6:	0a65      	lsrs	r5, r4, #9
    c1d8:	0e36      	lsrs	r6, r6, #24
    c1da:	46ba      	mov	sl, r7
    c1dc:	d03d      	beq.n	c25a <__aeabi_fdiv+0x9a>
    c1de:	2eff      	cmp	r6, #255	; 0xff
    c1e0:	d022      	beq.n	c228 <__aeabi_fdiv+0x68>
    c1e2:	2300      	movs	r3, #0
    c1e4:	00ec      	lsls	r4, r5, #3
    c1e6:	2580      	movs	r5, #128	; 0x80
    c1e8:	4699      	mov	r9, r3
    c1ea:	469b      	mov	fp, r3
    c1ec:	04ed      	lsls	r5, r5, #19
    c1ee:	4325      	orrs	r5, r4
    c1f0:	3e7f      	subs	r6, #127	; 0x7f
    c1f2:	4643      	mov	r3, r8
    c1f4:	025c      	lsls	r4, r3, #9
    c1f6:	0058      	lsls	r0, r3, #1
    c1f8:	0fdb      	lsrs	r3, r3, #31
    c1fa:	0a64      	lsrs	r4, r4, #9
    c1fc:	0e00      	lsrs	r0, r0, #24
    c1fe:	4698      	mov	r8, r3
    c200:	d036      	beq.n	c270 <__aeabi_fdiv+0xb0>
    c202:	28ff      	cmp	r0, #255	; 0xff
    c204:	d030      	beq.n	c268 <__aeabi_fdiv+0xa8>
    c206:	2380      	movs	r3, #128	; 0x80
    c208:	2100      	movs	r1, #0
    c20a:	00e4      	lsls	r4, r4, #3
    c20c:	04db      	lsls	r3, r3, #19
    c20e:	431c      	orrs	r4, r3
    c210:	387f      	subs	r0, #127	; 0x7f
    c212:	1a30      	subs	r0, r6, r0
    c214:	9001      	str	r0, [sp, #4]
    c216:	4648      	mov	r0, r9
    c218:	4642      	mov	r2, r8
    c21a:	4308      	orrs	r0, r1
    c21c:	4e72      	ldr	r6, [pc, #456]	; (c3e8 <__aeabi_fdiv+0x228>)
    c21e:	0080      	lsls	r0, r0, #2
    c220:	5830      	ldr	r0, [r6, r0]
    c222:	407a      	eors	r2, r7
    c224:	0013      	movs	r3, r2
    c226:	4687      	mov	pc, r0
    c228:	2d00      	cmp	r5, #0
    c22a:	d144      	bne.n	c2b6 <__aeabi_fdiv+0xf6>
    c22c:	2308      	movs	r3, #8
    c22e:	4699      	mov	r9, r3
    c230:	3b06      	subs	r3, #6
    c232:	469b      	mov	fp, r3
    c234:	e7dd      	b.n	c1f2 <__aeabi_fdiv+0x32>
    c236:	2201      	movs	r2, #1
    c238:	20ff      	movs	r0, #255	; 0xff
    c23a:	2400      	movs	r4, #0
    c23c:	401a      	ands	r2, r3
    c23e:	0264      	lsls	r4, r4, #9
    c240:	05c3      	lsls	r3, r0, #23
    c242:	0a64      	lsrs	r4, r4, #9
    c244:	07d2      	lsls	r2, r2, #31
    c246:	431c      	orrs	r4, r3
    c248:	4314      	orrs	r4, r2
    c24a:	0020      	movs	r0, r4
    c24c:	b003      	add	sp, #12
    c24e:	bc3c      	pop	{r2, r3, r4, r5}
    c250:	4690      	mov	r8, r2
    c252:	4699      	mov	r9, r3
    c254:	46a2      	mov	sl, r4
    c256:	46ab      	mov	fp, r5
    c258:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c25a:	2d00      	cmp	r5, #0
    c25c:	d120      	bne.n	c2a0 <__aeabi_fdiv+0xe0>
    c25e:	2304      	movs	r3, #4
    c260:	4699      	mov	r9, r3
    c262:	3b03      	subs	r3, #3
    c264:	469b      	mov	fp, r3
    c266:	e7c4      	b.n	c1f2 <__aeabi_fdiv+0x32>
    c268:	2c00      	cmp	r4, #0
    c26a:	d117      	bne.n	c29c <__aeabi_fdiv+0xdc>
    c26c:	2102      	movs	r1, #2
    c26e:	e002      	b.n	c276 <__aeabi_fdiv+0xb6>
    c270:	2c00      	cmp	r4, #0
    c272:	d10a      	bne.n	c28a <__aeabi_fdiv+0xca>
    c274:	2101      	movs	r1, #1
    c276:	1a32      	subs	r2, r6, r0
    c278:	9201      	str	r2, [sp, #4]
    c27a:	464a      	mov	r2, r9
    c27c:	4643      	mov	r3, r8
    c27e:	430a      	orrs	r2, r1
    c280:	485a      	ldr	r0, [pc, #360]	; (c3ec <__aeabi_fdiv+0x22c>)
    c282:	0092      	lsls	r2, r2, #2
    c284:	5882      	ldr	r2, [r0, r2]
    c286:	407b      	eors	r3, r7
    c288:	4697      	mov	pc, r2
    c28a:	0020      	movs	r0, r4
    c28c:	f7ff fda0 	bl	bdd0 <__clzsi2>
    c290:	1f43      	subs	r3, r0, #5
    c292:	3076      	adds	r0, #118	; 0x76
    c294:	409c      	lsls	r4, r3
    c296:	4240      	negs	r0, r0
    c298:	2100      	movs	r1, #0
    c29a:	e7ba      	b.n	c212 <__aeabi_fdiv+0x52>
    c29c:	2103      	movs	r1, #3
    c29e:	e7b8      	b.n	c212 <__aeabi_fdiv+0x52>
    c2a0:	0028      	movs	r0, r5
    c2a2:	f7ff fd95 	bl	bdd0 <__clzsi2>
    c2a6:	1f43      	subs	r3, r0, #5
    c2a8:	409d      	lsls	r5, r3
    c2aa:	2300      	movs	r3, #0
    c2ac:	3076      	adds	r0, #118	; 0x76
    c2ae:	4246      	negs	r6, r0
    c2b0:	4699      	mov	r9, r3
    c2b2:	469b      	mov	fp, r3
    c2b4:	e79d      	b.n	c1f2 <__aeabi_fdiv+0x32>
    c2b6:	230c      	movs	r3, #12
    c2b8:	4699      	mov	r9, r3
    c2ba:	3b09      	subs	r3, #9
    c2bc:	469b      	mov	fp, r3
    c2be:	e798      	b.n	c1f2 <__aeabi_fdiv+0x32>
    c2c0:	2480      	movs	r4, #128	; 0x80
    c2c2:	2200      	movs	r2, #0
    c2c4:	03e4      	lsls	r4, r4, #15
    c2c6:	20ff      	movs	r0, #255	; 0xff
    c2c8:	e7b9      	b.n	c23e <__aeabi_fdiv+0x7e>
    c2ca:	2400      	movs	r4, #0
    c2cc:	46c2      	mov	sl, r8
    c2ce:	468b      	mov	fp, r1
    c2d0:	465a      	mov	r2, fp
    c2d2:	4653      	mov	r3, sl
    c2d4:	2a02      	cmp	r2, #2
    c2d6:	d0ae      	beq.n	c236 <__aeabi_fdiv+0x76>
    c2d8:	2a03      	cmp	r2, #3
    c2da:	d07d      	beq.n	c3d8 <__aeabi_fdiv+0x218>
    c2dc:	2a01      	cmp	r2, #1
    c2de:	d131      	bne.n	c344 <__aeabi_fdiv+0x184>
    c2e0:	2201      	movs	r2, #1
    c2e2:	2000      	movs	r0, #0
    c2e4:	401a      	ands	r2, r3
    c2e6:	2400      	movs	r4, #0
    c2e8:	e7a9      	b.n	c23e <__aeabi_fdiv+0x7e>
    c2ea:	2201      	movs	r2, #1
    c2ec:	1a10      	subs	r0, r2, r0
    c2ee:	281b      	cmp	r0, #27
    c2f0:	dd56      	ble.n	c3a0 <__aeabi_fdiv+0x1e0>
    c2f2:	401a      	ands	r2, r3
    c2f4:	2000      	movs	r0, #0
    c2f6:	2400      	movs	r4, #0
    c2f8:	e7a1      	b.n	c23e <__aeabi_fdiv+0x7e>
    c2fa:	2380      	movs	r3, #128	; 0x80
    c2fc:	03db      	lsls	r3, r3, #15
    c2fe:	421d      	tst	r5, r3
    c300:	d14b      	bne.n	c39a <__aeabi_fdiv+0x1da>
    c302:	2380      	movs	r3, #128	; 0x80
    c304:	03db      	lsls	r3, r3, #15
    c306:	432b      	orrs	r3, r5
    c308:	025c      	lsls	r4, r3, #9
    c30a:	0a64      	lsrs	r4, r4, #9
    c30c:	003a      	movs	r2, r7
    c30e:	20ff      	movs	r0, #255	; 0xff
    c310:	e795      	b.n	c23e <__aeabi_fdiv+0x7e>
    c312:	016d      	lsls	r5, r5, #5
    c314:	0160      	lsls	r0, r4, #5
    c316:	4285      	cmp	r5, r0
    c318:	d230      	bcs.n	c37c <__aeabi_fdiv+0x1bc>
    c31a:	9a01      	ldr	r2, [sp, #4]
    c31c:	2400      	movs	r4, #0
    c31e:	3a01      	subs	r2, #1
    c320:	9201      	str	r2, [sp, #4]
    c322:	221b      	movs	r2, #27
    c324:	2701      	movs	r7, #1
    c326:	0029      	movs	r1, r5
    c328:	0064      	lsls	r4, r4, #1
    c32a:	006d      	lsls	r5, r5, #1
    c32c:	2900      	cmp	r1, #0
    c32e:	db01      	blt.n	c334 <__aeabi_fdiv+0x174>
    c330:	42a8      	cmp	r0, r5
    c332:	d801      	bhi.n	c338 <__aeabi_fdiv+0x178>
    c334:	1a2d      	subs	r5, r5, r0
    c336:	433c      	orrs	r4, r7
    c338:	3a01      	subs	r2, #1
    c33a:	2a00      	cmp	r2, #0
    c33c:	d1f3      	bne.n	c326 <__aeabi_fdiv+0x166>
    c33e:	1e6a      	subs	r2, r5, #1
    c340:	4195      	sbcs	r5, r2
    c342:	432c      	orrs	r4, r5
    c344:	9801      	ldr	r0, [sp, #4]
    c346:	307f      	adds	r0, #127	; 0x7f
    c348:	2800      	cmp	r0, #0
    c34a:	ddce      	ble.n	c2ea <__aeabi_fdiv+0x12a>
    c34c:	0762      	lsls	r2, r4, #29
    c34e:	d004      	beq.n	c35a <__aeabi_fdiv+0x19a>
    c350:	220f      	movs	r2, #15
    c352:	4022      	ands	r2, r4
    c354:	2a04      	cmp	r2, #4
    c356:	d000      	beq.n	c35a <__aeabi_fdiv+0x19a>
    c358:	3404      	adds	r4, #4
    c35a:	0122      	lsls	r2, r4, #4
    c35c:	d503      	bpl.n	c366 <__aeabi_fdiv+0x1a6>
    c35e:	4a24      	ldr	r2, [pc, #144]	; (c3f0 <__aeabi_fdiv+0x230>)
    c360:	9801      	ldr	r0, [sp, #4]
    c362:	4014      	ands	r4, r2
    c364:	3080      	adds	r0, #128	; 0x80
    c366:	28fe      	cmp	r0, #254	; 0xfe
    c368:	dd00      	ble.n	c36c <__aeabi_fdiv+0x1ac>
    c36a:	e764      	b.n	c236 <__aeabi_fdiv+0x76>
    c36c:	2201      	movs	r2, #1
    c36e:	01a4      	lsls	r4, r4, #6
    c370:	0a64      	lsrs	r4, r4, #9
    c372:	b2c0      	uxtb	r0, r0
    c374:	401a      	ands	r2, r3
    c376:	e762      	b.n	c23e <__aeabi_fdiv+0x7e>
    c378:	002c      	movs	r4, r5
    c37a:	e7a9      	b.n	c2d0 <__aeabi_fdiv+0x110>
    c37c:	1a2d      	subs	r5, r5, r0
    c37e:	221a      	movs	r2, #26
    c380:	2401      	movs	r4, #1
    c382:	e7cf      	b.n	c324 <__aeabi_fdiv+0x164>
    c384:	026b      	lsls	r3, r5, #9
    c386:	d5bc      	bpl.n	c302 <__aeabi_fdiv+0x142>
    c388:	2400      	movs	r4, #0
    c38a:	2380      	movs	r3, #128	; 0x80
    c38c:	03db      	lsls	r3, r3, #15
    c38e:	431c      	orrs	r4, r3
    c390:	0264      	lsls	r4, r4, #9
    c392:	0a64      	lsrs	r4, r4, #9
    c394:	4642      	mov	r2, r8
    c396:	20ff      	movs	r0, #255	; 0xff
    c398:	e751      	b.n	c23e <__aeabi_fdiv+0x7e>
    c39a:	421c      	tst	r4, r3
    c39c:	d1b3      	bne.n	c306 <__aeabi_fdiv+0x146>
    c39e:	e7f4      	b.n	c38a <__aeabi_fdiv+0x1ca>
    c3a0:	0021      	movs	r1, r4
    c3a2:	2220      	movs	r2, #32
    c3a4:	40c1      	lsrs	r1, r0
    c3a6:	1a10      	subs	r0, r2, r0
    c3a8:	4084      	lsls	r4, r0
    c3aa:	1e62      	subs	r2, r4, #1
    c3ac:	4194      	sbcs	r4, r2
    c3ae:	430c      	orrs	r4, r1
    c3b0:	0762      	lsls	r2, r4, #29
    c3b2:	d004      	beq.n	c3be <__aeabi_fdiv+0x1fe>
    c3b4:	220f      	movs	r2, #15
    c3b6:	4022      	ands	r2, r4
    c3b8:	2a04      	cmp	r2, #4
    c3ba:	d000      	beq.n	c3be <__aeabi_fdiv+0x1fe>
    c3bc:	3404      	adds	r4, #4
    c3be:	0162      	lsls	r2, r4, #5
    c3c0:	d504      	bpl.n	c3cc <__aeabi_fdiv+0x20c>
    c3c2:	2201      	movs	r2, #1
    c3c4:	2001      	movs	r0, #1
    c3c6:	401a      	ands	r2, r3
    c3c8:	2400      	movs	r4, #0
    c3ca:	e738      	b.n	c23e <__aeabi_fdiv+0x7e>
    c3cc:	2201      	movs	r2, #1
    c3ce:	01a4      	lsls	r4, r4, #6
    c3d0:	0a64      	lsrs	r4, r4, #9
    c3d2:	401a      	ands	r2, r3
    c3d4:	2000      	movs	r0, #0
    c3d6:	e732      	b.n	c23e <__aeabi_fdiv+0x7e>
    c3d8:	2380      	movs	r3, #128	; 0x80
    c3da:	03db      	lsls	r3, r3, #15
    c3dc:	431c      	orrs	r4, r3
    c3de:	0264      	lsls	r4, r4, #9
    c3e0:	0a64      	lsrs	r4, r4, #9
    c3e2:	4652      	mov	r2, sl
    c3e4:	20ff      	movs	r0, #255	; 0xff
    c3e6:	e72a      	b.n	c23e <__aeabi_fdiv+0x7e>
    c3e8:	0000f648 	.word	0x0000f648
    c3ec:	0000f688 	.word	0x0000f688
    c3f0:	f7ffffff 	.word	0xf7ffffff

0000c3f4 <__eqsf2>:
    c3f4:	0243      	lsls	r3, r0, #9
    c3f6:	b570      	push	{r4, r5, r6, lr}
    c3f8:	0042      	lsls	r2, r0, #1
    c3fa:	004c      	lsls	r4, r1, #1
    c3fc:	0a5d      	lsrs	r5, r3, #9
    c3fe:	0fc3      	lsrs	r3, r0, #31
    c400:	0248      	lsls	r0, r1, #9
    c402:	0e12      	lsrs	r2, r2, #24
    c404:	0a46      	lsrs	r6, r0, #9
    c406:	0e24      	lsrs	r4, r4, #24
    c408:	0fc9      	lsrs	r1, r1, #31
    c40a:	2aff      	cmp	r2, #255	; 0xff
    c40c:	d00f      	beq.n	c42e <__eqsf2+0x3a>
    c40e:	2cff      	cmp	r4, #255	; 0xff
    c410:	d011      	beq.n	c436 <__eqsf2+0x42>
    c412:	2001      	movs	r0, #1
    c414:	42a2      	cmp	r2, r4
    c416:	d000      	beq.n	c41a <__eqsf2+0x26>
    c418:	bd70      	pop	{r4, r5, r6, pc}
    c41a:	42b5      	cmp	r5, r6
    c41c:	d1fc      	bne.n	c418 <__eqsf2+0x24>
    c41e:	428b      	cmp	r3, r1
    c420:	d00d      	beq.n	c43e <__eqsf2+0x4a>
    c422:	2a00      	cmp	r2, #0
    c424:	d1f8      	bne.n	c418 <__eqsf2+0x24>
    c426:	0028      	movs	r0, r5
    c428:	1e43      	subs	r3, r0, #1
    c42a:	4198      	sbcs	r0, r3
    c42c:	e7f4      	b.n	c418 <__eqsf2+0x24>
    c42e:	2001      	movs	r0, #1
    c430:	2d00      	cmp	r5, #0
    c432:	d1f1      	bne.n	c418 <__eqsf2+0x24>
    c434:	e7eb      	b.n	c40e <__eqsf2+0x1a>
    c436:	2001      	movs	r0, #1
    c438:	2e00      	cmp	r6, #0
    c43a:	d1ed      	bne.n	c418 <__eqsf2+0x24>
    c43c:	e7e9      	b.n	c412 <__eqsf2+0x1e>
    c43e:	2000      	movs	r0, #0
    c440:	e7ea      	b.n	c418 <__eqsf2+0x24>
    c442:	46c0      	nop			; (mov r8, r8)

0000c444 <__gesf2>:
    c444:	0243      	lsls	r3, r0, #9
    c446:	b5f0      	push	{r4, r5, r6, r7, lr}
    c448:	0042      	lsls	r2, r0, #1
    c44a:	0a5d      	lsrs	r5, r3, #9
    c44c:	0fc3      	lsrs	r3, r0, #31
    c44e:	0248      	lsls	r0, r1, #9
    c450:	0a44      	lsrs	r4, r0, #9
    c452:	0048      	lsls	r0, r1, #1
    c454:	0e12      	lsrs	r2, r2, #24
    c456:	0e00      	lsrs	r0, r0, #24
    c458:	0fc9      	lsrs	r1, r1, #31
    c45a:	2aff      	cmp	r2, #255	; 0xff
    c45c:	d01f      	beq.n	c49e <__gesf2+0x5a>
    c45e:	28ff      	cmp	r0, #255	; 0xff
    c460:	d022      	beq.n	c4a8 <__gesf2+0x64>
    c462:	2a00      	cmp	r2, #0
    c464:	d109      	bne.n	c47a <__gesf2+0x36>
    c466:	426e      	negs	r6, r5
    c468:	416e      	adcs	r6, r5
    c46a:	2800      	cmp	r0, #0
    c46c:	d10f      	bne.n	c48e <__gesf2+0x4a>
    c46e:	2c00      	cmp	r4, #0
    c470:	d10d      	bne.n	c48e <__gesf2+0x4a>
    c472:	2000      	movs	r0, #0
    c474:	2d00      	cmp	r5, #0
    c476:	d009      	beq.n	c48c <__gesf2+0x48>
    c478:	e005      	b.n	c486 <__gesf2+0x42>
    c47a:	2800      	cmp	r0, #0
    c47c:	d101      	bne.n	c482 <__gesf2+0x3e>
    c47e:	2c00      	cmp	r4, #0
    c480:	d001      	beq.n	c486 <__gesf2+0x42>
    c482:	428b      	cmp	r3, r1
    c484:	d013      	beq.n	c4ae <__gesf2+0x6a>
    c486:	4258      	negs	r0, r3
    c488:	2301      	movs	r3, #1
    c48a:	4318      	orrs	r0, r3
    c48c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c48e:	2e00      	cmp	r6, #0
    c490:	d0f7      	beq.n	c482 <__gesf2+0x3e>
    c492:	4248      	negs	r0, r1
    c494:	4141      	adcs	r1, r0
    c496:	2001      	movs	r0, #1
    c498:	4249      	negs	r1, r1
    c49a:	4308      	orrs	r0, r1
    c49c:	e7f6      	b.n	c48c <__gesf2+0x48>
    c49e:	2d00      	cmp	r5, #0
    c4a0:	d0dd      	beq.n	c45e <__gesf2+0x1a>
    c4a2:	2002      	movs	r0, #2
    c4a4:	4240      	negs	r0, r0
    c4a6:	e7f1      	b.n	c48c <__gesf2+0x48>
    c4a8:	2c00      	cmp	r4, #0
    c4aa:	d0da      	beq.n	c462 <__gesf2+0x1e>
    c4ac:	e7f9      	b.n	c4a2 <__gesf2+0x5e>
    c4ae:	4282      	cmp	r2, r0
    c4b0:	dce9      	bgt.n	c486 <__gesf2+0x42>
    c4b2:	db04      	blt.n	c4be <__gesf2+0x7a>
    c4b4:	42a5      	cmp	r5, r4
    c4b6:	d8e6      	bhi.n	c486 <__gesf2+0x42>
    c4b8:	2000      	movs	r0, #0
    c4ba:	42a5      	cmp	r5, r4
    c4bc:	d2e6      	bcs.n	c48c <__gesf2+0x48>
    c4be:	4258      	negs	r0, r3
    c4c0:	4143      	adcs	r3, r0
    c4c2:	2001      	movs	r0, #1
    c4c4:	425b      	negs	r3, r3
    c4c6:	4318      	orrs	r0, r3
    c4c8:	e7e0      	b.n	c48c <__gesf2+0x48>
    c4ca:	46c0      	nop			; (mov r8, r8)

0000c4cc <__lesf2>:
    c4cc:	0243      	lsls	r3, r0, #9
    c4ce:	b5f0      	push	{r4, r5, r6, r7, lr}
    c4d0:	0042      	lsls	r2, r0, #1
    c4d2:	004c      	lsls	r4, r1, #1
    c4d4:	0a5e      	lsrs	r6, r3, #9
    c4d6:	0fc3      	lsrs	r3, r0, #31
    c4d8:	0248      	lsls	r0, r1, #9
    c4da:	0e12      	lsrs	r2, r2, #24
    c4dc:	0a45      	lsrs	r5, r0, #9
    c4de:	0e24      	lsrs	r4, r4, #24
    c4e0:	0fc9      	lsrs	r1, r1, #31
    c4e2:	2aff      	cmp	r2, #255	; 0xff
    c4e4:	d017      	beq.n	c516 <__lesf2+0x4a>
    c4e6:	2cff      	cmp	r4, #255	; 0xff
    c4e8:	d019      	beq.n	c51e <__lesf2+0x52>
    c4ea:	2a00      	cmp	r2, #0
    c4ec:	d10b      	bne.n	c506 <__lesf2+0x3a>
    c4ee:	4270      	negs	r0, r6
    c4f0:	4170      	adcs	r0, r6
    c4f2:	2c00      	cmp	r4, #0
    c4f4:	d017      	beq.n	c526 <__lesf2+0x5a>
    c4f6:	2800      	cmp	r0, #0
    c4f8:	d007      	beq.n	c50a <__lesf2+0x3e>
    c4fa:	4248      	negs	r0, r1
    c4fc:	4141      	adcs	r1, r0
    c4fe:	2001      	movs	r0, #1
    c500:	4249      	negs	r1, r1
    c502:	4308      	orrs	r0, r1
    c504:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c506:	2c00      	cmp	r4, #0
    c508:	d013      	beq.n	c532 <__lesf2+0x66>
    c50a:	428b      	cmp	r3, r1
    c50c:	d014      	beq.n	c538 <__lesf2+0x6c>
    c50e:	4258      	negs	r0, r3
    c510:	2301      	movs	r3, #1
    c512:	4318      	orrs	r0, r3
    c514:	e7f6      	b.n	c504 <__lesf2+0x38>
    c516:	2002      	movs	r0, #2
    c518:	2e00      	cmp	r6, #0
    c51a:	d1f3      	bne.n	c504 <__lesf2+0x38>
    c51c:	e7e3      	b.n	c4e6 <__lesf2+0x1a>
    c51e:	2002      	movs	r0, #2
    c520:	2d00      	cmp	r5, #0
    c522:	d1ef      	bne.n	c504 <__lesf2+0x38>
    c524:	e7e1      	b.n	c4ea <__lesf2+0x1e>
    c526:	2d00      	cmp	r5, #0
    c528:	d1e5      	bne.n	c4f6 <__lesf2+0x2a>
    c52a:	2000      	movs	r0, #0
    c52c:	2e00      	cmp	r6, #0
    c52e:	d0e9      	beq.n	c504 <__lesf2+0x38>
    c530:	e7ed      	b.n	c50e <__lesf2+0x42>
    c532:	2d00      	cmp	r5, #0
    c534:	d1e9      	bne.n	c50a <__lesf2+0x3e>
    c536:	e7ea      	b.n	c50e <__lesf2+0x42>
    c538:	42a2      	cmp	r2, r4
    c53a:	dce8      	bgt.n	c50e <__lesf2+0x42>
    c53c:	db04      	blt.n	c548 <__lesf2+0x7c>
    c53e:	42ae      	cmp	r6, r5
    c540:	d8e5      	bhi.n	c50e <__lesf2+0x42>
    c542:	2000      	movs	r0, #0
    c544:	42ae      	cmp	r6, r5
    c546:	d2dd      	bcs.n	c504 <__lesf2+0x38>
    c548:	4258      	negs	r0, r3
    c54a:	4143      	adcs	r3, r0
    c54c:	2001      	movs	r0, #1
    c54e:	425b      	negs	r3, r3
    c550:	4318      	orrs	r0, r3
    c552:	e7d7      	b.n	c504 <__lesf2+0x38>

0000c554 <__aeabi_fmul>:
    c554:	b5f0      	push	{r4, r5, r6, r7, lr}
    c556:	4657      	mov	r7, sl
    c558:	464e      	mov	r6, r9
    c55a:	4645      	mov	r5, r8
    c55c:	0043      	lsls	r3, r0, #1
    c55e:	b4e0      	push	{r5, r6, r7}
    c560:	0246      	lsls	r6, r0, #9
    c562:	4688      	mov	r8, r1
    c564:	0a76      	lsrs	r6, r6, #9
    c566:	0e1f      	lsrs	r7, r3, #24
    c568:	0fc4      	lsrs	r4, r0, #31
    c56a:	2f00      	cmp	r7, #0
    c56c:	d047      	beq.n	c5fe <__aeabi_fmul+0xaa>
    c56e:	2fff      	cmp	r7, #255	; 0xff
    c570:	d025      	beq.n	c5be <__aeabi_fmul+0x6a>
    c572:	2300      	movs	r3, #0
    c574:	2580      	movs	r5, #128	; 0x80
    c576:	469a      	mov	sl, r3
    c578:	4699      	mov	r9, r3
    c57a:	00f6      	lsls	r6, r6, #3
    c57c:	04ed      	lsls	r5, r5, #19
    c57e:	432e      	orrs	r6, r5
    c580:	3f7f      	subs	r7, #127	; 0x7f
    c582:	4643      	mov	r3, r8
    c584:	4642      	mov	r2, r8
    c586:	025d      	lsls	r5, r3, #9
    c588:	0fd2      	lsrs	r2, r2, #31
    c58a:	005b      	lsls	r3, r3, #1
    c58c:	0a6d      	lsrs	r5, r5, #9
    c58e:	0e1b      	lsrs	r3, r3, #24
    c590:	4690      	mov	r8, r2
    c592:	d040      	beq.n	c616 <__aeabi_fmul+0xc2>
    c594:	2bff      	cmp	r3, #255	; 0xff
    c596:	d039      	beq.n	c60c <__aeabi_fmul+0xb8>
    c598:	2280      	movs	r2, #128	; 0x80
    c59a:	2000      	movs	r0, #0
    c59c:	00ed      	lsls	r5, r5, #3
    c59e:	04d2      	lsls	r2, r2, #19
    c5a0:	4315      	orrs	r5, r2
    c5a2:	3b7f      	subs	r3, #127	; 0x7f
    c5a4:	18fb      	adds	r3, r7, r3
    c5a6:	4642      	mov	r2, r8
    c5a8:	4657      	mov	r7, sl
    c5aa:	1c59      	adds	r1, r3, #1
    c5ac:	4062      	eors	r2, r4
    c5ae:	468c      	mov	ip, r1
    c5b0:	4307      	orrs	r7, r0
    c5b2:	2f0f      	cmp	r7, #15
    c5b4:	d85c      	bhi.n	c670 <__aeabi_fmul+0x11c>
    c5b6:	496f      	ldr	r1, [pc, #444]	; (c774 <__aeabi_fmul+0x220>)
    c5b8:	00bf      	lsls	r7, r7, #2
    c5ba:	59c9      	ldr	r1, [r1, r7]
    c5bc:	468f      	mov	pc, r1
    c5be:	2e00      	cmp	r6, #0
    c5c0:	d145      	bne.n	c64e <__aeabi_fmul+0xfa>
    c5c2:	2308      	movs	r3, #8
    c5c4:	469a      	mov	sl, r3
    c5c6:	3b06      	subs	r3, #6
    c5c8:	4699      	mov	r9, r3
    c5ca:	e7da      	b.n	c582 <__aeabi_fmul+0x2e>
    c5cc:	4642      	mov	r2, r8
    c5ce:	2802      	cmp	r0, #2
    c5d0:	d02d      	beq.n	c62e <__aeabi_fmul+0xda>
    c5d2:	2803      	cmp	r0, #3
    c5d4:	d100      	bne.n	c5d8 <__aeabi_fmul+0x84>
    c5d6:	e0c3      	b.n	c760 <__aeabi_fmul+0x20c>
    c5d8:	2801      	cmp	r0, #1
    c5da:	d000      	beq.n	c5de <__aeabi_fmul+0x8a>
    c5dc:	e0a2      	b.n	c724 <__aeabi_fmul+0x1d0>
    c5de:	2500      	movs	r5, #0
    c5e0:	2600      	movs	r6, #0
    c5e2:	4002      	ands	r2, r0
    c5e4:	b2d4      	uxtb	r4, r2
    c5e6:	0276      	lsls	r6, r6, #9
    c5e8:	05ed      	lsls	r5, r5, #23
    c5ea:	0a76      	lsrs	r6, r6, #9
    c5ec:	432e      	orrs	r6, r5
    c5ee:	07e4      	lsls	r4, r4, #31
    c5f0:	4326      	orrs	r6, r4
    c5f2:	0030      	movs	r0, r6
    c5f4:	bc1c      	pop	{r2, r3, r4}
    c5f6:	4690      	mov	r8, r2
    c5f8:	4699      	mov	r9, r3
    c5fa:	46a2      	mov	sl, r4
    c5fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c5fe:	2e00      	cmp	r6, #0
    c600:	d11a      	bne.n	c638 <__aeabi_fmul+0xe4>
    c602:	2304      	movs	r3, #4
    c604:	469a      	mov	sl, r3
    c606:	3b03      	subs	r3, #3
    c608:	4699      	mov	r9, r3
    c60a:	e7ba      	b.n	c582 <__aeabi_fmul+0x2e>
    c60c:	002a      	movs	r2, r5
    c60e:	1e51      	subs	r1, r2, #1
    c610:	418a      	sbcs	r2, r1
    c612:	1c90      	adds	r0, r2, #2
    c614:	e7c6      	b.n	c5a4 <__aeabi_fmul+0x50>
    c616:	2001      	movs	r0, #1
    c618:	2d00      	cmp	r5, #0
    c61a:	d0c3      	beq.n	c5a4 <__aeabi_fmul+0x50>
    c61c:	0028      	movs	r0, r5
    c61e:	f7ff fbd7 	bl	bdd0 <__clzsi2>
    c622:	1f43      	subs	r3, r0, #5
    c624:	3076      	adds	r0, #118	; 0x76
    c626:	409d      	lsls	r5, r3
    c628:	4243      	negs	r3, r0
    c62a:	2000      	movs	r0, #0
    c62c:	e7ba      	b.n	c5a4 <__aeabi_fmul+0x50>
    c62e:	2401      	movs	r4, #1
    c630:	25ff      	movs	r5, #255	; 0xff
    c632:	4014      	ands	r4, r2
    c634:	2600      	movs	r6, #0
    c636:	e7d6      	b.n	c5e6 <__aeabi_fmul+0x92>
    c638:	0030      	movs	r0, r6
    c63a:	f7ff fbc9 	bl	bdd0 <__clzsi2>
    c63e:	1f43      	subs	r3, r0, #5
    c640:	409e      	lsls	r6, r3
    c642:	2300      	movs	r3, #0
    c644:	3076      	adds	r0, #118	; 0x76
    c646:	4247      	negs	r7, r0
    c648:	469a      	mov	sl, r3
    c64a:	4699      	mov	r9, r3
    c64c:	e799      	b.n	c582 <__aeabi_fmul+0x2e>
    c64e:	230c      	movs	r3, #12
    c650:	469a      	mov	sl, r3
    c652:	3b09      	subs	r3, #9
    c654:	4699      	mov	r9, r3
    c656:	e794      	b.n	c582 <__aeabi_fmul+0x2e>
    c658:	2680      	movs	r6, #128	; 0x80
    c65a:	2400      	movs	r4, #0
    c65c:	03f6      	lsls	r6, r6, #15
    c65e:	25ff      	movs	r5, #255	; 0xff
    c660:	e7c1      	b.n	c5e6 <__aeabi_fmul+0x92>
    c662:	0035      	movs	r5, r6
    c664:	4648      	mov	r0, r9
    c666:	e7b2      	b.n	c5ce <__aeabi_fmul+0x7a>
    c668:	0035      	movs	r5, r6
    c66a:	0022      	movs	r2, r4
    c66c:	4648      	mov	r0, r9
    c66e:	e7ae      	b.n	c5ce <__aeabi_fmul+0x7a>
    c670:	0429      	lsls	r1, r5, #16
    c672:	0c09      	lsrs	r1, r1, #16
    c674:	0008      	movs	r0, r1
    c676:	0c37      	lsrs	r7, r6, #16
    c678:	0436      	lsls	r6, r6, #16
    c67a:	0c36      	lsrs	r6, r6, #16
    c67c:	0c2c      	lsrs	r4, r5, #16
    c67e:	4379      	muls	r1, r7
    c680:	4370      	muls	r0, r6
    c682:	4367      	muls	r7, r4
    c684:	4374      	muls	r4, r6
    c686:	0c06      	lsrs	r6, r0, #16
    c688:	1864      	adds	r4, r4, r1
    c68a:	1936      	adds	r6, r6, r4
    c68c:	42b1      	cmp	r1, r6
    c68e:	d903      	bls.n	c698 <__aeabi_fmul+0x144>
    c690:	2180      	movs	r1, #128	; 0x80
    c692:	0249      	lsls	r1, r1, #9
    c694:	4688      	mov	r8, r1
    c696:	4447      	add	r7, r8
    c698:	0400      	lsls	r0, r0, #16
    c69a:	0c00      	lsrs	r0, r0, #16
    c69c:	0431      	lsls	r1, r6, #16
    c69e:	1809      	adds	r1, r1, r0
    c6a0:	018d      	lsls	r5, r1, #6
    c6a2:	1e68      	subs	r0, r5, #1
    c6a4:	4185      	sbcs	r5, r0
    c6a6:	0e89      	lsrs	r1, r1, #26
    c6a8:	4329      	orrs	r1, r5
    c6aa:	0c35      	lsrs	r5, r6, #16
    c6ac:	19ed      	adds	r5, r5, r7
    c6ae:	01ad      	lsls	r5, r5, #6
    c6b0:	430d      	orrs	r5, r1
    c6b2:	0129      	lsls	r1, r5, #4
    c6b4:	d504      	bpl.n	c6c0 <__aeabi_fmul+0x16c>
    c6b6:	2301      	movs	r3, #1
    c6b8:	0869      	lsrs	r1, r5, #1
    c6ba:	401d      	ands	r5, r3
    c6bc:	4663      	mov	r3, ip
    c6be:	430d      	orrs	r5, r1
    c6c0:	0019      	movs	r1, r3
    c6c2:	317f      	adds	r1, #127	; 0x7f
    c6c4:	2900      	cmp	r1, #0
    c6c6:	dd25      	ble.n	c714 <__aeabi_fmul+0x1c0>
    c6c8:	0768      	lsls	r0, r5, #29
    c6ca:	d004      	beq.n	c6d6 <__aeabi_fmul+0x182>
    c6cc:	200f      	movs	r0, #15
    c6ce:	4028      	ands	r0, r5
    c6d0:	2804      	cmp	r0, #4
    c6d2:	d000      	beq.n	c6d6 <__aeabi_fmul+0x182>
    c6d4:	3504      	adds	r5, #4
    c6d6:	0128      	lsls	r0, r5, #4
    c6d8:	d503      	bpl.n	c6e2 <__aeabi_fmul+0x18e>
    c6da:	4927      	ldr	r1, [pc, #156]	; (c778 <__aeabi_fmul+0x224>)
    c6dc:	3380      	adds	r3, #128	; 0x80
    c6de:	400d      	ands	r5, r1
    c6e0:	0019      	movs	r1, r3
    c6e2:	29fe      	cmp	r1, #254	; 0xfe
    c6e4:	dca3      	bgt.n	c62e <__aeabi_fmul+0xda>
    c6e6:	2401      	movs	r4, #1
    c6e8:	01ad      	lsls	r5, r5, #6
    c6ea:	0a6e      	lsrs	r6, r5, #9
    c6ec:	4014      	ands	r4, r2
    c6ee:	b2cd      	uxtb	r5, r1
    c6f0:	e779      	b.n	c5e6 <__aeabi_fmul+0x92>
    c6f2:	2080      	movs	r0, #128	; 0x80
    c6f4:	03c0      	lsls	r0, r0, #15
    c6f6:	4206      	tst	r6, r0
    c6f8:	d007      	beq.n	c70a <__aeabi_fmul+0x1b6>
    c6fa:	4205      	tst	r5, r0
    c6fc:	d105      	bne.n	c70a <__aeabi_fmul+0x1b6>
    c6fe:	4328      	orrs	r0, r5
    c700:	0246      	lsls	r6, r0, #9
    c702:	0a76      	lsrs	r6, r6, #9
    c704:	4644      	mov	r4, r8
    c706:	25ff      	movs	r5, #255	; 0xff
    c708:	e76d      	b.n	c5e6 <__aeabi_fmul+0x92>
    c70a:	4306      	orrs	r6, r0
    c70c:	0276      	lsls	r6, r6, #9
    c70e:	0a76      	lsrs	r6, r6, #9
    c710:	25ff      	movs	r5, #255	; 0xff
    c712:	e768      	b.n	c5e6 <__aeabi_fmul+0x92>
    c714:	2401      	movs	r4, #1
    c716:	1a61      	subs	r1, r4, r1
    c718:	291b      	cmp	r1, #27
    c71a:	dd05      	ble.n	c728 <__aeabi_fmul+0x1d4>
    c71c:	4014      	ands	r4, r2
    c71e:	2500      	movs	r5, #0
    c720:	2600      	movs	r6, #0
    c722:	e760      	b.n	c5e6 <__aeabi_fmul+0x92>
    c724:	4663      	mov	r3, ip
    c726:	e7cb      	b.n	c6c0 <__aeabi_fmul+0x16c>
    c728:	002e      	movs	r6, r5
    c72a:	2320      	movs	r3, #32
    c72c:	40ce      	lsrs	r6, r1
    c72e:	1a59      	subs	r1, r3, r1
    c730:	408d      	lsls	r5, r1
    c732:	1e6b      	subs	r3, r5, #1
    c734:	419d      	sbcs	r5, r3
    c736:	432e      	orrs	r6, r5
    c738:	0773      	lsls	r3, r6, #29
    c73a:	d004      	beq.n	c746 <__aeabi_fmul+0x1f2>
    c73c:	230f      	movs	r3, #15
    c73e:	4033      	ands	r3, r6
    c740:	2b04      	cmp	r3, #4
    c742:	d000      	beq.n	c746 <__aeabi_fmul+0x1f2>
    c744:	3604      	adds	r6, #4
    c746:	0173      	lsls	r3, r6, #5
    c748:	d504      	bpl.n	c754 <__aeabi_fmul+0x200>
    c74a:	2401      	movs	r4, #1
    c74c:	2501      	movs	r5, #1
    c74e:	4014      	ands	r4, r2
    c750:	2600      	movs	r6, #0
    c752:	e748      	b.n	c5e6 <__aeabi_fmul+0x92>
    c754:	2401      	movs	r4, #1
    c756:	01b6      	lsls	r6, r6, #6
    c758:	0a76      	lsrs	r6, r6, #9
    c75a:	4014      	ands	r4, r2
    c75c:	2500      	movs	r5, #0
    c75e:	e742      	b.n	c5e6 <__aeabi_fmul+0x92>
    c760:	2680      	movs	r6, #128	; 0x80
    c762:	2401      	movs	r4, #1
    c764:	03f6      	lsls	r6, r6, #15
    c766:	432e      	orrs	r6, r5
    c768:	0276      	lsls	r6, r6, #9
    c76a:	0a76      	lsrs	r6, r6, #9
    c76c:	4014      	ands	r4, r2
    c76e:	25ff      	movs	r5, #255	; 0xff
    c770:	e739      	b.n	c5e6 <__aeabi_fmul+0x92>
    c772:	46c0      	nop			; (mov r8, r8)
    c774:	0000f6c8 	.word	0x0000f6c8
    c778:	f7ffffff 	.word	0xf7ffffff

0000c77c <__aeabi_fsub>:
    c77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c77e:	024a      	lsls	r2, r1, #9
    c780:	004e      	lsls	r6, r1, #1
    c782:	0243      	lsls	r3, r0, #9
    c784:	0044      	lsls	r4, r0, #1
    c786:	0e24      	lsrs	r4, r4, #24
    c788:	0fc5      	lsrs	r5, r0, #31
    c78a:	099b      	lsrs	r3, r3, #6
    c78c:	0e36      	lsrs	r6, r6, #24
    c78e:	0fc9      	lsrs	r1, r1, #31
    c790:	0992      	lsrs	r2, r2, #6
    c792:	2eff      	cmp	r6, #255	; 0xff
    c794:	d100      	bne.n	c798 <__aeabi_fsub+0x1c>
    c796:	e083      	b.n	c8a0 <__aeabi_fsub+0x124>
    c798:	2001      	movs	r0, #1
    c79a:	4041      	eors	r1, r0
    c79c:	1ba0      	subs	r0, r4, r6
    c79e:	42a9      	cmp	r1, r5
    c7a0:	d05c      	beq.n	c85c <__aeabi_fsub+0xe0>
    c7a2:	2800      	cmp	r0, #0
    c7a4:	dc00      	bgt.n	c7a8 <__aeabi_fsub+0x2c>
    c7a6:	e095      	b.n	c8d4 <__aeabi_fsub+0x158>
    c7a8:	2e00      	cmp	r6, #0
    c7aa:	d11c      	bne.n	c7e6 <__aeabi_fsub+0x6a>
    c7ac:	2a00      	cmp	r2, #0
    c7ae:	d000      	beq.n	c7b2 <__aeabi_fsub+0x36>
    c7b0:	e081      	b.n	c8b6 <__aeabi_fsub+0x13a>
    c7b2:	075a      	lsls	r2, r3, #29
    c7b4:	d004      	beq.n	c7c0 <__aeabi_fsub+0x44>
    c7b6:	220f      	movs	r2, #15
    c7b8:	401a      	ands	r2, r3
    c7ba:	2a04      	cmp	r2, #4
    c7bc:	d000      	beq.n	c7c0 <__aeabi_fsub+0x44>
    c7be:	3304      	adds	r3, #4
    c7c0:	015a      	lsls	r2, r3, #5
    c7c2:	d53b      	bpl.n	c83c <__aeabi_fsub+0xc0>
    c7c4:	3401      	adds	r4, #1
    c7c6:	2cff      	cmp	r4, #255	; 0xff
    c7c8:	d100      	bne.n	c7cc <__aeabi_fsub+0x50>
    c7ca:	e091      	b.n	c8f0 <__aeabi_fsub+0x174>
    c7cc:	2001      	movs	r0, #1
    c7ce:	019b      	lsls	r3, r3, #6
    c7d0:	0a5b      	lsrs	r3, r3, #9
    c7d2:	b2e4      	uxtb	r4, r4
    c7d4:	4005      	ands	r5, r0
    c7d6:	025b      	lsls	r3, r3, #9
    c7d8:	05e4      	lsls	r4, r4, #23
    c7da:	0a5b      	lsrs	r3, r3, #9
    c7dc:	07ed      	lsls	r5, r5, #31
    c7de:	4323      	orrs	r3, r4
    c7e0:	432b      	orrs	r3, r5
    c7e2:	0018      	movs	r0, r3
    c7e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c7e6:	2cff      	cmp	r4, #255	; 0xff
    c7e8:	d0e3      	beq.n	c7b2 <__aeabi_fsub+0x36>
    c7ea:	2180      	movs	r1, #128	; 0x80
    c7ec:	04c9      	lsls	r1, r1, #19
    c7ee:	430a      	orrs	r2, r1
    c7f0:	281b      	cmp	r0, #27
    c7f2:	dd00      	ble.n	c7f6 <__aeabi_fsub+0x7a>
    c7f4:	e090      	b.n	c918 <__aeabi_fsub+0x19c>
    c7f6:	0016      	movs	r6, r2
    c7f8:	2120      	movs	r1, #32
    c7fa:	40c6      	lsrs	r6, r0
    c7fc:	1a08      	subs	r0, r1, r0
    c7fe:	4082      	lsls	r2, r0
    c800:	1e51      	subs	r1, r2, #1
    c802:	418a      	sbcs	r2, r1
    c804:	4332      	orrs	r2, r6
    c806:	1a9b      	subs	r3, r3, r2
    c808:	015a      	lsls	r2, r3, #5
    c80a:	d515      	bpl.n	c838 <__aeabi_fsub+0xbc>
    c80c:	019b      	lsls	r3, r3, #6
    c80e:	099e      	lsrs	r6, r3, #6
    c810:	0030      	movs	r0, r6
    c812:	f7ff fadd 	bl	bdd0 <__clzsi2>
    c816:	3805      	subs	r0, #5
    c818:	4086      	lsls	r6, r0
    c81a:	4284      	cmp	r4, r0
    c81c:	dc6c      	bgt.n	c8f8 <__aeabi_fsub+0x17c>
    c81e:	1b04      	subs	r4, r0, r4
    c820:	0033      	movs	r3, r6
    c822:	2020      	movs	r0, #32
    c824:	3401      	adds	r4, #1
    c826:	40e3      	lsrs	r3, r4
    c828:	1b04      	subs	r4, r0, r4
    c82a:	40a6      	lsls	r6, r4
    c82c:	1e72      	subs	r2, r6, #1
    c82e:	4196      	sbcs	r6, r2
    c830:	2400      	movs	r4, #0
    c832:	4333      	orrs	r3, r6
    c834:	e7bd      	b.n	c7b2 <__aeabi_fsub+0x36>
    c836:	000d      	movs	r5, r1
    c838:	075a      	lsls	r2, r3, #29
    c83a:	d1bc      	bne.n	c7b6 <__aeabi_fsub+0x3a>
    c83c:	08df      	lsrs	r7, r3, #3
    c83e:	2301      	movs	r3, #1
    c840:	401d      	ands	r5, r3
    c842:	2cff      	cmp	r4, #255	; 0xff
    c844:	d133      	bne.n	c8ae <__aeabi_fsub+0x132>
    c846:	2f00      	cmp	r7, #0
    c848:	d100      	bne.n	c84c <__aeabi_fsub+0xd0>
    c84a:	e090      	b.n	c96e <__aeabi_fsub+0x1f2>
    c84c:	2280      	movs	r2, #128	; 0x80
    c84e:	03d2      	lsls	r2, r2, #15
    c850:	0013      	movs	r3, r2
    c852:	433b      	orrs	r3, r7
    c854:	025b      	lsls	r3, r3, #9
    c856:	0a5b      	lsrs	r3, r3, #9
    c858:	24ff      	movs	r4, #255	; 0xff
    c85a:	e7bc      	b.n	c7d6 <__aeabi_fsub+0x5a>
    c85c:	2800      	cmp	r0, #0
    c85e:	dd4f      	ble.n	c900 <__aeabi_fsub+0x184>
    c860:	2e00      	cmp	r6, #0
    c862:	d02e      	beq.n	c8c2 <__aeabi_fsub+0x146>
    c864:	2cff      	cmp	r4, #255	; 0xff
    c866:	d0a4      	beq.n	c7b2 <__aeabi_fsub+0x36>
    c868:	2580      	movs	r5, #128	; 0x80
    c86a:	04ed      	lsls	r5, r5, #19
    c86c:	432a      	orrs	r2, r5
    c86e:	281b      	cmp	r0, #27
    c870:	dd00      	ble.n	c874 <__aeabi_fsub+0xf8>
    c872:	e097      	b.n	c9a4 <__aeabi_fsub+0x228>
    c874:	0016      	movs	r6, r2
    c876:	2520      	movs	r5, #32
    c878:	40c6      	lsrs	r6, r0
    c87a:	1a28      	subs	r0, r5, r0
    c87c:	4082      	lsls	r2, r0
    c87e:	1e50      	subs	r0, r2, #1
    c880:	4182      	sbcs	r2, r0
    c882:	4332      	orrs	r2, r6
    c884:	189b      	adds	r3, r3, r2
    c886:	015a      	lsls	r2, r3, #5
    c888:	d5d5      	bpl.n	c836 <__aeabi_fsub+0xba>
    c88a:	3401      	adds	r4, #1
    c88c:	2cff      	cmp	r4, #255	; 0xff
    c88e:	d06d      	beq.n	c96c <__aeabi_fsub+0x1f0>
    c890:	2201      	movs	r2, #1
    c892:	487b      	ldr	r0, [pc, #492]	; (ca80 <__aeabi_fsub+0x304>)
    c894:	401a      	ands	r2, r3
    c896:	085b      	lsrs	r3, r3, #1
    c898:	4003      	ands	r3, r0
    c89a:	4313      	orrs	r3, r2
    c89c:	000d      	movs	r5, r1
    c89e:	e788      	b.n	c7b2 <__aeabi_fsub+0x36>
    c8a0:	2a00      	cmp	r2, #0
    c8a2:	d000      	beq.n	c8a6 <__aeabi_fsub+0x12a>
    c8a4:	e77a      	b.n	c79c <__aeabi_fsub+0x20>
    c8a6:	e777      	b.n	c798 <__aeabi_fsub+0x1c>
    c8a8:	1e03      	subs	r3, r0, #0
    c8aa:	d1c5      	bne.n	c838 <__aeabi_fsub+0xbc>
    c8ac:	2500      	movs	r5, #0
    c8ae:	027b      	lsls	r3, r7, #9
    c8b0:	0a5b      	lsrs	r3, r3, #9
    c8b2:	b2e4      	uxtb	r4, r4
    c8b4:	e78f      	b.n	c7d6 <__aeabi_fsub+0x5a>
    c8b6:	3801      	subs	r0, #1
    c8b8:	2800      	cmp	r0, #0
    c8ba:	d0a4      	beq.n	c806 <__aeabi_fsub+0x8a>
    c8bc:	2cff      	cmp	r4, #255	; 0xff
    c8be:	d197      	bne.n	c7f0 <__aeabi_fsub+0x74>
    c8c0:	e777      	b.n	c7b2 <__aeabi_fsub+0x36>
    c8c2:	2a00      	cmp	r2, #0
    c8c4:	d100      	bne.n	c8c8 <__aeabi_fsub+0x14c>
    c8c6:	e774      	b.n	c7b2 <__aeabi_fsub+0x36>
    c8c8:	3801      	subs	r0, #1
    c8ca:	2800      	cmp	r0, #0
    c8cc:	d0da      	beq.n	c884 <__aeabi_fsub+0x108>
    c8ce:	2cff      	cmp	r4, #255	; 0xff
    c8d0:	d1cd      	bne.n	c86e <__aeabi_fsub+0xf2>
    c8d2:	e76e      	b.n	c7b2 <__aeabi_fsub+0x36>
    c8d4:	2800      	cmp	r0, #0
    c8d6:	d121      	bne.n	c91c <__aeabi_fsub+0x1a0>
    c8d8:	1c60      	adds	r0, r4, #1
    c8da:	b2c0      	uxtb	r0, r0
    c8dc:	2801      	cmp	r0, #1
    c8de:	dd58      	ble.n	c992 <__aeabi_fsub+0x216>
    c8e0:	2780      	movs	r7, #128	; 0x80
    c8e2:	1a9e      	subs	r6, r3, r2
    c8e4:	04ff      	lsls	r7, r7, #19
    c8e6:	4037      	ands	r7, r6
    c8e8:	d02f      	beq.n	c94a <__aeabi_fsub+0x1ce>
    c8ea:	1ad6      	subs	r6, r2, r3
    c8ec:	000d      	movs	r5, r1
    c8ee:	e78f      	b.n	c810 <__aeabi_fsub+0x94>
    c8f0:	2301      	movs	r3, #1
    c8f2:	401d      	ands	r5, r3
    c8f4:	2300      	movs	r3, #0
    c8f6:	e76e      	b.n	c7d6 <__aeabi_fsub+0x5a>
    c8f8:	4b62      	ldr	r3, [pc, #392]	; (ca84 <__aeabi_fsub+0x308>)
    c8fa:	1a24      	subs	r4, r4, r0
    c8fc:	4033      	ands	r3, r6
    c8fe:	e758      	b.n	c7b2 <__aeabi_fsub+0x36>
    c900:	2800      	cmp	r0, #0
    c902:	d151      	bne.n	c9a8 <__aeabi_fsub+0x22c>
    c904:	1c60      	adds	r0, r4, #1
    c906:	b2c6      	uxtb	r6, r0
    c908:	2e01      	cmp	r6, #1
    c90a:	dd33      	ble.n	c974 <__aeabi_fsub+0x1f8>
    c90c:	28ff      	cmp	r0, #255	; 0xff
    c90e:	d02d      	beq.n	c96c <__aeabi_fsub+0x1f0>
    c910:	189b      	adds	r3, r3, r2
    c912:	085b      	lsrs	r3, r3, #1
    c914:	0004      	movs	r4, r0
    c916:	e74c      	b.n	c7b2 <__aeabi_fsub+0x36>
    c918:	2201      	movs	r2, #1
    c91a:	e774      	b.n	c806 <__aeabi_fsub+0x8a>
    c91c:	2c00      	cmp	r4, #0
    c91e:	d01a      	beq.n	c956 <__aeabi_fsub+0x1da>
    c920:	2eff      	cmp	r6, #255	; 0xff
    c922:	d01f      	beq.n	c964 <__aeabi_fsub+0x1e8>
    c924:	2480      	movs	r4, #128	; 0x80
    c926:	04e4      	lsls	r4, r4, #19
    c928:	4240      	negs	r0, r0
    c92a:	4323      	orrs	r3, r4
    c92c:	281b      	cmp	r0, #27
    c92e:	dd00      	ble.n	c932 <__aeabi_fsub+0x1b6>
    c930:	e096      	b.n	ca60 <__aeabi_fsub+0x2e4>
    c932:	001d      	movs	r5, r3
    c934:	2420      	movs	r4, #32
    c936:	40c5      	lsrs	r5, r0
    c938:	1a20      	subs	r0, r4, r0
    c93a:	4083      	lsls	r3, r0
    c93c:	1e58      	subs	r0, r3, #1
    c93e:	4183      	sbcs	r3, r0
    c940:	432b      	orrs	r3, r5
    c942:	1ad3      	subs	r3, r2, r3
    c944:	0034      	movs	r4, r6
    c946:	000d      	movs	r5, r1
    c948:	e75e      	b.n	c808 <__aeabi_fsub+0x8c>
    c94a:	2e00      	cmp	r6, #0
    c94c:	d000      	beq.n	c950 <__aeabi_fsub+0x1d4>
    c94e:	e75f      	b.n	c810 <__aeabi_fsub+0x94>
    c950:	2500      	movs	r5, #0
    c952:	2400      	movs	r4, #0
    c954:	e7ab      	b.n	c8ae <__aeabi_fsub+0x132>
    c956:	2b00      	cmp	r3, #0
    c958:	d044      	beq.n	c9e4 <__aeabi_fsub+0x268>
    c95a:	43c0      	mvns	r0, r0
    c95c:	2800      	cmp	r0, #0
    c95e:	d0f0      	beq.n	c942 <__aeabi_fsub+0x1c6>
    c960:	2eff      	cmp	r6, #255	; 0xff
    c962:	d1e3      	bne.n	c92c <__aeabi_fsub+0x1b0>
    c964:	0013      	movs	r3, r2
    c966:	24ff      	movs	r4, #255	; 0xff
    c968:	000d      	movs	r5, r1
    c96a:	e722      	b.n	c7b2 <__aeabi_fsub+0x36>
    c96c:	000d      	movs	r5, r1
    c96e:	24ff      	movs	r4, #255	; 0xff
    c970:	2300      	movs	r3, #0
    c972:	e730      	b.n	c7d6 <__aeabi_fsub+0x5a>
    c974:	2c00      	cmp	r4, #0
    c976:	d15d      	bne.n	ca34 <__aeabi_fsub+0x2b8>
    c978:	2b00      	cmp	r3, #0
    c97a:	d07d      	beq.n	ca78 <__aeabi_fsub+0x2fc>
    c97c:	2a00      	cmp	r2, #0
    c97e:	d100      	bne.n	c982 <__aeabi_fsub+0x206>
    c980:	e717      	b.n	c7b2 <__aeabi_fsub+0x36>
    c982:	189b      	adds	r3, r3, r2
    c984:	015a      	lsls	r2, r3, #5
    c986:	d400      	bmi.n	c98a <__aeabi_fsub+0x20e>
    c988:	e756      	b.n	c838 <__aeabi_fsub+0xbc>
    c98a:	4a3e      	ldr	r2, [pc, #248]	; (ca84 <__aeabi_fsub+0x308>)
    c98c:	0004      	movs	r4, r0
    c98e:	4013      	ands	r3, r2
    c990:	e70f      	b.n	c7b2 <__aeabi_fsub+0x36>
    c992:	2c00      	cmp	r4, #0
    c994:	d11e      	bne.n	c9d4 <__aeabi_fsub+0x258>
    c996:	2b00      	cmp	r3, #0
    c998:	d12f      	bne.n	c9fa <__aeabi_fsub+0x27e>
    c99a:	2a00      	cmp	r2, #0
    c99c:	d065      	beq.n	ca6a <__aeabi_fsub+0x2ee>
    c99e:	0013      	movs	r3, r2
    c9a0:	000d      	movs	r5, r1
    c9a2:	e706      	b.n	c7b2 <__aeabi_fsub+0x36>
    c9a4:	2201      	movs	r2, #1
    c9a6:	e76d      	b.n	c884 <__aeabi_fsub+0x108>
    c9a8:	2c00      	cmp	r4, #0
    c9aa:	d11f      	bne.n	c9ec <__aeabi_fsub+0x270>
    c9ac:	2b00      	cmp	r3, #0
    c9ae:	d059      	beq.n	ca64 <__aeabi_fsub+0x2e8>
    c9b0:	43c0      	mvns	r0, r0
    c9b2:	2800      	cmp	r0, #0
    c9b4:	d00b      	beq.n	c9ce <__aeabi_fsub+0x252>
    c9b6:	2eff      	cmp	r6, #255	; 0xff
    c9b8:	d04f      	beq.n	ca5a <__aeabi_fsub+0x2de>
    c9ba:	281b      	cmp	r0, #27
    c9bc:	dc5e      	bgt.n	ca7c <__aeabi_fsub+0x300>
    c9be:	001d      	movs	r5, r3
    c9c0:	2420      	movs	r4, #32
    c9c2:	40c5      	lsrs	r5, r0
    c9c4:	1a20      	subs	r0, r4, r0
    c9c6:	4083      	lsls	r3, r0
    c9c8:	1e58      	subs	r0, r3, #1
    c9ca:	4183      	sbcs	r3, r0
    c9cc:	432b      	orrs	r3, r5
    c9ce:	189b      	adds	r3, r3, r2
    c9d0:	0034      	movs	r4, r6
    c9d2:	e758      	b.n	c886 <__aeabi_fsub+0x10a>
    c9d4:	2b00      	cmp	r3, #0
    c9d6:	d11c      	bne.n	ca12 <__aeabi_fsub+0x296>
    c9d8:	2a00      	cmp	r2, #0
    c9da:	d049      	beq.n	ca70 <__aeabi_fsub+0x2f4>
    c9dc:	0013      	movs	r3, r2
    c9de:	000d      	movs	r5, r1
    c9e0:	24ff      	movs	r4, #255	; 0xff
    c9e2:	e6e6      	b.n	c7b2 <__aeabi_fsub+0x36>
    c9e4:	0013      	movs	r3, r2
    c9e6:	0034      	movs	r4, r6
    c9e8:	000d      	movs	r5, r1
    c9ea:	e6e2      	b.n	c7b2 <__aeabi_fsub+0x36>
    c9ec:	2eff      	cmp	r6, #255	; 0xff
    c9ee:	d034      	beq.n	ca5a <__aeabi_fsub+0x2de>
    c9f0:	2480      	movs	r4, #128	; 0x80
    c9f2:	04e4      	lsls	r4, r4, #19
    c9f4:	4240      	negs	r0, r0
    c9f6:	4323      	orrs	r3, r4
    c9f8:	e7df      	b.n	c9ba <__aeabi_fsub+0x23e>
    c9fa:	2a00      	cmp	r2, #0
    c9fc:	d100      	bne.n	ca00 <__aeabi_fsub+0x284>
    c9fe:	e6d8      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca00:	2780      	movs	r7, #128	; 0x80
    ca02:	1a98      	subs	r0, r3, r2
    ca04:	04ff      	lsls	r7, r7, #19
    ca06:	4007      	ands	r7, r0
    ca08:	d100      	bne.n	ca0c <__aeabi_fsub+0x290>
    ca0a:	e74d      	b.n	c8a8 <__aeabi_fsub+0x12c>
    ca0c:	1ad3      	subs	r3, r2, r3
    ca0e:	000d      	movs	r5, r1
    ca10:	e6cf      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca12:	24ff      	movs	r4, #255	; 0xff
    ca14:	2a00      	cmp	r2, #0
    ca16:	d100      	bne.n	ca1a <__aeabi_fsub+0x29e>
    ca18:	e6cb      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca1a:	2080      	movs	r0, #128	; 0x80
    ca1c:	08db      	lsrs	r3, r3, #3
    ca1e:	03c0      	lsls	r0, r0, #15
    ca20:	4203      	tst	r3, r0
    ca22:	d004      	beq.n	ca2e <__aeabi_fsub+0x2b2>
    ca24:	08d2      	lsrs	r2, r2, #3
    ca26:	4202      	tst	r2, r0
    ca28:	d101      	bne.n	ca2e <__aeabi_fsub+0x2b2>
    ca2a:	0013      	movs	r3, r2
    ca2c:	000d      	movs	r5, r1
    ca2e:	00db      	lsls	r3, r3, #3
    ca30:	24ff      	movs	r4, #255	; 0xff
    ca32:	e6be      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca34:	2b00      	cmp	r3, #0
    ca36:	d010      	beq.n	ca5a <__aeabi_fsub+0x2de>
    ca38:	24ff      	movs	r4, #255	; 0xff
    ca3a:	2a00      	cmp	r2, #0
    ca3c:	d100      	bne.n	ca40 <__aeabi_fsub+0x2c4>
    ca3e:	e6b8      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca40:	2080      	movs	r0, #128	; 0x80
    ca42:	08db      	lsrs	r3, r3, #3
    ca44:	03c0      	lsls	r0, r0, #15
    ca46:	4203      	tst	r3, r0
    ca48:	d003      	beq.n	ca52 <__aeabi_fsub+0x2d6>
    ca4a:	08d2      	lsrs	r2, r2, #3
    ca4c:	4202      	tst	r2, r0
    ca4e:	d100      	bne.n	ca52 <__aeabi_fsub+0x2d6>
    ca50:	0013      	movs	r3, r2
    ca52:	00db      	lsls	r3, r3, #3
    ca54:	000d      	movs	r5, r1
    ca56:	24ff      	movs	r4, #255	; 0xff
    ca58:	e6ab      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca5a:	0013      	movs	r3, r2
    ca5c:	24ff      	movs	r4, #255	; 0xff
    ca5e:	e6a8      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca60:	2301      	movs	r3, #1
    ca62:	e76e      	b.n	c942 <__aeabi_fsub+0x1c6>
    ca64:	0013      	movs	r3, r2
    ca66:	0034      	movs	r4, r6
    ca68:	e6a3      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca6a:	2700      	movs	r7, #0
    ca6c:	2500      	movs	r5, #0
    ca6e:	e71e      	b.n	c8ae <__aeabi_fsub+0x132>
    ca70:	2780      	movs	r7, #128	; 0x80
    ca72:	2500      	movs	r5, #0
    ca74:	03ff      	lsls	r7, r7, #15
    ca76:	e6e9      	b.n	c84c <__aeabi_fsub+0xd0>
    ca78:	0013      	movs	r3, r2
    ca7a:	e69a      	b.n	c7b2 <__aeabi_fsub+0x36>
    ca7c:	2301      	movs	r3, #1
    ca7e:	e7a6      	b.n	c9ce <__aeabi_fsub+0x252>
    ca80:	7dffffff 	.word	0x7dffffff
    ca84:	fbffffff 	.word	0xfbffffff

0000ca88 <__aeabi_f2iz>:
    ca88:	0243      	lsls	r3, r0, #9
    ca8a:	0a59      	lsrs	r1, r3, #9
    ca8c:	0043      	lsls	r3, r0, #1
    ca8e:	0fc2      	lsrs	r2, r0, #31
    ca90:	0e1b      	lsrs	r3, r3, #24
    ca92:	2000      	movs	r0, #0
    ca94:	2b7e      	cmp	r3, #126	; 0x7e
    ca96:	dd0e      	ble.n	cab6 <__aeabi_f2iz+0x2e>
    ca98:	2b9d      	cmp	r3, #157	; 0x9d
    ca9a:	dc0d      	bgt.n	cab8 <__aeabi_f2iz+0x30>
    ca9c:	2080      	movs	r0, #128	; 0x80
    ca9e:	0400      	lsls	r0, r0, #16
    caa0:	4301      	orrs	r1, r0
    caa2:	2b95      	cmp	r3, #149	; 0x95
    caa4:	dc0b      	bgt.n	cabe <__aeabi_f2iz+0x36>
    caa6:	2096      	movs	r0, #150	; 0x96
    caa8:	1ac3      	subs	r3, r0, r3
    caaa:	40d9      	lsrs	r1, r3
    caac:	000b      	movs	r3, r1
    caae:	4258      	negs	r0, r3
    cab0:	2a00      	cmp	r2, #0
    cab2:	d100      	bne.n	cab6 <__aeabi_f2iz+0x2e>
    cab4:	0018      	movs	r0, r3
    cab6:	4770      	bx	lr
    cab8:	4b03      	ldr	r3, [pc, #12]	; (cac8 <__aeabi_f2iz+0x40>)
    caba:	18d0      	adds	r0, r2, r3
    cabc:	e7fb      	b.n	cab6 <__aeabi_f2iz+0x2e>
    cabe:	3b96      	subs	r3, #150	; 0x96
    cac0:	4099      	lsls	r1, r3
    cac2:	000b      	movs	r3, r1
    cac4:	e7f3      	b.n	caae <__aeabi_f2iz+0x26>
    cac6:	46c0      	nop			; (mov r8, r8)
    cac8:	7fffffff 	.word	0x7fffffff

0000cacc <__aeabi_ui2f>:
    cacc:	b570      	push	{r4, r5, r6, lr}
    cace:	1e04      	subs	r4, r0, #0
    cad0:	d028      	beq.n	cb24 <__aeabi_ui2f+0x58>
    cad2:	f7ff f97d 	bl	bdd0 <__clzsi2>
    cad6:	239e      	movs	r3, #158	; 0x9e
    cad8:	1a1b      	subs	r3, r3, r0
    cada:	2b96      	cmp	r3, #150	; 0x96
    cadc:	dc0a      	bgt.n	caf4 <__aeabi_ui2f+0x28>
    cade:	2296      	movs	r2, #150	; 0x96
    cae0:	1ad2      	subs	r2, r2, r3
    cae2:	4094      	lsls	r4, r2
    cae4:	0262      	lsls	r2, r4, #9
    cae6:	0a52      	lsrs	r2, r2, #9
    cae8:	b2d8      	uxtb	r0, r3
    caea:	0252      	lsls	r2, r2, #9
    caec:	0a52      	lsrs	r2, r2, #9
    caee:	05c0      	lsls	r0, r0, #23
    caf0:	4310      	orrs	r0, r2
    caf2:	bd70      	pop	{r4, r5, r6, pc}
    caf4:	2b99      	cmp	r3, #153	; 0x99
    caf6:	dc18      	bgt.n	cb2a <__aeabi_ui2f+0x5e>
    caf8:	2299      	movs	r2, #153	; 0x99
    cafa:	1ad2      	subs	r2, r2, r3
    cafc:	4094      	lsls	r4, r2
    cafe:	4a11      	ldr	r2, [pc, #68]	; (cb44 <__aeabi_ui2f+0x78>)
    cb00:	4022      	ands	r2, r4
    cb02:	0761      	lsls	r1, r4, #29
    cb04:	d004      	beq.n	cb10 <__aeabi_ui2f+0x44>
    cb06:	210f      	movs	r1, #15
    cb08:	400c      	ands	r4, r1
    cb0a:	2c04      	cmp	r4, #4
    cb0c:	d000      	beq.n	cb10 <__aeabi_ui2f+0x44>
    cb0e:	3204      	adds	r2, #4
    cb10:	0151      	lsls	r1, r2, #5
    cb12:	d503      	bpl.n	cb1c <__aeabi_ui2f+0x50>
    cb14:	4b0b      	ldr	r3, [pc, #44]	; (cb44 <__aeabi_ui2f+0x78>)
    cb16:	401a      	ands	r2, r3
    cb18:	239f      	movs	r3, #159	; 0x9f
    cb1a:	1a1b      	subs	r3, r3, r0
    cb1c:	0192      	lsls	r2, r2, #6
    cb1e:	0a52      	lsrs	r2, r2, #9
    cb20:	b2d8      	uxtb	r0, r3
    cb22:	e7e2      	b.n	caea <__aeabi_ui2f+0x1e>
    cb24:	2000      	movs	r0, #0
    cb26:	2200      	movs	r2, #0
    cb28:	e7df      	b.n	caea <__aeabi_ui2f+0x1e>
    cb2a:	2205      	movs	r2, #5
    cb2c:	0025      	movs	r5, r4
    cb2e:	1a12      	subs	r2, r2, r0
    cb30:	21b9      	movs	r1, #185	; 0xb9
    cb32:	40d5      	lsrs	r5, r2
    cb34:	0022      	movs	r2, r4
    cb36:	1ac9      	subs	r1, r1, r3
    cb38:	408a      	lsls	r2, r1
    cb3a:	1e54      	subs	r4, r2, #1
    cb3c:	41a2      	sbcs	r2, r4
    cb3e:	002c      	movs	r4, r5
    cb40:	4314      	orrs	r4, r2
    cb42:	e7dc      	b.n	cafe <__aeabi_ui2f+0x32>
    cb44:	fbffffff 	.word	0xfbffffff

0000cb48 <__aeabi_dadd>:
    cb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb4a:	4656      	mov	r6, sl
    cb4c:	465f      	mov	r7, fp
    cb4e:	464d      	mov	r5, r9
    cb50:	4644      	mov	r4, r8
    cb52:	b4f0      	push	{r4, r5, r6, r7}
    cb54:	000f      	movs	r7, r1
    cb56:	0ffd      	lsrs	r5, r7, #31
    cb58:	46aa      	mov	sl, r5
    cb5a:	0309      	lsls	r1, r1, #12
    cb5c:	007c      	lsls	r4, r7, #1
    cb5e:	002e      	movs	r6, r5
    cb60:	005f      	lsls	r7, r3, #1
    cb62:	0f45      	lsrs	r5, r0, #29
    cb64:	0a49      	lsrs	r1, r1, #9
    cb66:	0d7f      	lsrs	r7, r7, #21
    cb68:	4329      	orrs	r1, r5
    cb6a:	00c5      	lsls	r5, r0, #3
    cb6c:	0318      	lsls	r0, r3, #12
    cb6e:	46bc      	mov	ip, r7
    cb70:	0a40      	lsrs	r0, r0, #9
    cb72:	0f57      	lsrs	r7, r2, #29
    cb74:	0d64      	lsrs	r4, r4, #21
    cb76:	0fdb      	lsrs	r3, r3, #31
    cb78:	4338      	orrs	r0, r7
    cb7a:	00d2      	lsls	r2, r2, #3
    cb7c:	459a      	cmp	sl, r3
    cb7e:	d100      	bne.n	cb82 <__aeabi_dadd+0x3a>
    cb80:	e0aa      	b.n	ccd8 <__aeabi_dadd+0x190>
    cb82:	4666      	mov	r6, ip
    cb84:	1ba6      	subs	r6, r4, r6
    cb86:	2e00      	cmp	r6, #0
    cb88:	dc00      	bgt.n	cb8c <__aeabi_dadd+0x44>
    cb8a:	e0ff      	b.n	cd8c <__aeabi_dadd+0x244>
    cb8c:	4663      	mov	r3, ip
    cb8e:	2b00      	cmp	r3, #0
    cb90:	d139      	bne.n	cc06 <__aeabi_dadd+0xbe>
    cb92:	0003      	movs	r3, r0
    cb94:	4313      	orrs	r3, r2
    cb96:	d000      	beq.n	cb9a <__aeabi_dadd+0x52>
    cb98:	e0d9      	b.n	cd4e <__aeabi_dadd+0x206>
    cb9a:	076b      	lsls	r3, r5, #29
    cb9c:	d009      	beq.n	cbb2 <__aeabi_dadd+0x6a>
    cb9e:	230f      	movs	r3, #15
    cba0:	402b      	ands	r3, r5
    cba2:	2b04      	cmp	r3, #4
    cba4:	d005      	beq.n	cbb2 <__aeabi_dadd+0x6a>
    cba6:	1d2b      	adds	r3, r5, #4
    cba8:	42ab      	cmp	r3, r5
    cbaa:	41ad      	sbcs	r5, r5
    cbac:	426d      	negs	r5, r5
    cbae:	1949      	adds	r1, r1, r5
    cbb0:	001d      	movs	r5, r3
    cbb2:	020b      	lsls	r3, r1, #8
    cbb4:	d400      	bmi.n	cbb8 <__aeabi_dadd+0x70>
    cbb6:	e082      	b.n	ccbe <__aeabi_dadd+0x176>
    cbb8:	4bca      	ldr	r3, [pc, #808]	; (cee4 <__aeabi_dadd+0x39c>)
    cbba:	3401      	adds	r4, #1
    cbbc:	429c      	cmp	r4, r3
    cbbe:	d100      	bne.n	cbc2 <__aeabi_dadd+0x7a>
    cbc0:	e0fe      	b.n	cdc0 <__aeabi_dadd+0x278>
    cbc2:	000a      	movs	r2, r1
    cbc4:	4656      	mov	r6, sl
    cbc6:	4bc8      	ldr	r3, [pc, #800]	; (cee8 <__aeabi_dadd+0x3a0>)
    cbc8:	08ed      	lsrs	r5, r5, #3
    cbca:	401a      	ands	r2, r3
    cbcc:	0750      	lsls	r0, r2, #29
    cbce:	0564      	lsls	r4, r4, #21
    cbd0:	0252      	lsls	r2, r2, #9
    cbd2:	4305      	orrs	r5, r0
    cbd4:	0b12      	lsrs	r2, r2, #12
    cbd6:	0d64      	lsrs	r4, r4, #21
    cbd8:	2100      	movs	r1, #0
    cbda:	0312      	lsls	r2, r2, #12
    cbdc:	0d0b      	lsrs	r3, r1, #20
    cbde:	051b      	lsls	r3, r3, #20
    cbe0:	0564      	lsls	r4, r4, #21
    cbe2:	0b12      	lsrs	r2, r2, #12
    cbe4:	431a      	orrs	r2, r3
    cbe6:	0863      	lsrs	r3, r4, #1
    cbe8:	4cc0      	ldr	r4, [pc, #768]	; (ceec <__aeabi_dadd+0x3a4>)
    cbea:	07f6      	lsls	r6, r6, #31
    cbec:	4014      	ands	r4, r2
    cbee:	431c      	orrs	r4, r3
    cbf0:	0064      	lsls	r4, r4, #1
    cbf2:	0864      	lsrs	r4, r4, #1
    cbf4:	4334      	orrs	r4, r6
    cbf6:	0028      	movs	r0, r5
    cbf8:	0021      	movs	r1, r4
    cbfa:	bc3c      	pop	{r2, r3, r4, r5}
    cbfc:	4690      	mov	r8, r2
    cbfe:	4699      	mov	r9, r3
    cc00:	46a2      	mov	sl, r4
    cc02:	46ab      	mov	fp, r5
    cc04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cc06:	4bb7      	ldr	r3, [pc, #732]	; (cee4 <__aeabi_dadd+0x39c>)
    cc08:	429c      	cmp	r4, r3
    cc0a:	d0c6      	beq.n	cb9a <__aeabi_dadd+0x52>
    cc0c:	2380      	movs	r3, #128	; 0x80
    cc0e:	041b      	lsls	r3, r3, #16
    cc10:	4318      	orrs	r0, r3
    cc12:	2e38      	cmp	r6, #56	; 0x38
    cc14:	dd00      	ble.n	cc18 <__aeabi_dadd+0xd0>
    cc16:	e0eb      	b.n	cdf0 <__aeabi_dadd+0x2a8>
    cc18:	2e1f      	cmp	r6, #31
    cc1a:	dd00      	ble.n	cc1e <__aeabi_dadd+0xd6>
    cc1c:	e11e      	b.n	ce5c <__aeabi_dadd+0x314>
    cc1e:	2320      	movs	r3, #32
    cc20:	1b9b      	subs	r3, r3, r6
    cc22:	469c      	mov	ip, r3
    cc24:	0003      	movs	r3, r0
    cc26:	4667      	mov	r7, ip
    cc28:	40bb      	lsls	r3, r7
    cc2a:	4698      	mov	r8, r3
    cc2c:	0013      	movs	r3, r2
    cc2e:	4647      	mov	r7, r8
    cc30:	40f3      	lsrs	r3, r6
    cc32:	433b      	orrs	r3, r7
    cc34:	4667      	mov	r7, ip
    cc36:	40ba      	lsls	r2, r7
    cc38:	1e57      	subs	r7, r2, #1
    cc3a:	41ba      	sbcs	r2, r7
    cc3c:	4313      	orrs	r3, r2
    cc3e:	0002      	movs	r2, r0
    cc40:	40f2      	lsrs	r2, r6
    cc42:	1aeb      	subs	r3, r5, r3
    cc44:	429d      	cmp	r5, r3
    cc46:	41b6      	sbcs	r6, r6
    cc48:	001d      	movs	r5, r3
    cc4a:	1a8a      	subs	r2, r1, r2
    cc4c:	4276      	negs	r6, r6
    cc4e:	1b91      	subs	r1, r2, r6
    cc50:	020b      	lsls	r3, r1, #8
    cc52:	d531      	bpl.n	ccb8 <__aeabi_dadd+0x170>
    cc54:	024a      	lsls	r2, r1, #9
    cc56:	0a56      	lsrs	r6, r2, #9
    cc58:	2e00      	cmp	r6, #0
    cc5a:	d100      	bne.n	cc5e <__aeabi_dadd+0x116>
    cc5c:	e0b4      	b.n	cdc8 <__aeabi_dadd+0x280>
    cc5e:	0030      	movs	r0, r6
    cc60:	f7ff f8b6 	bl	bdd0 <__clzsi2>
    cc64:	0003      	movs	r3, r0
    cc66:	3b08      	subs	r3, #8
    cc68:	2b1f      	cmp	r3, #31
    cc6a:	dd00      	ble.n	cc6e <__aeabi_dadd+0x126>
    cc6c:	e0b5      	b.n	cdda <__aeabi_dadd+0x292>
    cc6e:	2220      	movs	r2, #32
    cc70:	0029      	movs	r1, r5
    cc72:	1ad2      	subs	r2, r2, r3
    cc74:	40d1      	lsrs	r1, r2
    cc76:	409e      	lsls	r6, r3
    cc78:	000a      	movs	r2, r1
    cc7a:	409d      	lsls	r5, r3
    cc7c:	4332      	orrs	r2, r6
    cc7e:	429c      	cmp	r4, r3
    cc80:	dd00      	ble.n	cc84 <__aeabi_dadd+0x13c>
    cc82:	e0b1      	b.n	cde8 <__aeabi_dadd+0x2a0>
    cc84:	1b1c      	subs	r4, r3, r4
    cc86:	1c63      	adds	r3, r4, #1
    cc88:	2b1f      	cmp	r3, #31
    cc8a:	dd00      	ble.n	cc8e <__aeabi_dadd+0x146>
    cc8c:	e0d5      	b.n	ce3a <__aeabi_dadd+0x2f2>
    cc8e:	2120      	movs	r1, #32
    cc90:	0014      	movs	r4, r2
    cc92:	0028      	movs	r0, r5
    cc94:	1ac9      	subs	r1, r1, r3
    cc96:	408c      	lsls	r4, r1
    cc98:	40d8      	lsrs	r0, r3
    cc9a:	408d      	lsls	r5, r1
    cc9c:	4304      	orrs	r4, r0
    cc9e:	40da      	lsrs	r2, r3
    cca0:	1e68      	subs	r0, r5, #1
    cca2:	4185      	sbcs	r5, r0
    cca4:	0011      	movs	r1, r2
    cca6:	4325      	orrs	r5, r4
    cca8:	2400      	movs	r4, #0
    ccaa:	e776      	b.n	cb9a <__aeabi_dadd+0x52>
    ccac:	4641      	mov	r1, r8
    ccae:	4331      	orrs	r1, r6
    ccb0:	d100      	bne.n	ccb4 <__aeabi_dadd+0x16c>
    ccb2:	e234      	b.n	d11e <__aeabi_dadd+0x5d6>
    ccb4:	0031      	movs	r1, r6
    ccb6:	4645      	mov	r5, r8
    ccb8:	076b      	lsls	r3, r5, #29
    ccba:	d000      	beq.n	ccbe <__aeabi_dadd+0x176>
    ccbc:	e76f      	b.n	cb9e <__aeabi_dadd+0x56>
    ccbe:	4656      	mov	r6, sl
    ccc0:	0748      	lsls	r0, r1, #29
    ccc2:	08ed      	lsrs	r5, r5, #3
    ccc4:	08c9      	lsrs	r1, r1, #3
    ccc6:	4305      	orrs	r5, r0
    ccc8:	4b86      	ldr	r3, [pc, #536]	; (cee4 <__aeabi_dadd+0x39c>)
    ccca:	429c      	cmp	r4, r3
    cccc:	d035      	beq.n	cd3a <__aeabi_dadd+0x1f2>
    ccce:	030a      	lsls	r2, r1, #12
    ccd0:	0564      	lsls	r4, r4, #21
    ccd2:	0b12      	lsrs	r2, r2, #12
    ccd4:	0d64      	lsrs	r4, r4, #21
    ccd6:	e77f      	b.n	cbd8 <__aeabi_dadd+0x90>
    ccd8:	4663      	mov	r3, ip
    ccda:	1ae3      	subs	r3, r4, r3
    ccdc:	469b      	mov	fp, r3
    ccde:	2b00      	cmp	r3, #0
    cce0:	dc00      	bgt.n	cce4 <__aeabi_dadd+0x19c>
    cce2:	e08b      	b.n	cdfc <__aeabi_dadd+0x2b4>
    cce4:	4667      	mov	r7, ip
    cce6:	2f00      	cmp	r7, #0
    cce8:	d03c      	beq.n	cd64 <__aeabi_dadd+0x21c>
    ccea:	4f7e      	ldr	r7, [pc, #504]	; (cee4 <__aeabi_dadd+0x39c>)
    ccec:	42bc      	cmp	r4, r7
    ccee:	d100      	bne.n	ccf2 <__aeabi_dadd+0x1aa>
    ccf0:	e753      	b.n	cb9a <__aeabi_dadd+0x52>
    ccf2:	2780      	movs	r7, #128	; 0x80
    ccf4:	043f      	lsls	r7, r7, #16
    ccf6:	4338      	orrs	r0, r7
    ccf8:	465b      	mov	r3, fp
    ccfa:	2b38      	cmp	r3, #56	; 0x38
    ccfc:	dc00      	bgt.n	cd00 <__aeabi_dadd+0x1b8>
    ccfe:	e0f7      	b.n	cef0 <__aeabi_dadd+0x3a8>
    cd00:	4302      	orrs	r2, r0
    cd02:	1e50      	subs	r0, r2, #1
    cd04:	4182      	sbcs	r2, r0
    cd06:	2000      	movs	r0, #0
    cd08:	b2d2      	uxtb	r2, r2
    cd0a:	1953      	adds	r3, r2, r5
    cd0c:	1842      	adds	r2, r0, r1
    cd0e:	42ab      	cmp	r3, r5
    cd10:	4189      	sbcs	r1, r1
    cd12:	001d      	movs	r5, r3
    cd14:	4249      	negs	r1, r1
    cd16:	1889      	adds	r1, r1, r2
    cd18:	020b      	lsls	r3, r1, #8
    cd1a:	d5cd      	bpl.n	ccb8 <__aeabi_dadd+0x170>
    cd1c:	4b71      	ldr	r3, [pc, #452]	; (cee4 <__aeabi_dadd+0x39c>)
    cd1e:	3401      	adds	r4, #1
    cd20:	429c      	cmp	r4, r3
    cd22:	d100      	bne.n	cd26 <__aeabi_dadd+0x1de>
    cd24:	e13d      	b.n	cfa2 <__aeabi_dadd+0x45a>
    cd26:	2001      	movs	r0, #1
    cd28:	4a6f      	ldr	r2, [pc, #444]	; (cee8 <__aeabi_dadd+0x3a0>)
    cd2a:	086b      	lsrs	r3, r5, #1
    cd2c:	400a      	ands	r2, r1
    cd2e:	4028      	ands	r0, r5
    cd30:	4318      	orrs	r0, r3
    cd32:	07d5      	lsls	r5, r2, #31
    cd34:	4305      	orrs	r5, r0
    cd36:	0851      	lsrs	r1, r2, #1
    cd38:	e72f      	b.n	cb9a <__aeabi_dadd+0x52>
    cd3a:	002b      	movs	r3, r5
    cd3c:	430b      	orrs	r3, r1
    cd3e:	d100      	bne.n	cd42 <__aeabi_dadd+0x1fa>
    cd40:	e1cb      	b.n	d0da <__aeabi_dadd+0x592>
    cd42:	2380      	movs	r3, #128	; 0x80
    cd44:	031b      	lsls	r3, r3, #12
    cd46:	430b      	orrs	r3, r1
    cd48:	031a      	lsls	r2, r3, #12
    cd4a:	0b12      	lsrs	r2, r2, #12
    cd4c:	e744      	b.n	cbd8 <__aeabi_dadd+0x90>
    cd4e:	3e01      	subs	r6, #1
    cd50:	2e00      	cmp	r6, #0
    cd52:	d16d      	bne.n	ce30 <__aeabi_dadd+0x2e8>
    cd54:	1aae      	subs	r6, r5, r2
    cd56:	42b5      	cmp	r5, r6
    cd58:	419b      	sbcs	r3, r3
    cd5a:	1a09      	subs	r1, r1, r0
    cd5c:	425b      	negs	r3, r3
    cd5e:	1ac9      	subs	r1, r1, r3
    cd60:	0035      	movs	r5, r6
    cd62:	e775      	b.n	cc50 <__aeabi_dadd+0x108>
    cd64:	0007      	movs	r7, r0
    cd66:	4317      	orrs	r7, r2
    cd68:	d100      	bne.n	cd6c <__aeabi_dadd+0x224>
    cd6a:	e716      	b.n	cb9a <__aeabi_dadd+0x52>
    cd6c:	2301      	movs	r3, #1
    cd6e:	425b      	negs	r3, r3
    cd70:	469c      	mov	ip, r3
    cd72:	44e3      	add	fp, ip
    cd74:	465b      	mov	r3, fp
    cd76:	2b00      	cmp	r3, #0
    cd78:	d000      	beq.n	cd7c <__aeabi_dadd+0x234>
    cd7a:	e0e0      	b.n	cf3e <__aeabi_dadd+0x3f6>
    cd7c:	18aa      	adds	r2, r5, r2
    cd7e:	42aa      	cmp	r2, r5
    cd80:	419b      	sbcs	r3, r3
    cd82:	1809      	adds	r1, r1, r0
    cd84:	425b      	negs	r3, r3
    cd86:	1859      	adds	r1, r3, r1
    cd88:	0015      	movs	r5, r2
    cd8a:	e7c5      	b.n	cd18 <__aeabi_dadd+0x1d0>
    cd8c:	2e00      	cmp	r6, #0
    cd8e:	d175      	bne.n	ce7c <__aeabi_dadd+0x334>
    cd90:	1c66      	adds	r6, r4, #1
    cd92:	0576      	lsls	r6, r6, #21
    cd94:	0d76      	lsrs	r6, r6, #21
    cd96:	2e01      	cmp	r6, #1
    cd98:	dc00      	bgt.n	cd9c <__aeabi_dadd+0x254>
    cd9a:	e0f3      	b.n	cf84 <__aeabi_dadd+0x43c>
    cd9c:	1aae      	subs	r6, r5, r2
    cd9e:	46b0      	mov	r8, r6
    cda0:	4545      	cmp	r5, r8
    cda2:	41bf      	sbcs	r7, r7
    cda4:	1a0e      	subs	r6, r1, r0
    cda6:	427f      	negs	r7, r7
    cda8:	1bf6      	subs	r6, r6, r7
    cdaa:	0237      	lsls	r7, r6, #8
    cdac:	d400      	bmi.n	cdb0 <__aeabi_dadd+0x268>
    cdae:	e08f      	b.n	ced0 <__aeabi_dadd+0x388>
    cdb0:	1b55      	subs	r5, r2, r5
    cdb2:	42aa      	cmp	r2, r5
    cdb4:	41b6      	sbcs	r6, r6
    cdb6:	1a41      	subs	r1, r0, r1
    cdb8:	4276      	negs	r6, r6
    cdba:	1b8e      	subs	r6, r1, r6
    cdbc:	469a      	mov	sl, r3
    cdbe:	e74b      	b.n	cc58 <__aeabi_dadd+0x110>
    cdc0:	4656      	mov	r6, sl
    cdc2:	2200      	movs	r2, #0
    cdc4:	2500      	movs	r5, #0
    cdc6:	e707      	b.n	cbd8 <__aeabi_dadd+0x90>
    cdc8:	0028      	movs	r0, r5
    cdca:	f7ff f801 	bl	bdd0 <__clzsi2>
    cdce:	3020      	adds	r0, #32
    cdd0:	0003      	movs	r3, r0
    cdd2:	3b08      	subs	r3, #8
    cdd4:	2b1f      	cmp	r3, #31
    cdd6:	dc00      	bgt.n	cdda <__aeabi_dadd+0x292>
    cdd8:	e749      	b.n	cc6e <__aeabi_dadd+0x126>
    cdda:	002a      	movs	r2, r5
    cddc:	3828      	subs	r0, #40	; 0x28
    cdde:	4082      	lsls	r2, r0
    cde0:	2500      	movs	r5, #0
    cde2:	429c      	cmp	r4, r3
    cde4:	dc00      	bgt.n	cde8 <__aeabi_dadd+0x2a0>
    cde6:	e74d      	b.n	cc84 <__aeabi_dadd+0x13c>
    cde8:	493f      	ldr	r1, [pc, #252]	; (cee8 <__aeabi_dadd+0x3a0>)
    cdea:	1ae4      	subs	r4, r4, r3
    cdec:	4011      	ands	r1, r2
    cdee:	e6d4      	b.n	cb9a <__aeabi_dadd+0x52>
    cdf0:	4302      	orrs	r2, r0
    cdf2:	1e50      	subs	r0, r2, #1
    cdf4:	4182      	sbcs	r2, r0
    cdf6:	b2d3      	uxtb	r3, r2
    cdf8:	2200      	movs	r2, #0
    cdfa:	e722      	b.n	cc42 <__aeabi_dadd+0xfa>
    cdfc:	2b00      	cmp	r3, #0
    cdfe:	d000      	beq.n	ce02 <__aeabi_dadd+0x2ba>
    ce00:	e0f3      	b.n	cfea <__aeabi_dadd+0x4a2>
    ce02:	1c63      	adds	r3, r4, #1
    ce04:	469c      	mov	ip, r3
    ce06:	055b      	lsls	r3, r3, #21
    ce08:	0d5b      	lsrs	r3, r3, #21
    ce0a:	2b01      	cmp	r3, #1
    ce0c:	dc00      	bgt.n	ce10 <__aeabi_dadd+0x2c8>
    ce0e:	e09f      	b.n	cf50 <__aeabi_dadd+0x408>
    ce10:	4b34      	ldr	r3, [pc, #208]	; (cee4 <__aeabi_dadd+0x39c>)
    ce12:	459c      	cmp	ip, r3
    ce14:	d100      	bne.n	ce18 <__aeabi_dadd+0x2d0>
    ce16:	e0c3      	b.n	cfa0 <__aeabi_dadd+0x458>
    ce18:	18aa      	adds	r2, r5, r2
    ce1a:	1809      	adds	r1, r1, r0
    ce1c:	42aa      	cmp	r2, r5
    ce1e:	4180      	sbcs	r0, r0
    ce20:	4240      	negs	r0, r0
    ce22:	1841      	adds	r1, r0, r1
    ce24:	07cd      	lsls	r5, r1, #31
    ce26:	0852      	lsrs	r2, r2, #1
    ce28:	4315      	orrs	r5, r2
    ce2a:	0849      	lsrs	r1, r1, #1
    ce2c:	4664      	mov	r4, ip
    ce2e:	e6b4      	b.n	cb9a <__aeabi_dadd+0x52>
    ce30:	4b2c      	ldr	r3, [pc, #176]	; (cee4 <__aeabi_dadd+0x39c>)
    ce32:	429c      	cmp	r4, r3
    ce34:	d000      	beq.n	ce38 <__aeabi_dadd+0x2f0>
    ce36:	e6ec      	b.n	cc12 <__aeabi_dadd+0xca>
    ce38:	e6af      	b.n	cb9a <__aeabi_dadd+0x52>
    ce3a:	0011      	movs	r1, r2
    ce3c:	3c1f      	subs	r4, #31
    ce3e:	40e1      	lsrs	r1, r4
    ce40:	000c      	movs	r4, r1
    ce42:	2b20      	cmp	r3, #32
    ce44:	d100      	bne.n	ce48 <__aeabi_dadd+0x300>
    ce46:	e07f      	b.n	cf48 <__aeabi_dadd+0x400>
    ce48:	2140      	movs	r1, #64	; 0x40
    ce4a:	1acb      	subs	r3, r1, r3
    ce4c:	409a      	lsls	r2, r3
    ce4e:	4315      	orrs	r5, r2
    ce50:	1e6a      	subs	r2, r5, #1
    ce52:	4195      	sbcs	r5, r2
    ce54:	2100      	movs	r1, #0
    ce56:	4325      	orrs	r5, r4
    ce58:	2400      	movs	r4, #0
    ce5a:	e72d      	b.n	ccb8 <__aeabi_dadd+0x170>
    ce5c:	0033      	movs	r3, r6
    ce5e:	0007      	movs	r7, r0
    ce60:	3b20      	subs	r3, #32
    ce62:	40df      	lsrs	r7, r3
    ce64:	003b      	movs	r3, r7
    ce66:	2e20      	cmp	r6, #32
    ce68:	d070      	beq.n	cf4c <__aeabi_dadd+0x404>
    ce6a:	2740      	movs	r7, #64	; 0x40
    ce6c:	1bbe      	subs	r6, r7, r6
    ce6e:	40b0      	lsls	r0, r6
    ce70:	4302      	orrs	r2, r0
    ce72:	1e50      	subs	r0, r2, #1
    ce74:	4182      	sbcs	r2, r0
    ce76:	4313      	orrs	r3, r2
    ce78:	2200      	movs	r2, #0
    ce7a:	e6e2      	b.n	cc42 <__aeabi_dadd+0xfa>
    ce7c:	2c00      	cmp	r4, #0
    ce7e:	d04f      	beq.n	cf20 <__aeabi_dadd+0x3d8>
    ce80:	4c18      	ldr	r4, [pc, #96]	; (cee4 <__aeabi_dadd+0x39c>)
    ce82:	45a4      	cmp	ip, r4
    ce84:	d100      	bne.n	ce88 <__aeabi_dadd+0x340>
    ce86:	e0ab      	b.n	cfe0 <__aeabi_dadd+0x498>
    ce88:	2480      	movs	r4, #128	; 0x80
    ce8a:	0424      	lsls	r4, r4, #16
    ce8c:	4276      	negs	r6, r6
    ce8e:	4321      	orrs	r1, r4
    ce90:	2e38      	cmp	r6, #56	; 0x38
    ce92:	dd00      	ble.n	ce96 <__aeabi_dadd+0x34e>
    ce94:	e0df      	b.n	d056 <__aeabi_dadd+0x50e>
    ce96:	2e1f      	cmp	r6, #31
    ce98:	dd00      	ble.n	ce9c <__aeabi_dadd+0x354>
    ce9a:	e143      	b.n	d124 <__aeabi_dadd+0x5dc>
    ce9c:	2720      	movs	r7, #32
    ce9e:	1bbc      	subs	r4, r7, r6
    cea0:	46a1      	mov	r9, r4
    cea2:	000c      	movs	r4, r1
    cea4:	464f      	mov	r7, r9
    cea6:	40bc      	lsls	r4, r7
    cea8:	46a0      	mov	r8, r4
    ceaa:	002c      	movs	r4, r5
    ceac:	4647      	mov	r7, r8
    ceae:	40f4      	lsrs	r4, r6
    ceb0:	433c      	orrs	r4, r7
    ceb2:	464f      	mov	r7, r9
    ceb4:	40bd      	lsls	r5, r7
    ceb6:	1e6f      	subs	r7, r5, #1
    ceb8:	41bd      	sbcs	r5, r7
    ceba:	40f1      	lsrs	r1, r6
    cebc:	432c      	orrs	r4, r5
    cebe:	1b15      	subs	r5, r2, r4
    cec0:	42aa      	cmp	r2, r5
    cec2:	4192      	sbcs	r2, r2
    cec4:	1a41      	subs	r1, r0, r1
    cec6:	4252      	negs	r2, r2
    cec8:	1a89      	subs	r1, r1, r2
    ceca:	4664      	mov	r4, ip
    cecc:	469a      	mov	sl, r3
    cece:	e6bf      	b.n	cc50 <__aeabi_dadd+0x108>
    ced0:	4641      	mov	r1, r8
    ced2:	4645      	mov	r5, r8
    ced4:	4331      	orrs	r1, r6
    ced6:	d000      	beq.n	ceda <__aeabi_dadd+0x392>
    ced8:	e6be      	b.n	cc58 <__aeabi_dadd+0x110>
    ceda:	2600      	movs	r6, #0
    cedc:	2400      	movs	r4, #0
    cede:	2500      	movs	r5, #0
    cee0:	e6f2      	b.n	ccc8 <__aeabi_dadd+0x180>
    cee2:	46c0      	nop			; (mov r8, r8)
    cee4:	000007ff 	.word	0x000007ff
    cee8:	ff7fffff 	.word	0xff7fffff
    ceec:	800fffff 	.word	0x800fffff
    cef0:	2b1f      	cmp	r3, #31
    cef2:	dc59      	bgt.n	cfa8 <__aeabi_dadd+0x460>
    cef4:	2720      	movs	r7, #32
    cef6:	1aff      	subs	r7, r7, r3
    cef8:	46bc      	mov	ip, r7
    cefa:	0007      	movs	r7, r0
    cefc:	4663      	mov	r3, ip
    cefe:	409f      	lsls	r7, r3
    cf00:	465b      	mov	r3, fp
    cf02:	46b9      	mov	r9, r7
    cf04:	0017      	movs	r7, r2
    cf06:	40df      	lsrs	r7, r3
    cf08:	46b8      	mov	r8, r7
    cf0a:	464f      	mov	r7, r9
    cf0c:	4643      	mov	r3, r8
    cf0e:	431f      	orrs	r7, r3
    cf10:	4663      	mov	r3, ip
    cf12:	409a      	lsls	r2, r3
    cf14:	1e53      	subs	r3, r2, #1
    cf16:	419a      	sbcs	r2, r3
    cf18:	465b      	mov	r3, fp
    cf1a:	433a      	orrs	r2, r7
    cf1c:	40d8      	lsrs	r0, r3
    cf1e:	e6f4      	b.n	cd0a <__aeabi_dadd+0x1c2>
    cf20:	000c      	movs	r4, r1
    cf22:	432c      	orrs	r4, r5
    cf24:	d05c      	beq.n	cfe0 <__aeabi_dadd+0x498>
    cf26:	43f6      	mvns	r6, r6
    cf28:	2e00      	cmp	r6, #0
    cf2a:	d155      	bne.n	cfd8 <__aeabi_dadd+0x490>
    cf2c:	1b55      	subs	r5, r2, r5
    cf2e:	42aa      	cmp	r2, r5
    cf30:	41a4      	sbcs	r4, r4
    cf32:	1a41      	subs	r1, r0, r1
    cf34:	4264      	negs	r4, r4
    cf36:	1b09      	subs	r1, r1, r4
    cf38:	469a      	mov	sl, r3
    cf3a:	4664      	mov	r4, ip
    cf3c:	e688      	b.n	cc50 <__aeabi_dadd+0x108>
    cf3e:	4f96      	ldr	r7, [pc, #600]	; (d198 <__aeabi_dadd+0x650>)
    cf40:	42bc      	cmp	r4, r7
    cf42:	d000      	beq.n	cf46 <__aeabi_dadd+0x3fe>
    cf44:	e6d8      	b.n	ccf8 <__aeabi_dadd+0x1b0>
    cf46:	e628      	b.n	cb9a <__aeabi_dadd+0x52>
    cf48:	2200      	movs	r2, #0
    cf4a:	e780      	b.n	ce4e <__aeabi_dadd+0x306>
    cf4c:	2000      	movs	r0, #0
    cf4e:	e78f      	b.n	ce70 <__aeabi_dadd+0x328>
    cf50:	000b      	movs	r3, r1
    cf52:	432b      	orrs	r3, r5
    cf54:	2c00      	cmp	r4, #0
    cf56:	d000      	beq.n	cf5a <__aeabi_dadd+0x412>
    cf58:	e0c2      	b.n	d0e0 <__aeabi_dadd+0x598>
    cf5a:	2b00      	cmp	r3, #0
    cf5c:	d100      	bne.n	cf60 <__aeabi_dadd+0x418>
    cf5e:	e101      	b.n	d164 <__aeabi_dadd+0x61c>
    cf60:	0003      	movs	r3, r0
    cf62:	4313      	orrs	r3, r2
    cf64:	d100      	bne.n	cf68 <__aeabi_dadd+0x420>
    cf66:	e618      	b.n	cb9a <__aeabi_dadd+0x52>
    cf68:	18ab      	adds	r3, r5, r2
    cf6a:	42ab      	cmp	r3, r5
    cf6c:	41b6      	sbcs	r6, r6
    cf6e:	1809      	adds	r1, r1, r0
    cf70:	4276      	negs	r6, r6
    cf72:	1871      	adds	r1, r6, r1
    cf74:	020a      	lsls	r2, r1, #8
    cf76:	d400      	bmi.n	cf7a <__aeabi_dadd+0x432>
    cf78:	e109      	b.n	d18e <__aeabi_dadd+0x646>
    cf7a:	4a88      	ldr	r2, [pc, #544]	; (d19c <__aeabi_dadd+0x654>)
    cf7c:	001d      	movs	r5, r3
    cf7e:	4011      	ands	r1, r2
    cf80:	4664      	mov	r4, ip
    cf82:	e60a      	b.n	cb9a <__aeabi_dadd+0x52>
    cf84:	2c00      	cmp	r4, #0
    cf86:	d15b      	bne.n	d040 <__aeabi_dadd+0x4f8>
    cf88:	000e      	movs	r6, r1
    cf8a:	432e      	orrs	r6, r5
    cf8c:	d000      	beq.n	cf90 <__aeabi_dadd+0x448>
    cf8e:	e08a      	b.n	d0a6 <__aeabi_dadd+0x55e>
    cf90:	0001      	movs	r1, r0
    cf92:	4311      	orrs	r1, r2
    cf94:	d100      	bne.n	cf98 <__aeabi_dadd+0x450>
    cf96:	e0c2      	b.n	d11e <__aeabi_dadd+0x5d6>
    cf98:	0001      	movs	r1, r0
    cf9a:	0015      	movs	r5, r2
    cf9c:	469a      	mov	sl, r3
    cf9e:	e5fc      	b.n	cb9a <__aeabi_dadd+0x52>
    cfa0:	4664      	mov	r4, ip
    cfa2:	2100      	movs	r1, #0
    cfa4:	2500      	movs	r5, #0
    cfa6:	e68f      	b.n	ccc8 <__aeabi_dadd+0x180>
    cfa8:	2320      	movs	r3, #32
    cfaa:	425b      	negs	r3, r3
    cfac:	469c      	mov	ip, r3
    cfae:	44dc      	add	ip, fp
    cfb0:	4663      	mov	r3, ip
    cfb2:	0007      	movs	r7, r0
    cfb4:	40df      	lsrs	r7, r3
    cfb6:	465b      	mov	r3, fp
    cfb8:	46bc      	mov	ip, r7
    cfba:	2b20      	cmp	r3, #32
    cfbc:	d100      	bne.n	cfc0 <__aeabi_dadd+0x478>
    cfbe:	e0ac      	b.n	d11a <__aeabi_dadd+0x5d2>
    cfc0:	2340      	movs	r3, #64	; 0x40
    cfc2:	465f      	mov	r7, fp
    cfc4:	1bdb      	subs	r3, r3, r7
    cfc6:	4098      	lsls	r0, r3
    cfc8:	4302      	orrs	r2, r0
    cfca:	1e50      	subs	r0, r2, #1
    cfcc:	4182      	sbcs	r2, r0
    cfce:	4663      	mov	r3, ip
    cfd0:	4313      	orrs	r3, r2
    cfd2:	001a      	movs	r2, r3
    cfd4:	2000      	movs	r0, #0
    cfd6:	e698      	b.n	cd0a <__aeabi_dadd+0x1c2>
    cfd8:	4c6f      	ldr	r4, [pc, #444]	; (d198 <__aeabi_dadd+0x650>)
    cfda:	45a4      	cmp	ip, r4
    cfdc:	d000      	beq.n	cfe0 <__aeabi_dadd+0x498>
    cfde:	e757      	b.n	ce90 <__aeabi_dadd+0x348>
    cfe0:	0001      	movs	r1, r0
    cfe2:	0015      	movs	r5, r2
    cfe4:	4664      	mov	r4, ip
    cfe6:	469a      	mov	sl, r3
    cfe8:	e5d7      	b.n	cb9a <__aeabi_dadd+0x52>
    cfea:	2c00      	cmp	r4, #0
    cfec:	d139      	bne.n	d062 <__aeabi_dadd+0x51a>
    cfee:	000c      	movs	r4, r1
    cff0:	432c      	orrs	r4, r5
    cff2:	d06e      	beq.n	d0d2 <__aeabi_dadd+0x58a>
    cff4:	43db      	mvns	r3, r3
    cff6:	2b00      	cmp	r3, #0
    cff8:	d01a      	beq.n	d030 <__aeabi_dadd+0x4e8>
    cffa:	4c67      	ldr	r4, [pc, #412]	; (d198 <__aeabi_dadd+0x650>)
    cffc:	45a4      	cmp	ip, r4
    cffe:	d068      	beq.n	d0d2 <__aeabi_dadd+0x58a>
    d000:	2b38      	cmp	r3, #56	; 0x38
    d002:	dd00      	ble.n	d006 <__aeabi_dadd+0x4be>
    d004:	e0a4      	b.n	d150 <__aeabi_dadd+0x608>
    d006:	2b1f      	cmp	r3, #31
    d008:	dd00      	ble.n	d00c <__aeabi_dadd+0x4c4>
    d00a:	e0ae      	b.n	d16a <__aeabi_dadd+0x622>
    d00c:	2420      	movs	r4, #32
    d00e:	000f      	movs	r7, r1
    d010:	1ae4      	subs	r4, r4, r3
    d012:	40a7      	lsls	r7, r4
    d014:	46b9      	mov	r9, r7
    d016:	002f      	movs	r7, r5
    d018:	40df      	lsrs	r7, r3
    d01a:	46b8      	mov	r8, r7
    d01c:	46a3      	mov	fp, r4
    d01e:	464f      	mov	r7, r9
    d020:	4644      	mov	r4, r8
    d022:	4327      	orrs	r7, r4
    d024:	465c      	mov	r4, fp
    d026:	40a5      	lsls	r5, r4
    d028:	1e6c      	subs	r4, r5, #1
    d02a:	41a5      	sbcs	r5, r4
    d02c:	40d9      	lsrs	r1, r3
    d02e:	433d      	orrs	r5, r7
    d030:	18ad      	adds	r5, r5, r2
    d032:	4295      	cmp	r5, r2
    d034:	419b      	sbcs	r3, r3
    d036:	1809      	adds	r1, r1, r0
    d038:	425b      	negs	r3, r3
    d03a:	1859      	adds	r1, r3, r1
    d03c:	4664      	mov	r4, ip
    d03e:	e66b      	b.n	cd18 <__aeabi_dadd+0x1d0>
    d040:	000c      	movs	r4, r1
    d042:	432c      	orrs	r4, r5
    d044:	d115      	bne.n	d072 <__aeabi_dadd+0x52a>
    d046:	0001      	movs	r1, r0
    d048:	4311      	orrs	r1, r2
    d04a:	d07b      	beq.n	d144 <__aeabi_dadd+0x5fc>
    d04c:	0001      	movs	r1, r0
    d04e:	0015      	movs	r5, r2
    d050:	469a      	mov	sl, r3
    d052:	4c51      	ldr	r4, [pc, #324]	; (d198 <__aeabi_dadd+0x650>)
    d054:	e5a1      	b.n	cb9a <__aeabi_dadd+0x52>
    d056:	430d      	orrs	r5, r1
    d058:	1e69      	subs	r1, r5, #1
    d05a:	418d      	sbcs	r5, r1
    d05c:	2100      	movs	r1, #0
    d05e:	b2ec      	uxtb	r4, r5
    d060:	e72d      	b.n	cebe <__aeabi_dadd+0x376>
    d062:	4c4d      	ldr	r4, [pc, #308]	; (d198 <__aeabi_dadd+0x650>)
    d064:	45a4      	cmp	ip, r4
    d066:	d034      	beq.n	d0d2 <__aeabi_dadd+0x58a>
    d068:	2480      	movs	r4, #128	; 0x80
    d06a:	0424      	lsls	r4, r4, #16
    d06c:	425b      	negs	r3, r3
    d06e:	4321      	orrs	r1, r4
    d070:	e7c6      	b.n	d000 <__aeabi_dadd+0x4b8>
    d072:	0004      	movs	r4, r0
    d074:	4314      	orrs	r4, r2
    d076:	d04e      	beq.n	d116 <__aeabi_dadd+0x5ce>
    d078:	08ed      	lsrs	r5, r5, #3
    d07a:	074c      	lsls	r4, r1, #29
    d07c:	432c      	orrs	r4, r5
    d07e:	2580      	movs	r5, #128	; 0x80
    d080:	08c9      	lsrs	r1, r1, #3
    d082:	032d      	lsls	r5, r5, #12
    d084:	4229      	tst	r1, r5
    d086:	d008      	beq.n	d09a <__aeabi_dadd+0x552>
    d088:	08c6      	lsrs	r6, r0, #3
    d08a:	422e      	tst	r6, r5
    d08c:	d105      	bne.n	d09a <__aeabi_dadd+0x552>
    d08e:	08d2      	lsrs	r2, r2, #3
    d090:	0741      	lsls	r1, r0, #29
    d092:	4311      	orrs	r1, r2
    d094:	000c      	movs	r4, r1
    d096:	469a      	mov	sl, r3
    d098:	0031      	movs	r1, r6
    d09a:	0f62      	lsrs	r2, r4, #29
    d09c:	00c9      	lsls	r1, r1, #3
    d09e:	00e5      	lsls	r5, r4, #3
    d0a0:	4311      	orrs	r1, r2
    d0a2:	4c3d      	ldr	r4, [pc, #244]	; (d198 <__aeabi_dadd+0x650>)
    d0a4:	e579      	b.n	cb9a <__aeabi_dadd+0x52>
    d0a6:	0006      	movs	r6, r0
    d0a8:	4316      	orrs	r6, r2
    d0aa:	d100      	bne.n	d0ae <__aeabi_dadd+0x566>
    d0ac:	e575      	b.n	cb9a <__aeabi_dadd+0x52>
    d0ae:	1aae      	subs	r6, r5, r2
    d0b0:	46b0      	mov	r8, r6
    d0b2:	4545      	cmp	r5, r8
    d0b4:	41bf      	sbcs	r7, r7
    d0b6:	1a0e      	subs	r6, r1, r0
    d0b8:	427f      	negs	r7, r7
    d0ba:	1bf6      	subs	r6, r6, r7
    d0bc:	0237      	lsls	r7, r6, #8
    d0be:	d400      	bmi.n	d0c2 <__aeabi_dadd+0x57a>
    d0c0:	e5f4      	b.n	ccac <__aeabi_dadd+0x164>
    d0c2:	1b55      	subs	r5, r2, r5
    d0c4:	42aa      	cmp	r2, r5
    d0c6:	41b6      	sbcs	r6, r6
    d0c8:	1a41      	subs	r1, r0, r1
    d0ca:	4276      	negs	r6, r6
    d0cc:	1b89      	subs	r1, r1, r6
    d0ce:	469a      	mov	sl, r3
    d0d0:	e563      	b.n	cb9a <__aeabi_dadd+0x52>
    d0d2:	0001      	movs	r1, r0
    d0d4:	0015      	movs	r5, r2
    d0d6:	4664      	mov	r4, ip
    d0d8:	e55f      	b.n	cb9a <__aeabi_dadd+0x52>
    d0da:	2200      	movs	r2, #0
    d0dc:	2500      	movs	r5, #0
    d0de:	e57b      	b.n	cbd8 <__aeabi_dadd+0x90>
    d0e0:	2b00      	cmp	r3, #0
    d0e2:	d03b      	beq.n	d15c <__aeabi_dadd+0x614>
    d0e4:	0003      	movs	r3, r0
    d0e6:	4313      	orrs	r3, r2
    d0e8:	d015      	beq.n	d116 <__aeabi_dadd+0x5ce>
    d0ea:	08ed      	lsrs	r5, r5, #3
    d0ec:	074b      	lsls	r3, r1, #29
    d0ee:	432b      	orrs	r3, r5
    d0f0:	2580      	movs	r5, #128	; 0x80
    d0f2:	08c9      	lsrs	r1, r1, #3
    d0f4:	032d      	lsls	r5, r5, #12
    d0f6:	4229      	tst	r1, r5
    d0f8:	d007      	beq.n	d10a <__aeabi_dadd+0x5c2>
    d0fa:	08c4      	lsrs	r4, r0, #3
    d0fc:	422c      	tst	r4, r5
    d0fe:	d104      	bne.n	d10a <__aeabi_dadd+0x5c2>
    d100:	0741      	lsls	r1, r0, #29
    d102:	000b      	movs	r3, r1
    d104:	0021      	movs	r1, r4
    d106:	08d2      	lsrs	r2, r2, #3
    d108:	4313      	orrs	r3, r2
    d10a:	00c9      	lsls	r1, r1, #3
    d10c:	0f5a      	lsrs	r2, r3, #29
    d10e:	4311      	orrs	r1, r2
    d110:	00dd      	lsls	r5, r3, #3
    d112:	4c21      	ldr	r4, [pc, #132]	; (d198 <__aeabi_dadd+0x650>)
    d114:	e541      	b.n	cb9a <__aeabi_dadd+0x52>
    d116:	4c20      	ldr	r4, [pc, #128]	; (d198 <__aeabi_dadd+0x650>)
    d118:	e53f      	b.n	cb9a <__aeabi_dadd+0x52>
    d11a:	2000      	movs	r0, #0
    d11c:	e754      	b.n	cfc8 <__aeabi_dadd+0x480>
    d11e:	2600      	movs	r6, #0
    d120:	2500      	movs	r5, #0
    d122:	e5d1      	b.n	ccc8 <__aeabi_dadd+0x180>
    d124:	0034      	movs	r4, r6
    d126:	000f      	movs	r7, r1
    d128:	3c20      	subs	r4, #32
    d12a:	40e7      	lsrs	r7, r4
    d12c:	003c      	movs	r4, r7
    d12e:	2e20      	cmp	r6, #32
    d130:	d02b      	beq.n	d18a <__aeabi_dadd+0x642>
    d132:	2740      	movs	r7, #64	; 0x40
    d134:	1bbe      	subs	r6, r7, r6
    d136:	40b1      	lsls	r1, r6
    d138:	430d      	orrs	r5, r1
    d13a:	1e69      	subs	r1, r5, #1
    d13c:	418d      	sbcs	r5, r1
    d13e:	2100      	movs	r1, #0
    d140:	432c      	orrs	r4, r5
    d142:	e6bc      	b.n	cebe <__aeabi_dadd+0x376>
    d144:	2180      	movs	r1, #128	; 0x80
    d146:	2600      	movs	r6, #0
    d148:	0309      	lsls	r1, r1, #12
    d14a:	4c13      	ldr	r4, [pc, #76]	; (d198 <__aeabi_dadd+0x650>)
    d14c:	2500      	movs	r5, #0
    d14e:	e5bb      	b.n	ccc8 <__aeabi_dadd+0x180>
    d150:	430d      	orrs	r5, r1
    d152:	1e69      	subs	r1, r5, #1
    d154:	418d      	sbcs	r5, r1
    d156:	2100      	movs	r1, #0
    d158:	b2ed      	uxtb	r5, r5
    d15a:	e769      	b.n	d030 <__aeabi_dadd+0x4e8>
    d15c:	0001      	movs	r1, r0
    d15e:	0015      	movs	r5, r2
    d160:	4c0d      	ldr	r4, [pc, #52]	; (d198 <__aeabi_dadd+0x650>)
    d162:	e51a      	b.n	cb9a <__aeabi_dadd+0x52>
    d164:	0001      	movs	r1, r0
    d166:	0015      	movs	r5, r2
    d168:	e517      	b.n	cb9a <__aeabi_dadd+0x52>
    d16a:	001c      	movs	r4, r3
    d16c:	000f      	movs	r7, r1
    d16e:	3c20      	subs	r4, #32
    d170:	40e7      	lsrs	r7, r4
    d172:	003c      	movs	r4, r7
    d174:	2b20      	cmp	r3, #32
    d176:	d00c      	beq.n	d192 <__aeabi_dadd+0x64a>
    d178:	2740      	movs	r7, #64	; 0x40
    d17a:	1afb      	subs	r3, r7, r3
    d17c:	4099      	lsls	r1, r3
    d17e:	430d      	orrs	r5, r1
    d180:	1e69      	subs	r1, r5, #1
    d182:	418d      	sbcs	r5, r1
    d184:	2100      	movs	r1, #0
    d186:	4325      	orrs	r5, r4
    d188:	e752      	b.n	d030 <__aeabi_dadd+0x4e8>
    d18a:	2100      	movs	r1, #0
    d18c:	e7d4      	b.n	d138 <__aeabi_dadd+0x5f0>
    d18e:	001d      	movs	r5, r3
    d190:	e592      	b.n	ccb8 <__aeabi_dadd+0x170>
    d192:	2100      	movs	r1, #0
    d194:	e7f3      	b.n	d17e <__aeabi_dadd+0x636>
    d196:	46c0      	nop			; (mov r8, r8)
    d198:	000007ff 	.word	0x000007ff
    d19c:	ff7fffff 	.word	0xff7fffff

0000d1a0 <__aeabi_ddiv>:
    d1a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d1a2:	4656      	mov	r6, sl
    d1a4:	464d      	mov	r5, r9
    d1a6:	4644      	mov	r4, r8
    d1a8:	465f      	mov	r7, fp
    d1aa:	b4f0      	push	{r4, r5, r6, r7}
    d1ac:	001d      	movs	r5, r3
    d1ae:	030e      	lsls	r6, r1, #12
    d1b0:	004c      	lsls	r4, r1, #1
    d1b2:	0fcb      	lsrs	r3, r1, #31
    d1b4:	b087      	sub	sp, #28
    d1b6:	0007      	movs	r7, r0
    d1b8:	4692      	mov	sl, r2
    d1ba:	4681      	mov	r9, r0
    d1bc:	0b36      	lsrs	r6, r6, #12
    d1be:	0d64      	lsrs	r4, r4, #21
    d1c0:	4698      	mov	r8, r3
    d1c2:	d06a      	beq.n	d29a <__aeabi_ddiv+0xfa>
    d1c4:	4b6d      	ldr	r3, [pc, #436]	; (d37c <__aeabi_ddiv+0x1dc>)
    d1c6:	429c      	cmp	r4, r3
    d1c8:	d035      	beq.n	d236 <__aeabi_ddiv+0x96>
    d1ca:	2280      	movs	r2, #128	; 0x80
    d1cc:	0f43      	lsrs	r3, r0, #29
    d1ce:	0412      	lsls	r2, r2, #16
    d1d0:	4313      	orrs	r3, r2
    d1d2:	00f6      	lsls	r6, r6, #3
    d1d4:	431e      	orrs	r6, r3
    d1d6:	00c3      	lsls	r3, r0, #3
    d1d8:	4699      	mov	r9, r3
    d1da:	4b69      	ldr	r3, [pc, #420]	; (d380 <__aeabi_ddiv+0x1e0>)
    d1dc:	2700      	movs	r7, #0
    d1de:	469c      	mov	ip, r3
    d1e0:	2300      	movs	r3, #0
    d1e2:	4464      	add	r4, ip
    d1e4:	9302      	str	r3, [sp, #8]
    d1e6:	032b      	lsls	r3, r5, #12
    d1e8:	0068      	lsls	r0, r5, #1
    d1ea:	0b1b      	lsrs	r3, r3, #12
    d1ec:	0fed      	lsrs	r5, r5, #31
    d1ee:	4651      	mov	r1, sl
    d1f0:	469b      	mov	fp, r3
    d1f2:	0d40      	lsrs	r0, r0, #21
    d1f4:	9500      	str	r5, [sp, #0]
    d1f6:	d100      	bne.n	d1fa <__aeabi_ddiv+0x5a>
    d1f8:	e078      	b.n	d2ec <__aeabi_ddiv+0x14c>
    d1fa:	4b60      	ldr	r3, [pc, #384]	; (d37c <__aeabi_ddiv+0x1dc>)
    d1fc:	4298      	cmp	r0, r3
    d1fe:	d06c      	beq.n	d2da <__aeabi_ddiv+0x13a>
    d200:	465b      	mov	r3, fp
    d202:	00da      	lsls	r2, r3, #3
    d204:	0f4b      	lsrs	r3, r1, #29
    d206:	2180      	movs	r1, #128	; 0x80
    d208:	0409      	lsls	r1, r1, #16
    d20a:	430b      	orrs	r3, r1
    d20c:	4313      	orrs	r3, r2
    d20e:	469b      	mov	fp, r3
    d210:	4653      	mov	r3, sl
    d212:	00d9      	lsls	r1, r3, #3
    d214:	4b5a      	ldr	r3, [pc, #360]	; (d380 <__aeabi_ddiv+0x1e0>)
    d216:	469c      	mov	ip, r3
    d218:	2300      	movs	r3, #0
    d21a:	4460      	add	r0, ip
    d21c:	4642      	mov	r2, r8
    d21e:	1a20      	subs	r0, r4, r0
    d220:	406a      	eors	r2, r5
    d222:	4692      	mov	sl, r2
    d224:	9001      	str	r0, [sp, #4]
    d226:	431f      	orrs	r7, r3
    d228:	2f0f      	cmp	r7, #15
    d22a:	d900      	bls.n	d22e <__aeabi_ddiv+0x8e>
    d22c:	e0b0      	b.n	d390 <__aeabi_ddiv+0x1f0>
    d22e:	4855      	ldr	r0, [pc, #340]	; (d384 <__aeabi_ddiv+0x1e4>)
    d230:	00bf      	lsls	r7, r7, #2
    d232:	59c0      	ldr	r0, [r0, r7]
    d234:	4687      	mov	pc, r0
    d236:	4337      	orrs	r7, r6
    d238:	d000      	beq.n	d23c <__aeabi_ddiv+0x9c>
    d23a:	e088      	b.n	d34e <__aeabi_ddiv+0x1ae>
    d23c:	2300      	movs	r3, #0
    d23e:	4699      	mov	r9, r3
    d240:	3302      	adds	r3, #2
    d242:	2708      	movs	r7, #8
    d244:	2600      	movs	r6, #0
    d246:	9302      	str	r3, [sp, #8]
    d248:	e7cd      	b.n	d1e6 <__aeabi_ddiv+0x46>
    d24a:	4643      	mov	r3, r8
    d24c:	46b3      	mov	fp, r6
    d24e:	4649      	mov	r1, r9
    d250:	9300      	str	r3, [sp, #0]
    d252:	9b02      	ldr	r3, [sp, #8]
    d254:	9a00      	ldr	r2, [sp, #0]
    d256:	4692      	mov	sl, r2
    d258:	2b02      	cmp	r3, #2
    d25a:	d000      	beq.n	d25e <__aeabi_ddiv+0xbe>
    d25c:	e1bf      	b.n	d5de <__aeabi_ddiv+0x43e>
    d25e:	2100      	movs	r1, #0
    d260:	4653      	mov	r3, sl
    d262:	2201      	movs	r2, #1
    d264:	2600      	movs	r6, #0
    d266:	4689      	mov	r9, r1
    d268:	401a      	ands	r2, r3
    d26a:	4b44      	ldr	r3, [pc, #272]	; (d37c <__aeabi_ddiv+0x1dc>)
    d26c:	2100      	movs	r1, #0
    d26e:	0336      	lsls	r6, r6, #12
    d270:	0d0c      	lsrs	r4, r1, #20
    d272:	0524      	lsls	r4, r4, #20
    d274:	0b36      	lsrs	r6, r6, #12
    d276:	4326      	orrs	r6, r4
    d278:	4c43      	ldr	r4, [pc, #268]	; (d388 <__aeabi_ddiv+0x1e8>)
    d27a:	051b      	lsls	r3, r3, #20
    d27c:	4026      	ands	r6, r4
    d27e:	431e      	orrs	r6, r3
    d280:	0076      	lsls	r6, r6, #1
    d282:	07d2      	lsls	r2, r2, #31
    d284:	0876      	lsrs	r6, r6, #1
    d286:	4316      	orrs	r6, r2
    d288:	4648      	mov	r0, r9
    d28a:	0031      	movs	r1, r6
    d28c:	b007      	add	sp, #28
    d28e:	bc3c      	pop	{r2, r3, r4, r5}
    d290:	4690      	mov	r8, r2
    d292:	4699      	mov	r9, r3
    d294:	46a2      	mov	sl, r4
    d296:	46ab      	mov	fp, r5
    d298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d29a:	0033      	movs	r3, r6
    d29c:	4303      	orrs	r3, r0
    d29e:	d04f      	beq.n	d340 <__aeabi_ddiv+0x1a0>
    d2a0:	2e00      	cmp	r6, #0
    d2a2:	d100      	bne.n	d2a6 <__aeabi_ddiv+0x106>
    d2a4:	e1bc      	b.n	d620 <__aeabi_ddiv+0x480>
    d2a6:	0030      	movs	r0, r6
    d2a8:	f7fe fd92 	bl	bdd0 <__clzsi2>
    d2ac:	0003      	movs	r3, r0
    d2ae:	3b0b      	subs	r3, #11
    d2b0:	2b1c      	cmp	r3, #28
    d2b2:	dd00      	ble.n	d2b6 <__aeabi_ddiv+0x116>
    d2b4:	e1ad      	b.n	d612 <__aeabi_ddiv+0x472>
    d2b6:	221d      	movs	r2, #29
    d2b8:	0001      	movs	r1, r0
    d2ba:	1ad3      	subs	r3, r2, r3
    d2bc:	3908      	subs	r1, #8
    d2be:	003a      	movs	r2, r7
    d2c0:	408f      	lsls	r7, r1
    d2c2:	408e      	lsls	r6, r1
    d2c4:	40da      	lsrs	r2, r3
    d2c6:	46b9      	mov	r9, r7
    d2c8:	4316      	orrs	r6, r2
    d2ca:	4b30      	ldr	r3, [pc, #192]	; (d38c <__aeabi_ddiv+0x1ec>)
    d2cc:	2700      	movs	r7, #0
    d2ce:	469c      	mov	ip, r3
    d2d0:	2300      	movs	r3, #0
    d2d2:	4460      	add	r0, ip
    d2d4:	4244      	negs	r4, r0
    d2d6:	9302      	str	r3, [sp, #8]
    d2d8:	e785      	b.n	d1e6 <__aeabi_ddiv+0x46>
    d2da:	4653      	mov	r3, sl
    d2dc:	465a      	mov	r2, fp
    d2de:	4313      	orrs	r3, r2
    d2e0:	d12c      	bne.n	d33c <__aeabi_ddiv+0x19c>
    d2e2:	2300      	movs	r3, #0
    d2e4:	2100      	movs	r1, #0
    d2e6:	469b      	mov	fp, r3
    d2e8:	3302      	adds	r3, #2
    d2ea:	e797      	b.n	d21c <__aeabi_ddiv+0x7c>
    d2ec:	430b      	orrs	r3, r1
    d2ee:	d020      	beq.n	d332 <__aeabi_ddiv+0x192>
    d2f0:	465b      	mov	r3, fp
    d2f2:	2b00      	cmp	r3, #0
    d2f4:	d100      	bne.n	d2f8 <__aeabi_ddiv+0x158>
    d2f6:	e19e      	b.n	d636 <__aeabi_ddiv+0x496>
    d2f8:	4658      	mov	r0, fp
    d2fa:	f7fe fd69 	bl	bdd0 <__clzsi2>
    d2fe:	0003      	movs	r3, r0
    d300:	3b0b      	subs	r3, #11
    d302:	2b1c      	cmp	r3, #28
    d304:	dd00      	ble.n	d308 <__aeabi_ddiv+0x168>
    d306:	e18f      	b.n	d628 <__aeabi_ddiv+0x488>
    d308:	0002      	movs	r2, r0
    d30a:	4659      	mov	r1, fp
    d30c:	3a08      	subs	r2, #8
    d30e:	4091      	lsls	r1, r2
    d310:	468b      	mov	fp, r1
    d312:	211d      	movs	r1, #29
    d314:	1acb      	subs	r3, r1, r3
    d316:	4651      	mov	r1, sl
    d318:	40d9      	lsrs	r1, r3
    d31a:	000b      	movs	r3, r1
    d31c:	4659      	mov	r1, fp
    d31e:	430b      	orrs	r3, r1
    d320:	4651      	mov	r1, sl
    d322:	469b      	mov	fp, r3
    d324:	4091      	lsls	r1, r2
    d326:	4b19      	ldr	r3, [pc, #100]	; (d38c <__aeabi_ddiv+0x1ec>)
    d328:	469c      	mov	ip, r3
    d32a:	4460      	add	r0, ip
    d32c:	4240      	negs	r0, r0
    d32e:	2300      	movs	r3, #0
    d330:	e774      	b.n	d21c <__aeabi_ddiv+0x7c>
    d332:	2300      	movs	r3, #0
    d334:	2100      	movs	r1, #0
    d336:	469b      	mov	fp, r3
    d338:	3301      	adds	r3, #1
    d33a:	e76f      	b.n	d21c <__aeabi_ddiv+0x7c>
    d33c:	2303      	movs	r3, #3
    d33e:	e76d      	b.n	d21c <__aeabi_ddiv+0x7c>
    d340:	2300      	movs	r3, #0
    d342:	4699      	mov	r9, r3
    d344:	3301      	adds	r3, #1
    d346:	2704      	movs	r7, #4
    d348:	2600      	movs	r6, #0
    d34a:	9302      	str	r3, [sp, #8]
    d34c:	e74b      	b.n	d1e6 <__aeabi_ddiv+0x46>
    d34e:	2303      	movs	r3, #3
    d350:	270c      	movs	r7, #12
    d352:	9302      	str	r3, [sp, #8]
    d354:	e747      	b.n	d1e6 <__aeabi_ddiv+0x46>
    d356:	2201      	movs	r2, #1
    d358:	1ad5      	subs	r5, r2, r3
    d35a:	2d38      	cmp	r5, #56	; 0x38
    d35c:	dc00      	bgt.n	d360 <__aeabi_ddiv+0x1c0>
    d35e:	e1b0      	b.n	d6c2 <__aeabi_ddiv+0x522>
    d360:	4653      	mov	r3, sl
    d362:	401a      	ands	r2, r3
    d364:	2100      	movs	r1, #0
    d366:	2300      	movs	r3, #0
    d368:	2600      	movs	r6, #0
    d36a:	4689      	mov	r9, r1
    d36c:	e77e      	b.n	d26c <__aeabi_ddiv+0xcc>
    d36e:	2300      	movs	r3, #0
    d370:	2680      	movs	r6, #128	; 0x80
    d372:	4699      	mov	r9, r3
    d374:	2200      	movs	r2, #0
    d376:	0336      	lsls	r6, r6, #12
    d378:	4b00      	ldr	r3, [pc, #0]	; (d37c <__aeabi_ddiv+0x1dc>)
    d37a:	e777      	b.n	d26c <__aeabi_ddiv+0xcc>
    d37c:	000007ff 	.word	0x000007ff
    d380:	fffffc01 	.word	0xfffffc01
    d384:	0000f708 	.word	0x0000f708
    d388:	800fffff 	.word	0x800fffff
    d38c:	000003f3 	.word	0x000003f3
    d390:	455e      	cmp	r6, fp
    d392:	d900      	bls.n	d396 <__aeabi_ddiv+0x1f6>
    d394:	e172      	b.n	d67c <__aeabi_ddiv+0x4dc>
    d396:	d100      	bne.n	d39a <__aeabi_ddiv+0x1fa>
    d398:	e16d      	b.n	d676 <__aeabi_ddiv+0x4d6>
    d39a:	9b01      	ldr	r3, [sp, #4]
    d39c:	464d      	mov	r5, r9
    d39e:	3b01      	subs	r3, #1
    d3a0:	9301      	str	r3, [sp, #4]
    d3a2:	2300      	movs	r3, #0
    d3a4:	0034      	movs	r4, r6
    d3a6:	9302      	str	r3, [sp, #8]
    d3a8:	465b      	mov	r3, fp
    d3aa:	021e      	lsls	r6, r3, #8
    d3ac:	0e0b      	lsrs	r3, r1, #24
    d3ae:	431e      	orrs	r6, r3
    d3b0:	020b      	lsls	r3, r1, #8
    d3b2:	9303      	str	r3, [sp, #12]
    d3b4:	0c33      	lsrs	r3, r6, #16
    d3b6:	4699      	mov	r9, r3
    d3b8:	0433      	lsls	r3, r6, #16
    d3ba:	0c1b      	lsrs	r3, r3, #16
    d3bc:	4649      	mov	r1, r9
    d3be:	0020      	movs	r0, r4
    d3c0:	9300      	str	r3, [sp, #0]
    d3c2:	f7fe fc3f 	bl	bc44 <__aeabi_uidiv>
    d3c6:	9b00      	ldr	r3, [sp, #0]
    d3c8:	0037      	movs	r7, r6
    d3ca:	4343      	muls	r3, r0
    d3cc:	0006      	movs	r6, r0
    d3ce:	4649      	mov	r1, r9
    d3d0:	0020      	movs	r0, r4
    d3d2:	4698      	mov	r8, r3
    d3d4:	f7fe fcbc 	bl	bd50 <__aeabi_uidivmod>
    d3d8:	0c2c      	lsrs	r4, r5, #16
    d3da:	0409      	lsls	r1, r1, #16
    d3dc:	430c      	orrs	r4, r1
    d3de:	45a0      	cmp	r8, r4
    d3e0:	d909      	bls.n	d3f6 <__aeabi_ddiv+0x256>
    d3e2:	19e4      	adds	r4, r4, r7
    d3e4:	1e73      	subs	r3, r6, #1
    d3e6:	42a7      	cmp	r7, r4
    d3e8:	d900      	bls.n	d3ec <__aeabi_ddiv+0x24c>
    d3ea:	e15c      	b.n	d6a6 <__aeabi_ddiv+0x506>
    d3ec:	45a0      	cmp	r8, r4
    d3ee:	d800      	bhi.n	d3f2 <__aeabi_ddiv+0x252>
    d3f0:	e159      	b.n	d6a6 <__aeabi_ddiv+0x506>
    d3f2:	3e02      	subs	r6, #2
    d3f4:	19e4      	adds	r4, r4, r7
    d3f6:	4643      	mov	r3, r8
    d3f8:	1ae4      	subs	r4, r4, r3
    d3fa:	4649      	mov	r1, r9
    d3fc:	0020      	movs	r0, r4
    d3fe:	f7fe fc21 	bl	bc44 <__aeabi_uidiv>
    d402:	0003      	movs	r3, r0
    d404:	9a00      	ldr	r2, [sp, #0]
    d406:	4680      	mov	r8, r0
    d408:	4353      	muls	r3, r2
    d40a:	4649      	mov	r1, r9
    d40c:	0020      	movs	r0, r4
    d40e:	469b      	mov	fp, r3
    d410:	f7fe fc9e 	bl	bd50 <__aeabi_uidivmod>
    d414:	042a      	lsls	r2, r5, #16
    d416:	0409      	lsls	r1, r1, #16
    d418:	0c12      	lsrs	r2, r2, #16
    d41a:	430a      	orrs	r2, r1
    d41c:	4593      	cmp	fp, r2
    d41e:	d90d      	bls.n	d43c <__aeabi_ddiv+0x29c>
    d420:	4643      	mov	r3, r8
    d422:	19d2      	adds	r2, r2, r7
    d424:	3b01      	subs	r3, #1
    d426:	4297      	cmp	r7, r2
    d428:	d900      	bls.n	d42c <__aeabi_ddiv+0x28c>
    d42a:	e13a      	b.n	d6a2 <__aeabi_ddiv+0x502>
    d42c:	4593      	cmp	fp, r2
    d42e:	d800      	bhi.n	d432 <__aeabi_ddiv+0x292>
    d430:	e137      	b.n	d6a2 <__aeabi_ddiv+0x502>
    d432:	2302      	movs	r3, #2
    d434:	425b      	negs	r3, r3
    d436:	469c      	mov	ip, r3
    d438:	19d2      	adds	r2, r2, r7
    d43a:	44e0      	add	r8, ip
    d43c:	465b      	mov	r3, fp
    d43e:	1ad2      	subs	r2, r2, r3
    d440:	4643      	mov	r3, r8
    d442:	0436      	lsls	r6, r6, #16
    d444:	4333      	orrs	r3, r6
    d446:	469b      	mov	fp, r3
    d448:	9903      	ldr	r1, [sp, #12]
    d44a:	0c18      	lsrs	r0, r3, #16
    d44c:	0c0b      	lsrs	r3, r1, #16
    d44e:	001d      	movs	r5, r3
    d450:	9305      	str	r3, [sp, #20]
    d452:	0409      	lsls	r1, r1, #16
    d454:	465b      	mov	r3, fp
    d456:	0c09      	lsrs	r1, r1, #16
    d458:	000c      	movs	r4, r1
    d45a:	041b      	lsls	r3, r3, #16
    d45c:	0c1b      	lsrs	r3, r3, #16
    d45e:	4344      	muls	r4, r0
    d460:	9104      	str	r1, [sp, #16]
    d462:	4359      	muls	r1, r3
    d464:	436b      	muls	r3, r5
    d466:	4368      	muls	r0, r5
    d468:	191b      	adds	r3, r3, r4
    d46a:	0c0d      	lsrs	r5, r1, #16
    d46c:	18eb      	adds	r3, r5, r3
    d46e:	429c      	cmp	r4, r3
    d470:	d903      	bls.n	d47a <__aeabi_ddiv+0x2da>
    d472:	2480      	movs	r4, #128	; 0x80
    d474:	0264      	lsls	r4, r4, #9
    d476:	46a4      	mov	ip, r4
    d478:	4460      	add	r0, ip
    d47a:	0c1c      	lsrs	r4, r3, #16
    d47c:	0409      	lsls	r1, r1, #16
    d47e:	041b      	lsls	r3, r3, #16
    d480:	0c09      	lsrs	r1, r1, #16
    d482:	1820      	adds	r0, r4, r0
    d484:	185d      	adds	r5, r3, r1
    d486:	4282      	cmp	r2, r0
    d488:	d200      	bcs.n	d48c <__aeabi_ddiv+0x2ec>
    d48a:	e0de      	b.n	d64a <__aeabi_ddiv+0x4aa>
    d48c:	d100      	bne.n	d490 <__aeabi_ddiv+0x2f0>
    d48e:	e0d7      	b.n	d640 <__aeabi_ddiv+0x4a0>
    d490:	1a16      	subs	r6, r2, r0
    d492:	9b02      	ldr	r3, [sp, #8]
    d494:	469c      	mov	ip, r3
    d496:	1b5d      	subs	r5, r3, r5
    d498:	45ac      	cmp	ip, r5
    d49a:	419b      	sbcs	r3, r3
    d49c:	425b      	negs	r3, r3
    d49e:	1af6      	subs	r6, r6, r3
    d4a0:	42b7      	cmp	r7, r6
    d4a2:	d100      	bne.n	d4a6 <__aeabi_ddiv+0x306>
    d4a4:	e106      	b.n	d6b4 <__aeabi_ddiv+0x514>
    d4a6:	4649      	mov	r1, r9
    d4a8:	0030      	movs	r0, r6
    d4aa:	f7fe fbcb 	bl	bc44 <__aeabi_uidiv>
    d4ae:	9b00      	ldr	r3, [sp, #0]
    d4b0:	0004      	movs	r4, r0
    d4b2:	4343      	muls	r3, r0
    d4b4:	4649      	mov	r1, r9
    d4b6:	0030      	movs	r0, r6
    d4b8:	4698      	mov	r8, r3
    d4ba:	f7fe fc49 	bl	bd50 <__aeabi_uidivmod>
    d4be:	0c2e      	lsrs	r6, r5, #16
    d4c0:	0409      	lsls	r1, r1, #16
    d4c2:	430e      	orrs	r6, r1
    d4c4:	45b0      	cmp	r8, r6
    d4c6:	d909      	bls.n	d4dc <__aeabi_ddiv+0x33c>
    d4c8:	19f6      	adds	r6, r6, r7
    d4ca:	1e63      	subs	r3, r4, #1
    d4cc:	42b7      	cmp	r7, r6
    d4ce:	d900      	bls.n	d4d2 <__aeabi_ddiv+0x332>
    d4d0:	e0f3      	b.n	d6ba <__aeabi_ddiv+0x51a>
    d4d2:	45b0      	cmp	r8, r6
    d4d4:	d800      	bhi.n	d4d8 <__aeabi_ddiv+0x338>
    d4d6:	e0f0      	b.n	d6ba <__aeabi_ddiv+0x51a>
    d4d8:	3c02      	subs	r4, #2
    d4da:	19f6      	adds	r6, r6, r7
    d4dc:	4643      	mov	r3, r8
    d4de:	1af3      	subs	r3, r6, r3
    d4e0:	4649      	mov	r1, r9
    d4e2:	0018      	movs	r0, r3
    d4e4:	9302      	str	r3, [sp, #8]
    d4e6:	f7fe fbad 	bl	bc44 <__aeabi_uidiv>
    d4ea:	9b00      	ldr	r3, [sp, #0]
    d4ec:	0006      	movs	r6, r0
    d4ee:	4343      	muls	r3, r0
    d4f0:	4649      	mov	r1, r9
    d4f2:	9802      	ldr	r0, [sp, #8]
    d4f4:	4698      	mov	r8, r3
    d4f6:	f7fe fc2b 	bl	bd50 <__aeabi_uidivmod>
    d4fa:	042d      	lsls	r5, r5, #16
    d4fc:	0409      	lsls	r1, r1, #16
    d4fe:	0c2d      	lsrs	r5, r5, #16
    d500:	430d      	orrs	r5, r1
    d502:	45a8      	cmp	r8, r5
    d504:	d909      	bls.n	d51a <__aeabi_ddiv+0x37a>
    d506:	19ed      	adds	r5, r5, r7
    d508:	1e73      	subs	r3, r6, #1
    d50a:	42af      	cmp	r7, r5
    d50c:	d900      	bls.n	d510 <__aeabi_ddiv+0x370>
    d50e:	e0d6      	b.n	d6be <__aeabi_ddiv+0x51e>
    d510:	45a8      	cmp	r8, r5
    d512:	d800      	bhi.n	d516 <__aeabi_ddiv+0x376>
    d514:	e0d3      	b.n	d6be <__aeabi_ddiv+0x51e>
    d516:	3e02      	subs	r6, #2
    d518:	19ed      	adds	r5, r5, r7
    d51a:	0424      	lsls	r4, r4, #16
    d51c:	0021      	movs	r1, r4
    d51e:	4643      	mov	r3, r8
    d520:	4331      	orrs	r1, r6
    d522:	9e04      	ldr	r6, [sp, #16]
    d524:	9a05      	ldr	r2, [sp, #20]
    d526:	0030      	movs	r0, r6
    d528:	1aed      	subs	r5, r5, r3
    d52a:	040b      	lsls	r3, r1, #16
    d52c:	0c0c      	lsrs	r4, r1, #16
    d52e:	0c1b      	lsrs	r3, r3, #16
    d530:	4358      	muls	r0, r3
    d532:	4366      	muls	r6, r4
    d534:	4353      	muls	r3, r2
    d536:	4354      	muls	r4, r2
    d538:	199a      	adds	r2, r3, r6
    d53a:	0c03      	lsrs	r3, r0, #16
    d53c:	189b      	adds	r3, r3, r2
    d53e:	429e      	cmp	r6, r3
    d540:	d903      	bls.n	d54a <__aeabi_ddiv+0x3aa>
    d542:	2280      	movs	r2, #128	; 0x80
    d544:	0252      	lsls	r2, r2, #9
    d546:	4694      	mov	ip, r2
    d548:	4464      	add	r4, ip
    d54a:	0c1a      	lsrs	r2, r3, #16
    d54c:	0400      	lsls	r0, r0, #16
    d54e:	041b      	lsls	r3, r3, #16
    d550:	0c00      	lsrs	r0, r0, #16
    d552:	1914      	adds	r4, r2, r4
    d554:	181b      	adds	r3, r3, r0
    d556:	42a5      	cmp	r5, r4
    d558:	d350      	bcc.n	d5fc <__aeabi_ddiv+0x45c>
    d55a:	d04d      	beq.n	d5f8 <__aeabi_ddiv+0x458>
    d55c:	2301      	movs	r3, #1
    d55e:	4319      	orrs	r1, r3
    d560:	4a96      	ldr	r2, [pc, #600]	; (d7bc <__aeabi_ddiv+0x61c>)
    d562:	9b01      	ldr	r3, [sp, #4]
    d564:	4694      	mov	ip, r2
    d566:	4463      	add	r3, ip
    d568:	2b00      	cmp	r3, #0
    d56a:	dc00      	bgt.n	d56e <__aeabi_ddiv+0x3ce>
    d56c:	e6f3      	b.n	d356 <__aeabi_ddiv+0x1b6>
    d56e:	074a      	lsls	r2, r1, #29
    d570:	d009      	beq.n	d586 <__aeabi_ddiv+0x3e6>
    d572:	220f      	movs	r2, #15
    d574:	400a      	ands	r2, r1
    d576:	2a04      	cmp	r2, #4
    d578:	d005      	beq.n	d586 <__aeabi_ddiv+0x3e6>
    d57a:	1d0a      	adds	r2, r1, #4
    d57c:	428a      	cmp	r2, r1
    d57e:	4189      	sbcs	r1, r1
    d580:	4249      	negs	r1, r1
    d582:	448b      	add	fp, r1
    d584:	0011      	movs	r1, r2
    d586:	465a      	mov	r2, fp
    d588:	01d2      	lsls	r2, r2, #7
    d58a:	d508      	bpl.n	d59e <__aeabi_ddiv+0x3fe>
    d58c:	465a      	mov	r2, fp
    d58e:	4b8c      	ldr	r3, [pc, #560]	; (d7c0 <__aeabi_ddiv+0x620>)
    d590:	401a      	ands	r2, r3
    d592:	4693      	mov	fp, r2
    d594:	2280      	movs	r2, #128	; 0x80
    d596:	00d2      	lsls	r2, r2, #3
    d598:	4694      	mov	ip, r2
    d59a:	9b01      	ldr	r3, [sp, #4]
    d59c:	4463      	add	r3, ip
    d59e:	4a89      	ldr	r2, [pc, #548]	; (d7c4 <__aeabi_ddiv+0x624>)
    d5a0:	4293      	cmp	r3, r2
    d5a2:	dd00      	ble.n	d5a6 <__aeabi_ddiv+0x406>
    d5a4:	e65b      	b.n	d25e <__aeabi_ddiv+0xbe>
    d5a6:	465a      	mov	r2, fp
    d5a8:	08c9      	lsrs	r1, r1, #3
    d5aa:	0750      	lsls	r0, r2, #29
    d5ac:	4308      	orrs	r0, r1
    d5ae:	0256      	lsls	r6, r2, #9
    d5b0:	4651      	mov	r1, sl
    d5b2:	2201      	movs	r2, #1
    d5b4:	055b      	lsls	r3, r3, #21
    d5b6:	4681      	mov	r9, r0
    d5b8:	0b36      	lsrs	r6, r6, #12
    d5ba:	0d5b      	lsrs	r3, r3, #21
    d5bc:	400a      	ands	r2, r1
    d5be:	e655      	b.n	d26c <__aeabi_ddiv+0xcc>
    d5c0:	2380      	movs	r3, #128	; 0x80
    d5c2:	031b      	lsls	r3, r3, #12
    d5c4:	421e      	tst	r6, r3
    d5c6:	d011      	beq.n	d5ec <__aeabi_ddiv+0x44c>
    d5c8:	465a      	mov	r2, fp
    d5ca:	421a      	tst	r2, r3
    d5cc:	d10e      	bne.n	d5ec <__aeabi_ddiv+0x44c>
    d5ce:	465e      	mov	r6, fp
    d5d0:	431e      	orrs	r6, r3
    d5d2:	0336      	lsls	r6, r6, #12
    d5d4:	0b36      	lsrs	r6, r6, #12
    d5d6:	002a      	movs	r2, r5
    d5d8:	4689      	mov	r9, r1
    d5da:	4b7b      	ldr	r3, [pc, #492]	; (d7c8 <__aeabi_ddiv+0x628>)
    d5dc:	e646      	b.n	d26c <__aeabi_ddiv+0xcc>
    d5de:	2b03      	cmp	r3, #3
    d5e0:	d100      	bne.n	d5e4 <__aeabi_ddiv+0x444>
    d5e2:	e0e1      	b.n	d7a8 <__aeabi_ddiv+0x608>
    d5e4:	2b01      	cmp	r3, #1
    d5e6:	d1bb      	bne.n	d560 <__aeabi_ddiv+0x3c0>
    d5e8:	401a      	ands	r2, r3
    d5ea:	e6bb      	b.n	d364 <__aeabi_ddiv+0x1c4>
    d5ec:	431e      	orrs	r6, r3
    d5ee:	0336      	lsls	r6, r6, #12
    d5f0:	0b36      	lsrs	r6, r6, #12
    d5f2:	4642      	mov	r2, r8
    d5f4:	4b74      	ldr	r3, [pc, #464]	; (d7c8 <__aeabi_ddiv+0x628>)
    d5f6:	e639      	b.n	d26c <__aeabi_ddiv+0xcc>
    d5f8:	2b00      	cmp	r3, #0
    d5fa:	d0b1      	beq.n	d560 <__aeabi_ddiv+0x3c0>
    d5fc:	197d      	adds	r5, r7, r5
    d5fe:	1e4a      	subs	r2, r1, #1
    d600:	42af      	cmp	r7, r5
    d602:	d952      	bls.n	d6aa <__aeabi_ddiv+0x50a>
    d604:	0011      	movs	r1, r2
    d606:	42a5      	cmp	r5, r4
    d608:	d1a8      	bne.n	d55c <__aeabi_ddiv+0x3bc>
    d60a:	9a03      	ldr	r2, [sp, #12]
    d60c:	429a      	cmp	r2, r3
    d60e:	d1a5      	bne.n	d55c <__aeabi_ddiv+0x3bc>
    d610:	e7a6      	b.n	d560 <__aeabi_ddiv+0x3c0>
    d612:	0003      	movs	r3, r0
    d614:	003e      	movs	r6, r7
    d616:	3b28      	subs	r3, #40	; 0x28
    d618:	409e      	lsls	r6, r3
    d61a:	2300      	movs	r3, #0
    d61c:	4699      	mov	r9, r3
    d61e:	e654      	b.n	d2ca <__aeabi_ddiv+0x12a>
    d620:	f7fe fbd6 	bl	bdd0 <__clzsi2>
    d624:	3020      	adds	r0, #32
    d626:	e641      	b.n	d2ac <__aeabi_ddiv+0x10c>
    d628:	0003      	movs	r3, r0
    d62a:	4652      	mov	r2, sl
    d62c:	3b28      	subs	r3, #40	; 0x28
    d62e:	409a      	lsls	r2, r3
    d630:	2100      	movs	r1, #0
    d632:	4693      	mov	fp, r2
    d634:	e677      	b.n	d326 <__aeabi_ddiv+0x186>
    d636:	4650      	mov	r0, sl
    d638:	f7fe fbca 	bl	bdd0 <__clzsi2>
    d63c:	3020      	adds	r0, #32
    d63e:	e65e      	b.n	d2fe <__aeabi_ddiv+0x15e>
    d640:	9b02      	ldr	r3, [sp, #8]
    d642:	2600      	movs	r6, #0
    d644:	42ab      	cmp	r3, r5
    d646:	d300      	bcc.n	d64a <__aeabi_ddiv+0x4aa>
    d648:	e723      	b.n	d492 <__aeabi_ddiv+0x2f2>
    d64a:	9e03      	ldr	r6, [sp, #12]
    d64c:	9902      	ldr	r1, [sp, #8]
    d64e:	46b4      	mov	ip, r6
    d650:	4461      	add	r1, ip
    d652:	4688      	mov	r8, r1
    d654:	45b0      	cmp	r8, r6
    d656:	41b6      	sbcs	r6, r6
    d658:	465b      	mov	r3, fp
    d65a:	4276      	negs	r6, r6
    d65c:	19f6      	adds	r6, r6, r7
    d65e:	18b2      	adds	r2, r6, r2
    d660:	3b01      	subs	r3, #1
    d662:	9102      	str	r1, [sp, #8]
    d664:	4297      	cmp	r7, r2
    d666:	d213      	bcs.n	d690 <__aeabi_ddiv+0x4f0>
    d668:	4290      	cmp	r0, r2
    d66a:	d84f      	bhi.n	d70c <__aeabi_ddiv+0x56c>
    d66c:	d100      	bne.n	d670 <__aeabi_ddiv+0x4d0>
    d66e:	e08e      	b.n	d78e <__aeabi_ddiv+0x5ee>
    d670:	1a16      	subs	r6, r2, r0
    d672:	469b      	mov	fp, r3
    d674:	e70d      	b.n	d492 <__aeabi_ddiv+0x2f2>
    d676:	4589      	cmp	r9, r1
    d678:	d200      	bcs.n	d67c <__aeabi_ddiv+0x4dc>
    d67a:	e68e      	b.n	d39a <__aeabi_ddiv+0x1fa>
    d67c:	0874      	lsrs	r4, r6, #1
    d67e:	464b      	mov	r3, r9
    d680:	07f6      	lsls	r6, r6, #31
    d682:	0035      	movs	r5, r6
    d684:	085b      	lsrs	r3, r3, #1
    d686:	431d      	orrs	r5, r3
    d688:	464b      	mov	r3, r9
    d68a:	07db      	lsls	r3, r3, #31
    d68c:	9302      	str	r3, [sp, #8]
    d68e:	e68b      	b.n	d3a8 <__aeabi_ddiv+0x208>
    d690:	4297      	cmp	r7, r2
    d692:	d1ed      	bne.n	d670 <__aeabi_ddiv+0x4d0>
    d694:	9903      	ldr	r1, [sp, #12]
    d696:	9c02      	ldr	r4, [sp, #8]
    d698:	42a1      	cmp	r1, r4
    d69a:	d9e5      	bls.n	d668 <__aeabi_ddiv+0x4c8>
    d69c:	1a3e      	subs	r6, r7, r0
    d69e:	469b      	mov	fp, r3
    d6a0:	e6f7      	b.n	d492 <__aeabi_ddiv+0x2f2>
    d6a2:	4698      	mov	r8, r3
    d6a4:	e6ca      	b.n	d43c <__aeabi_ddiv+0x29c>
    d6a6:	001e      	movs	r6, r3
    d6a8:	e6a5      	b.n	d3f6 <__aeabi_ddiv+0x256>
    d6aa:	42ac      	cmp	r4, r5
    d6ac:	d83e      	bhi.n	d72c <__aeabi_ddiv+0x58c>
    d6ae:	d074      	beq.n	d79a <__aeabi_ddiv+0x5fa>
    d6b0:	0011      	movs	r1, r2
    d6b2:	e753      	b.n	d55c <__aeabi_ddiv+0x3bc>
    d6b4:	2101      	movs	r1, #1
    d6b6:	4249      	negs	r1, r1
    d6b8:	e752      	b.n	d560 <__aeabi_ddiv+0x3c0>
    d6ba:	001c      	movs	r4, r3
    d6bc:	e70e      	b.n	d4dc <__aeabi_ddiv+0x33c>
    d6be:	001e      	movs	r6, r3
    d6c0:	e72b      	b.n	d51a <__aeabi_ddiv+0x37a>
    d6c2:	2d1f      	cmp	r5, #31
    d6c4:	dc3c      	bgt.n	d740 <__aeabi_ddiv+0x5a0>
    d6c6:	2320      	movs	r3, #32
    d6c8:	000a      	movs	r2, r1
    d6ca:	4658      	mov	r0, fp
    d6cc:	1b5b      	subs	r3, r3, r5
    d6ce:	4098      	lsls	r0, r3
    d6d0:	40ea      	lsrs	r2, r5
    d6d2:	4099      	lsls	r1, r3
    d6d4:	4302      	orrs	r2, r0
    d6d6:	1e48      	subs	r0, r1, #1
    d6d8:	4181      	sbcs	r1, r0
    d6da:	465e      	mov	r6, fp
    d6dc:	4311      	orrs	r1, r2
    d6de:	40ee      	lsrs	r6, r5
    d6e0:	074b      	lsls	r3, r1, #29
    d6e2:	d009      	beq.n	d6f8 <__aeabi_ddiv+0x558>
    d6e4:	230f      	movs	r3, #15
    d6e6:	400b      	ands	r3, r1
    d6e8:	2b04      	cmp	r3, #4
    d6ea:	d005      	beq.n	d6f8 <__aeabi_ddiv+0x558>
    d6ec:	000b      	movs	r3, r1
    d6ee:	1d19      	adds	r1, r3, #4
    d6f0:	4299      	cmp	r1, r3
    d6f2:	419b      	sbcs	r3, r3
    d6f4:	425b      	negs	r3, r3
    d6f6:	18f6      	adds	r6, r6, r3
    d6f8:	0233      	lsls	r3, r6, #8
    d6fa:	d53c      	bpl.n	d776 <__aeabi_ddiv+0x5d6>
    d6fc:	4653      	mov	r3, sl
    d6fe:	2201      	movs	r2, #1
    d700:	2100      	movs	r1, #0
    d702:	401a      	ands	r2, r3
    d704:	2600      	movs	r6, #0
    d706:	2301      	movs	r3, #1
    d708:	4689      	mov	r9, r1
    d70a:	e5af      	b.n	d26c <__aeabi_ddiv+0xcc>
    d70c:	2302      	movs	r3, #2
    d70e:	425b      	negs	r3, r3
    d710:	469c      	mov	ip, r3
    d712:	9c03      	ldr	r4, [sp, #12]
    d714:	44e3      	add	fp, ip
    d716:	46a4      	mov	ip, r4
    d718:	9b02      	ldr	r3, [sp, #8]
    d71a:	4463      	add	r3, ip
    d71c:	4698      	mov	r8, r3
    d71e:	45a0      	cmp	r8, r4
    d720:	41b6      	sbcs	r6, r6
    d722:	4276      	negs	r6, r6
    d724:	19f6      	adds	r6, r6, r7
    d726:	9302      	str	r3, [sp, #8]
    d728:	18b2      	adds	r2, r6, r2
    d72a:	e6b1      	b.n	d490 <__aeabi_ddiv+0x2f0>
    d72c:	9803      	ldr	r0, [sp, #12]
    d72e:	1e8a      	subs	r2, r1, #2
    d730:	0041      	lsls	r1, r0, #1
    d732:	4281      	cmp	r1, r0
    d734:	41b6      	sbcs	r6, r6
    d736:	4276      	negs	r6, r6
    d738:	19f6      	adds	r6, r6, r7
    d73a:	19ad      	adds	r5, r5, r6
    d73c:	9103      	str	r1, [sp, #12]
    d73e:	e761      	b.n	d604 <__aeabi_ddiv+0x464>
    d740:	221f      	movs	r2, #31
    d742:	4252      	negs	r2, r2
    d744:	1ad3      	subs	r3, r2, r3
    d746:	465a      	mov	r2, fp
    d748:	40da      	lsrs	r2, r3
    d74a:	0013      	movs	r3, r2
    d74c:	2d20      	cmp	r5, #32
    d74e:	d029      	beq.n	d7a4 <__aeabi_ddiv+0x604>
    d750:	2240      	movs	r2, #64	; 0x40
    d752:	4658      	mov	r0, fp
    d754:	1b55      	subs	r5, r2, r5
    d756:	40a8      	lsls	r0, r5
    d758:	4301      	orrs	r1, r0
    d75a:	1e48      	subs	r0, r1, #1
    d75c:	4181      	sbcs	r1, r0
    d75e:	2007      	movs	r0, #7
    d760:	430b      	orrs	r3, r1
    d762:	4018      	ands	r0, r3
    d764:	2600      	movs	r6, #0
    d766:	2800      	cmp	r0, #0
    d768:	d009      	beq.n	d77e <__aeabi_ddiv+0x5de>
    d76a:	220f      	movs	r2, #15
    d76c:	2600      	movs	r6, #0
    d76e:	401a      	ands	r2, r3
    d770:	0019      	movs	r1, r3
    d772:	2a04      	cmp	r2, #4
    d774:	d1bb      	bne.n	d6ee <__aeabi_ddiv+0x54e>
    d776:	000b      	movs	r3, r1
    d778:	0770      	lsls	r0, r6, #29
    d77a:	0276      	lsls	r6, r6, #9
    d77c:	0b36      	lsrs	r6, r6, #12
    d77e:	08db      	lsrs	r3, r3, #3
    d780:	4303      	orrs	r3, r0
    d782:	4699      	mov	r9, r3
    d784:	2201      	movs	r2, #1
    d786:	4653      	mov	r3, sl
    d788:	401a      	ands	r2, r3
    d78a:	2300      	movs	r3, #0
    d78c:	e56e      	b.n	d26c <__aeabi_ddiv+0xcc>
    d78e:	9902      	ldr	r1, [sp, #8]
    d790:	428d      	cmp	r5, r1
    d792:	d8bb      	bhi.n	d70c <__aeabi_ddiv+0x56c>
    d794:	469b      	mov	fp, r3
    d796:	2600      	movs	r6, #0
    d798:	e67b      	b.n	d492 <__aeabi_ddiv+0x2f2>
    d79a:	9803      	ldr	r0, [sp, #12]
    d79c:	4298      	cmp	r0, r3
    d79e:	d3c5      	bcc.n	d72c <__aeabi_ddiv+0x58c>
    d7a0:	0011      	movs	r1, r2
    d7a2:	e732      	b.n	d60a <__aeabi_ddiv+0x46a>
    d7a4:	2000      	movs	r0, #0
    d7a6:	e7d7      	b.n	d758 <__aeabi_ddiv+0x5b8>
    d7a8:	2680      	movs	r6, #128	; 0x80
    d7aa:	465b      	mov	r3, fp
    d7ac:	0336      	lsls	r6, r6, #12
    d7ae:	431e      	orrs	r6, r3
    d7b0:	0336      	lsls	r6, r6, #12
    d7b2:	0b36      	lsrs	r6, r6, #12
    d7b4:	9a00      	ldr	r2, [sp, #0]
    d7b6:	4689      	mov	r9, r1
    d7b8:	4b03      	ldr	r3, [pc, #12]	; (d7c8 <__aeabi_ddiv+0x628>)
    d7ba:	e557      	b.n	d26c <__aeabi_ddiv+0xcc>
    d7bc:	000003ff 	.word	0x000003ff
    d7c0:	feffffff 	.word	0xfeffffff
    d7c4:	000007fe 	.word	0x000007fe
    d7c8:	000007ff 	.word	0x000007ff

0000d7cc <__aeabi_dmul>:
    d7cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    d7ce:	465f      	mov	r7, fp
    d7d0:	4656      	mov	r6, sl
    d7d2:	464d      	mov	r5, r9
    d7d4:	4644      	mov	r4, r8
    d7d6:	b4f0      	push	{r4, r5, r6, r7}
    d7d8:	030d      	lsls	r5, r1, #12
    d7da:	4699      	mov	r9, r3
    d7dc:	004e      	lsls	r6, r1, #1
    d7de:	0b2b      	lsrs	r3, r5, #12
    d7e0:	b087      	sub	sp, #28
    d7e2:	0007      	movs	r7, r0
    d7e4:	4692      	mov	sl, r2
    d7e6:	4680      	mov	r8, r0
    d7e8:	469b      	mov	fp, r3
    d7ea:	0d76      	lsrs	r6, r6, #21
    d7ec:	0fcc      	lsrs	r4, r1, #31
    d7ee:	2e00      	cmp	r6, #0
    d7f0:	d069      	beq.n	d8c6 <__aeabi_dmul+0xfa>
    d7f2:	4b6d      	ldr	r3, [pc, #436]	; (d9a8 <__aeabi_dmul+0x1dc>)
    d7f4:	429e      	cmp	r6, r3
    d7f6:	d035      	beq.n	d864 <__aeabi_dmul+0x98>
    d7f8:	465b      	mov	r3, fp
    d7fa:	2280      	movs	r2, #128	; 0x80
    d7fc:	00dd      	lsls	r5, r3, #3
    d7fe:	0412      	lsls	r2, r2, #16
    d800:	0f43      	lsrs	r3, r0, #29
    d802:	4313      	orrs	r3, r2
    d804:	432b      	orrs	r3, r5
    d806:	469b      	mov	fp, r3
    d808:	00c3      	lsls	r3, r0, #3
    d80a:	4698      	mov	r8, r3
    d80c:	4b67      	ldr	r3, [pc, #412]	; (d9ac <__aeabi_dmul+0x1e0>)
    d80e:	2700      	movs	r7, #0
    d810:	469c      	mov	ip, r3
    d812:	2300      	movs	r3, #0
    d814:	4466      	add	r6, ip
    d816:	9301      	str	r3, [sp, #4]
    d818:	464a      	mov	r2, r9
    d81a:	0315      	lsls	r5, r2, #12
    d81c:	0050      	lsls	r0, r2, #1
    d81e:	0fd2      	lsrs	r2, r2, #31
    d820:	4653      	mov	r3, sl
    d822:	0b2d      	lsrs	r5, r5, #12
    d824:	0d40      	lsrs	r0, r0, #21
    d826:	4691      	mov	r9, r2
    d828:	d100      	bne.n	d82c <__aeabi_dmul+0x60>
    d82a:	e076      	b.n	d91a <__aeabi_dmul+0x14e>
    d82c:	4a5e      	ldr	r2, [pc, #376]	; (d9a8 <__aeabi_dmul+0x1dc>)
    d82e:	4290      	cmp	r0, r2
    d830:	d06c      	beq.n	d90c <__aeabi_dmul+0x140>
    d832:	2280      	movs	r2, #128	; 0x80
    d834:	0f5b      	lsrs	r3, r3, #29
    d836:	0412      	lsls	r2, r2, #16
    d838:	4313      	orrs	r3, r2
    d83a:	4a5c      	ldr	r2, [pc, #368]	; (d9ac <__aeabi_dmul+0x1e0>)
    d83c:	00ed      	lsls	r5, r5, #3
    d83e:	4694      	mov	ip, r2
    d840:	431d      	orrs	r5, r3
    d842:	4653      	mov	r3, sl
    d844:	2200      	movs	r2, #0
    d846:	00db      	lsls	r3, r3, #3
    d848:	4460      	add	r0, ip
    d84a:	4649      	mov	r1, r9
    d84c:	1836      	adds	r6, r6, r0
    d84e:	1c70      	adds	r0, r6, #1
    d850:	4061      	eors	r1, r4
    d852:	9002      	str	r0, [sp, #8]
    d854:	4317      	orrs	r7, r2
    d856:	2f0f      	cmp	r7, #15
    d858:	d900      	bls.n	d85c <__aeabi_dmul+0x90>
    d85a:	e0af      	b.n	d9bc <__aeabi_dmul+0x1f0>
    d85c:	4854      	ldr	r0, [pc, #336]	; (d9b0 <__aeabi_dmul+0x1e4>)
    d85e:	00bf      	lsls	r7, r7, #2
    d860:	59c7      	ldr	r7, [r0, r7]
    d862:	46bf      	mov	pc, r7
    d864:	465b      	mov	r3, fp
    d866:	431f      	orrs	r7, r3
    d868:	d000      	beq.n	d86c <__aeabi_dmul+0xa0>
    d86a:	e088      	b.n	d97e <__aeabi_dmul+0x1b2>
    d86c:	2300      	movs	r3, #0
    d86e:	469b      	mov	fp, r3
    d870:	4698      	mov	r8, r3
    d872:	3302      	adds	r3, #2
    d874:	2708      	movs	r7, #8
    d876:	9301      	str	r3, [sp, #4]
    d878:	e7ce      	b.n	d818 <__aeabi_dmul+0x4c>
    d87a:	4649      	mov	r1, r9
    d87c:	2a02      	cmp	r2, #2
    d87e:	d06a      	beq.n	d956 <__aeabi_dmul+0x18a>
    d880:	2a03      	cmp	r2, #3
    d882:	d100      	bne.n	d886 <__aeabi_dmul+0xba>
    d884:	e209      	b.n	dc9a <__aeabi_dmul+0x4ce>
    d886:	2a01      	cmp	r2, #1
    d888:	d000      	beq.n	d88c <__aeabi_dmul+0xc0>
    d88a:	e1bb      	b.n	dc04 <__aeabi_dmul+0x438>
    d88c:	4011      	ands	r1, r2
    d88e:	2200      	movs	r2, #0
    d890:	2300      	movs	r3, #0
    d892:	2500      	movs	r5, #0
    d894:	4690      	mov	r8, r2
    d896:	b2cc      	uxtb	r4, r1
    d898:	2100      	movs	r1, #0
    d89a:	032d      	lsls	r5, r5, #12
    d89c:	0d0a      	lsrs	r2, r1, #20
    d89e:	0512      	lsls	r2, r2, #20
    d8a0:	0b2d      	lsrs	r5, r5, #12
    d8a2:	4315      	orrs	r5, r2
    d8a4:	4a43      	ldr	r2, [pc, #268]	; (d9b4 <__aeabi_dmul+0x1e8>)
    d8a6:	051b      	lsls	r3, r3, #20
    d8a8:	4015      	ands	r5, r2
    d8aa:	431d      	orrs	r5, r3
    d8ac:	006d      	lsls	r5, r5, #1
    d8ae:	07e4      	lsls	r4, r4, #31
    d8b0:	086d      	lsrs	r5, r5, #1
    d8b2:	4325      	orrs	r5, r4
    d8b4:	4640      	mov	r0, r8
    d8b6:	0029      	movs	r1, r5
    d8b8:	b007      	add	sp, #28
    d8ba:	bc3c      	pop	{r2, r3, r4, r5}
    d8bc:	4690      	mov	r8, r2
    d8be:	4699      	mov	r9, r3
    d8c0:	46a2      	mov	sl, r4
    d8c2:	46ab      	mov	fp, r5
    d8c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d8c6:	4303      	orrs	r3, r0
    d8c8:	d052      	beq.n	d970 <__aeabi_dmul+0x1a4>
    d8ca:	465b      	mov	r3, fp
    d8cc:	2b00      	cmp	r3, #0
    d8ce:	d100      	bne.n	d8d2 <__aeabi_dmul+0x106>
    d8d0:	e18a      	b.n	dbe8 <__aeabi_dmul+0x41c>
    d8d2:	4658      	mov	r0, fp
    d8d4:	f7fe fa7c 	bl	bdd0 <__clzsi2>
    d8d8:	0003      	movs	r3, r0
    d8da:	3b0b      	subs	r3, #11
    d8dc:	2b1c      	cmp	r3, #28
    d8de:	dd00      	ble.n	d8e2 <__aeabi_dmul+0x116>
    d8e0:	e17b      	b.n	dbda <__aeabi_dmul+0x40e>
    d8e2:	221d      	movs	r2, #29
    d8e4:	1ad3      	subs	r3, r2, r3
    d8e6:	003a      	movs	r2, r7
    d8e8:	0001      	movs	r1, r0
    d8ea:	465d      	mov	r5, fp
    d8ec:	40da      	lsrs	r2, r3
    d8ee:	3908      	subs	r1, #8
    d8f0:	408d      	lsls	r5, r1
    d8f2:	0013      	movs	r3, r2
    d8f4:	408f      	lsls	r7, r1
    d8f6:	432b      	orrs	r3, r5
    d8f8:	469b      	mov	fp, r3
    d8fa:	46b8      	mov	r8, r7
    d8fc:	4b2e      	ldr	r3, [pc, #184]	; (d9b8 <__aeabi_dmul+0x1ec>)
    d8fe:	2700      	movs	r7, #0
    d900:	469c      	mov	ip, r3
    d902:	2300      	movs	r3, #0
    d904:	4460      	add	r0, ip
    d906:	4246      	negs	r6, r0
    d908:	9301      	str	r3, [sp, #4]
    d90a:	e785      	b.n	d818 <__aeabi_dmul+0x4c>
    d90c:	4652      	mov	r2, sl
    d90e:	432a      	orrs	r2, r5
    d910:	d12c      	bne.n	d96c <__aeabi_dmul+0x1a0>
    d912:	2500      	movs	r5, #0
    d914:	2300      	movs	r3, #0
    d916:	2202      	movs	r2, #2
    d918:	e797      	b.n	d84a <__aeabi_dmul+0x7e>
    d91a:	4652      	mov	r2, sl
    d91c:	432a      	orrs	r2, r5
    d91e:	d021      	beq.n	d964 <__aeabi_dmul+0x198>
    d920:	2d00      	cmp	r5, #0
    d922:	d100      	bne.n	d926 <__aeabi_dmul+0x15a>
    d924:	e154      	b.n	dbd0 <__aeabi_dmul+0x404>
    d926:	0028      	movs	r0, r5
    d928:	f7fe fa52 	bl	bdd0 <__clzsi2>
    d92c:	0003      	movs	r3, r0
    d92e:	3b0b      	subs	r3, #11
    d930:	2b1c      	cmp	r3, #28
    d932:	dd00      	ble.n	d936 <__aeabi_dmul+0x16a>
    d934:	e146      	b.n	dbc4 <__aeabi_dmul+0x3f8>
    d936:	211d      	movs	r1, #29
    d938:	1acb      	subs	r3, r1, r3
    d93a:	4651      	mov	r1, sl
    d93c:	0002      	movs	r2, r0
    d93e:	40d9      	lsrs	r1, r3
    d940:	4653      	mov	r3, sl
    d942:	3a08      	subs	r2, #8
    d944:	4095      	lsls	r5, r2
    d946:	4093      	lsls	r3, r2
    d948:	430d      	orrs	r5, r1
    d94a:	4a1b      	ldr	r2, [pc, #108]	; (d9b8 <__aeabi_dmul+0x1ec>)
    d94c:	4694      	mov	ip, r2
    d94e:	4460      	add	r0, ip
    d950:	4240      	negs	r0, r0
    d952:	2200      	movs	r2, #0
    d954:	e779      	b.n	d84a <__aeabi_dmul+0x7e>
    d956:	2401      	movs	r4, #1
    d958:	2200      	movs	r2, #0
    d95a:	400c      	ands	r4, r1
    d95c:	4b12      	ldr	r3, [pc, #72]	; (d9a8 <__aeabi_dmul+0x1dc>)
    d95e:	2500      	movs	r5, #0
    d960:	4690      	mov	r8, r2
    d962:	e799      	b.n	d898 <__aeabi_dmul+0xcc>
    d964:	2500      	movs	r5, #0
    d966:	2300      	movs	r3, #0
    d968:	2201      	movs	r2, #1
    d96a:	e76e      	b.n	d84a <__aeabi_dmul+0x7e>
    d96c:	2203      	movs	r2, #3
    d96e:	e76c      	b.n	d84a <__aeabi_dmul+0x7e>
    d970:	2300      	movs	r3, #0
    d972:	469b      	mov	fp, r3
    d974:	4698      	mov	r8, r3
    d976:	3301      	adds	r3, #1
    d978:	2704      	movs	r7, #4
    d97a:	9301      	str	r3, [sp, #4]
    d97c:	e74c      	b.n	d818 <__aeabi_dmul+0x4c>
    d97e:	2303      	movs	r3, #3
    d980:	270c      	movs	r7, #12
    d982:	9301      	str	r3, [sp, #4]
    d984:	e748      	b.n	d818 <__aeabi_dmul+0x4c>
    d986:	2300      	movs	r3, #0
    d988:	2580      	movs	r5, #128	; 0x80
    d98a:	4698      	mov	r8, r3
    d98c:	2400      	movs	r4, #0
    d98e:	032d      	lsls	r5, r5, #12
    d990:	4b05      	ldr	r3, [pc, #20]	; (d9a8 <__aeabi_dmul+0x1dc>)
    d992:	e781      	b.n	d898 <__aeabi_dmul+0xcc>
    d994:	465d      	mov	r5, fp
    d996:	4643      	mov	r3, r8
    d998:	9a01      	ldr	r2, [sp, #4]
    d99a:	e76f      	b.n	d87c <__aeabi_dmul+0xb0>
    d99c:	465d      	mov	r5, fp
    d99e:	4643      	mov	r3, r8
    d9a0:	0021      	movs	r1, r4
    d9a2:	9a01      	ldr	r2, [sp, #4]
    d9a4:	e76a      	b.n	d87c <__aeabi_dmul+0xb0>
    d9a6:	46c0      	nop			; (mov r8, r8)
    d9a8:	000007ff 	.word	0x000007ff
    d9ac:	fffffc01 	.word	0xfffffc01
    d9b0:	0000f748 	.word	0x0000f748
    d9b4:	800fffff 	.word	0x800fffff
    d9b8:	000003f3 	.word	0x000003f3
    d9bc:	4642      	mov	r2, r8
    d9be:	0c12      	lsrs	r2, r2, #16
    d9c0:	4691      	mov	r9, r2
    d9c2:	0c1a      	lsrs	r2, r3, #16
    d9c4:	4694      	mov	ip, r2
    d9c6:	4642      	mov	r2, r8
    d9c8:	0417      	lsls	r7, r2, #16
    d9ca:	464a      	mov	r2, r9
    d9cc:	041b      	lsls	r3, r3, #16
    d9ce:	0c1b      	lsrs	r3, r3, #16
    d9d0:	435a      	muls	r2, r3
    d9d2:	4660      	mov	r0, ip
    d9d4:	4690      	mov	r8, r2
    d9d6:	464a      	mov	r2, r9
    d9d8:	4342      	muls	r2, r0
    d9da:	0010      	movs	r0, r2
    d9dc:	9203      	str	r2, [sp, #12]
    d9de:	4662      	mov	r2, ip
    d9e0:	001c      	movs	r4, r3
    d9e2:	0c3f      	lsrs	r7, r7, #16
    d9e4:	437a      	muls	r2, r7
    d9e6:	437c      	muls	r4, r7
    d9e8:	4442      	add	r2, r8
    d9ea:	9201      	str	r2, [sp, #4]
    d9ec:	0c22      	lsrs	r2, r4, #16
    d9ee:	4692      	mov	sl, r2
    d9f0:	9a01      	ldr	r2, [sp, #4]
    d9f2:	4452      	add	r2, sl
    d9f4:	4590      	cmp	r8, r2
    d9f6:	d906      	bls.n	da06 <__aeabi_dmul+0x23a>
    d9f8:	4682      	mov	sl, r0
    d9fa:	2080      	movs	r0, #128	; 0x80
    d9fc:	0240      	lsls	r0, r0, #9
    d9fe:	4680      	mov	r8, r0
    da00:	44c2      	add	sl, r8
    da02:	4650      	mov	r0, sl
    da04:	9003      	str	r0, [sp, #12]
    da06:	0c10      	lsrs	r0, r2, #16
    da08:	9004      	str	r0, [sp, #16]
    da0a:	4648      	mov	r0, r9
    da0c:	0424      	lsls	r4, r4, #16
    da0e:	0c24      	lsrs	r4, r4, #16
    da10:	0412      	lsls	r2, r2, #16
    da12:	1912      	adds	r2, r2, r4
    da14:	9205      	str	r2, [sp, #20]
    da16:	0c2a      	lsrs	r2, r5, #16
    da18:	042d      	lsls	r5, r5, #16
    da1a:	0c2d      	lsrs	r5, r5, #16
    da1c:	4368      	muls	r0, r5
    da1e:	002c      	movs	r4, r5
    da20:	4682      	mov	sl, r0
    da22:	4648      	mov	r0, r9
    da24:	437c      	muls	r4, r7
    da26:	4350      	muls	r0, r2
    da28:	4681      	mov	r9, r0
    da2a:	0c20      	lsrs	r0, r4, #16
    da2c:	4680      	mov	r8, r0
    da2e:	4357      	muls	r7, r2
    da30:	4457      	add	r7, sl
    da32:	4447      	add	r7, r8
    da34:	45ba      	cmp	sl, r7
    da36:	d903      	bls.n	da40 <__aeabi_dmul+0x274>
    da38:	2080      	movs	r0, #128	; 0x80
    da3a:	0240      	lsls	r0, r0, #9
    da3c:	4680      	mov	r8, r0
    da3e:	44c1      	add	r9, r8
    da40:	0c38      	lsrs	r0, r7, #16
    da42:	043f      	lsls	r7, r7, #16
    da44:	46b8      	mov	r8, r7
    da46:	4448      	add	r0, r9
    da48:	0424      	lsls	r4, r4, #16
    da4a:	0c24      	lsrs	r4, r4, #16
    da4c:	9001      	str	r0, [sp, #4]
    da4e:	9804      	ldr	r0, [sp, #16]
    da50:	44a0      	add	r8, r4
    da52:	4440      	add	r0, r8
    da54:	9004      	str	r0, [sp, #16]
    da56:	4658      	mov	r0, fp
    da58:	0c00      	lsrs	r0, r0, #16
    da5a:	4681      	mov	r9, r0
    da5c:	4658      	mov	r0, fp
    da5e:	0404      	lsls	r4, r0, #16
    da60:	0c20      	lsrs	r0, r4, #16
    da62:	4682      	mov	sl, r0
    da64:	0007      	movs	r7, r0
    da66:	4648      	mov	r0, r9
    da68:	435f      	muls	r7, r3
    da6a:	464c      	mov	r4, r9
    da6c:	4343      	muls	r3, r0
    da6e:	4660      	mov	r0, ip
    da70:	4360      	muls	r0, r4
    da72:	4664      	mov	r4, ip
    da74:	4683      	mov	fp, r0
    da76:	4650      	mov	r0, sl
    da78:	4344      	muls	r4, r0
    da7a:	0c38      	lsrs	r0, r7, #16
    da7c:	4684      	mov	ip, r0
    da7e:	18e4      	adds	r4, r4, r3
    da80:	4464      	add	r4, ip
    da82:	42a3      	cmp	r3, r4
    da84:	d903      	bls.n	da8e <__aeabi_dmul+0x2c2>
    da86:	2380      	movs	r3, #128	; 0x80
    da88:	025b      	lsls	r3, r3, #9
    da8a:	469c      	mov	ip, r3
    da8c:	44e3      	add	fp, ip
    da8e:	4648      	mov	r0, r9
    da90:	043f      	lsls	r7, r7, #16
    da92:	0c23      	lsrs	r3, r4, #16
    da94:	0c3f      	lsrs	r7, r7, #16
    da96:	0424      	lsls	r4, r4, #16
    da98:	19e4      	adds	r4, r4, r7
    da9a:	4657      	mov	r7, sl
    da9c:	4368      	muls	r0, r5
    da9e:	436f      	muls	r7, r5
    daa0:	4684      	mov	ip, r0
    daa2:	464d      	mov	r5, r9
    daa4:	4650      	mov	r0, sl
    daa6:	4355      	muls	r5, r2
    daa8:	4342      	muls	r2, r0
    daaa:	0c38      	lsrs	r0, r7, #16
    daac:	4681      	mov	r9, r0
    daae:	4462      	add	r2, ip
    dab0:	444a      	add	r2, r9
    dab2:	445b      	add	r3, fp
    dab4:	4594      	cmp	ip, r2
    dab6:	d903      	bls.n	dac0 <__aeabi_dmul+0x2f4>
    dab8:	2080      	movs	r0, #128	; 0x80
    daba:	0240      	lsls	r0, r0, #9
    dabc:	4684      	mov	ip, r0
    dabe:	4465      	add	r5, ip
    dac0:	9803      	ldr	r0, [sp, #12]
    dac2:	043f      	lsls	r7, r7, #16
    dac4:	4683      	mov	fp, r0
    dac6:	9804      	ldr	r0, [sp, #16]
    dac8:	0c3f      	lsrs	r7, r7, #16
    daca:	4684      	mov	ip, r0
    dacc:	44e3      	add	fp, ip
    dace:	45c3      	cmp	fp, r8
    dad0:	4180      	sbcs	r0, r0
    dad2:	4240      	negs	r0, r0
    dad4:	4682      	mov	sl, r0
    dad6:	0410      	lsls	r0, r2, #16
    dad8:	4684      	mov	ip, r0
    dada:	9801      	ldr	r0, [sp, #4]
    dadc:	4467      	add	r7, ip
    dade:	4684      	mov	ip, r0
    dae0:	4467      	add	r7, ip
    dae2:	44a3      	add	fp, r4
    dae4:	46bc      	mov	ip, r7
    dae6:	45a3      	cmp	fp, r4
    dae8:	41a4      	sbcs	r4, r4
    daea:	4699      	mov	r9, r3
    daec:	44d4      	add	ip, sl
    daee:	4264      	negs	r4, r4
    daf0:	4287      	cmp	r7, r0
    daf2:	41bf      	sbcs	r7, r7
    daf4:	45d4      	cmp	ip, sl
    daf6:	4180      	sbcs	r0, r0
    daf8:	44e1      	add	r9, ip
    dafa:	46a0      	mov	r8, r4
    dafc:	4599      	cmp	r9, r3
    dafe:	419b      	sbcs	r3, r3
    db00:	427f      	negs	r7, r7
    db02:	4240      	negs	r0, r0
    db04:	44c8      	add	r8, r9
    db06:	4307      	orrs	r7, r0
    db08:	0c12      	lsrs	r2, r2, #16
    db0a:	18ba      	adds	r2, r7, r2
    db0c:	45a0      	cmp	r8, r4
    db0e:	41a4      	sbcs	r4, r4
    db10:	425f      	negs	r7, r3
    db12:	003b      	movs	r3, r7
    db14:	4264      	negs	r4, r4
    db16:	4323      	orrs	r3, r4
    db18:	18d7      	adds	r7, r2, r3
    db1a:	4643      	mov	r3, r8
    db1c:	197d      	adds	r5, r7, r5
    db1e:	0ddb      	lsrs	r3, r3, #23
    db20:	026d      	lsls	r5, r5, #9
    db22:	431d      	orrs	r5, r3
    db24:	465b      	mov	r3, fp
    db26:	025a      	lsls	r2, r3, #9
    db28:	9b05      	ldr	r3, [sp, #20]
    db2a:	431a      	orrs	r2, r3
    db2c:	1e53      	subs	r3, r2, #1
    db2e:	419a      	sbcs	r2, r3
    db30:	465b      	mov	r3, fp
    db32:	0ddb      	lsrs	r3, r3, #23
    db34:	431a      	orrs	r2, r3
    db36:	4643      	mov	r3, r8
    db38:	025b      	lsls	r3, r3, #9
    db3a:	4313      	orrs	r3, r2
    db3c:	01ea      	lsls	r2, r5, #7
    db3e:	d507      	bpl.n	db50 <__aeabi_dmul+0x384>
    db40:	2201      	movs	r2, #1
    db42:	085c      	lsrs	r4, r3, #1
    db44:	4013      	ands	r3, r2
    db46:	4323      	orrs	r3, r4
    db48:	07ea      	lsls	r2, r5, #31
    db4a:	9e02      	ldr	r6, [sp, #8]
    db4c:	4313      	orrs	r3, r2
    db4e:	086d      	lsrs	r5, r5, #1
    db50:	4a57      	ldr	r2, [pc, #348]	; (dcb0 <__aeabi_dmul+0x4e4>)
    db52:	18b2      	adds	r2, r6, r2
    db54:	2a00      	cmp	r2, #0
    db56:	dd4b      	ble.n	dbf0 <__aeabi_dmul+0x424>
    db58:	0758      	lsls	r0, r3, #29
    db5a:	d009      	beq.n	db70 <__aeabi_dmul+0x3a4>
    db5c:	200f      	movs	r0, #15
    db5e:	4018      	ands	r0, r3
    db60:	2804      	cmp	r0, #4
    db62:	d005      	beq.n	db70 <__aeabi_dmul+0x3a4>
    db64:	1d18      	adds	r0, r3, #4
    db66:	4298      	cmp	r0, r3
    db68:	419b      	sbcs	r3, r3
    db6a:	425b      	negs	r3, r3
    db6c:	18ed      	adds	r5, r5, r3
    db6e:	0003      	movs	r3, r0
    db70:	01e8      	lsls	r0, r5, #7
    db72:	d504      	bpl.n	db7e <__aeabi_dmul+0x3b2>
    db74:	4a4f      	ldr	r2, [pc, #316]	; (dcb4 <__aeabi_dmul+0x4e8>)
    db76:	4015      	ands	r5, r2
    db78:	2280      	movs	r2, #128	; 0x80
    db7a:	00d2      	lsls	r2, r2, #3
    db7c:	18b2      	adds	r2, r6, r2
    db7e:	484e      	ldr	r0, [pc, #312]	; (dcb8 <__aeabi_dmul+0x4ec>)
    db80:	4282      	cmp	r2, r0
    db82:	dd00      	ble.n	db86 <__aeabi_dmul+0x3ba>
    db84:	e6e7      	b.n	d956 <__aeabi_dmul+0x18a>
    db86:	2401      	movs	r4, #1
    db88:	08db      	lsrs	r3, r3, #3
    db8a:	0768      	lsls	r0, r5, #29
    db8c:	4318      	orrs	r0, r3
    db8e:	026d      	lsls	r5, r5, #9
    db90:	0553      	lsls	r3, r2, #21
    db92:	4680      	mov	r8, r0
    db94:	0b2d      	lsrs	r5, r5, #12
    db96:	0d5b      	lsrs	r3, r3, #21
    db98:	400c      	ands	r4, r1
    db9a:	e67d      	b.n	d898 <__aeabi_dmul+0xcc>
    db9c:	2280      	movs	r2, #128	; 0x80
    db9e:	4659      	mov	r1, fp
    dba0:	0312      	lsls	r2, r2, #12
    dba2:	4211      	tst	r1, r2
    dba4:	d008      	beq.n	dbb8 <__aeabi_dmul+0x3ec>
    dba6:	4215      	tst	r5, r2
    dba8:	d106      	bne.n	dbb8 <__aeabi_dmul+0x3ec>
    dbaa:	4315      	orrs	r5, r2
    dbac:	032d      	lsls	r5, r5, #12
    dbae:	4698      	mov	r8, r3
    dbb0:	0b2d      	lsrs	r5, r5, #12
    dbb2:	464c      	mov	r4, r9
    dbb4:	4b41      	ldr	r3, [pc, #260]	; (dcbc <__aeabi_dmul+0x4f0>)
    dbb6:	e66f      	b.n	d898 <__aeabi_dmul+0xcc>
    dbb8:	465d      	mov	r5, fp
    dbba:	4315      	orrs	r5, r2
    dbbc:	032d      	lsls	r5, r5, #12
    dbbe:	0b2d      	lsrs	r5, r5, #12
    dbc0:	4b3e      	ldr	r3, [pc, #248]	; (dcbc <__aeabi_dmul+0x4f0>)
    dbc2:	e669      	b.n	d898 <__aeabi_dmul+0xcc>
    dbc4:	0003      	movs	r3, r0
    dbc6:	4655      	mov	r5, sl
    dbc8:	3b28      	subs	r3, #40	; 0x28
    dbca:	409d      	lsls	r5, r3
    dbcc:	2300      	movs	r3, #0
    dbce:	e6bc      	b.n	d94a <__aeabi_dmul+0x17e>
    dbd0:	4650      	mov	r0, sl
    dbd2:	f7fe f8fd 	bl	bdd0 <__clzsi2>
    dbd6:	3020      	adds	r0, #32
    dbd8:	e6a8      	b.n	d92c <__aeabi_dmul+0x160>
    dbda:	0003      	movs	r3, r0
    dbdc:	3b28      	subs	r3, #40	; 0x28
    dbde:	409f      	lsls	r7, r3
    dbe0:	2300      	movs	r3, #0
    dbe2:	46bb      	mov	fp, r7
    dbe4:	4698      	mov	r8, r3
    dbe6:	e689      	b.n	d8fc <__aeabi_dmul+0x130>
    dbe8:	f7fe f8f2 	bl	bdd0 <__clzsi2>
    dbec:	3020      	adds	r0, #32
    dbee:	e673      	b.n	d8d8 <__aeabi_dmul+0x10c>
    dbf0:	2401      	movs	r4, #1
    dbf2:	1aa6      	subs	r6, r4, r2
    dbf4:	2e38      	cmp	r6, #56	; 0x38
    dbf6:	dd07      	ble.n	dc08 <__aeabi_dmul+0x43c>
    dbf8:	2200      	movs	r2, #0
    dbfa:	400c      	ands	r4, r1
    dbfc:	2300      	movs	r3, #0
    dbfe:	2500      	movs	r5, #0
    dc00:	4690      	mov	r8, r2
    dc02:	e649      	b.n	d898 <__aeabi_dmul+0xcc>
    dc04:	9e02      	ldr	r6, [sp, #8]
    dc06:	e7a3      	b.n	db50 <__aeabi_dmul+0x384>
    dc08:	2e1f      	cmp	r6, #31
    dc0a:	dc20      	bgt.n	dc4e <__aeabi_dmul+0x482>
    dc0c:	2220      	movs	r2, #32
    dc0e:	002c      	movs	r4, r5
    dc10:	0018      	movs	r0, r3
    dc12:	1b92      	subs	r2, r2, r6
    dc14:	40f0      	lsrs	r0, r6
    dc16:	4094      	lsls	r4, r2
    dc18:	4093      	lsls	r3, r2
    dc1a:	4304      	orrs	r4, r0
    dc1c:	1e58      	subs	r0, r3, #1
    dc1e:	4183      	sbcs	r3, r0
    dc20:	431c      	orrs	r4, r3
    dc22:	40f5      	lsrs	r5, r6
    dc24:	0763      	lsls	r3, r4, #29
    dc26:	d009      	beq.n	dc3c <__aeabi_dmul+0x470>
    dc28:	230f      	movs	r3, #15
    dc2a:	4023      	ands	r3, r4
    dc2c:	2b04      	cmp	r3, #4
    dc2e:	d005      	beq.n	dc3c <__aeabi_dmul+0x470>
    dc30:	0023      	movs	r3, r4
    dc32:	1d1c      	adds	r4, r3, #4
    dc34:	429c      	cmp	r4, r3
    dc36:	4192      	sbcs	r2, r2
    dc38:	4252      	negs	r2, r2
    dc3a:	18ad      	adds	r5, r5, r2
    dc3c:	022b      	lsls	r3, r5, #8
    dc3e:	d51f      	bpl.n	dc80 <__aeabi_dmul+0x4b4>
    dc40:	2401      	movs	r4, #1
    dc42:	2200      	movs	r2, #0
    dc44:	400c      	ands	r4, r1
    dc46:	2301      	movs	r3, #1
    dc48:	2500      	movs	r5, #0
    dc4a:	4690      	mov	r8, r2
    dc4c:	e624      	b.n	d898 <__aeabi_dmul+0xcc>
    dc4e:	201f      	movs	r0, #31
    dc50:	002c      	movs	r4, r5
    dc52:	4240      	negs	r0, r0
    dc54:	1a82      	subs	r2, r0, r2
    dc56:	40d4      	lsrs	r4, r2
    dc58:	2e20      	cmp	r6, #32
    dc5a:	d01c      	beq.n	dc96 <__aeabi_dmul+0x4ca>
    dc5c:	2240      	movs	r2, #64	; 0x40
    dc5e:	1b96      	subs	r6, r2, r6
    dc60:	40b5      	lsls	r5, r6
    dc62:	432b      	orrs	r3, r5
    dc64:	1e58      	subs	r0, r3, #1
    dc66:	4183      	sbcs	r3, r0
    dc68:	2007      	movs	r0, #7
    dc6a:	4323      	orrs	r3, r4
    dc6c:	4018      	ands	r0, r3
    dc6e:	2500      	movs	r5, #0
    dc70:	2800      	cmp	r0, #0
    dc72:	d009      	beq.n	dc88 <__aeabi_dmul+0x4bc>
    dc74:	220f      	movs	r2, #15
    dc76:	2500      	movs	r5, #0
    dc78:	401a      	ands	r2, r3
    dc7a:	001c      	movs	r4, r3
    dc7c:	2a04      	cmp	r2, #4
    dc7e:	d1d8      	bne.n	dc32 <__aeabi_dmul+0x466>
    dc80:	0023      	movs	r3, r4
    dc82:	0768      	lsls	r0, r5, #29
    dc84:	026d      	lsls	r5, r5, #9
    dc86:	0b2d      	lsrs	r5, r5, #12
    dc88:	2401      	movs	r4, #1
    dc8a:	08db      	lsrs	r3, r3, #3
    dc8c:	4303      	orrs	r3, r0
    dc8e:	4698      	mov	r8, r3
    dc90:	400c      	ands	r4, r1
    dc92:	2300      	movs	r3, #0
    dc94:	e600      	b.n	d898 <__aeabi_dmul+0xcc>
    dc96:	2500      	movs	r5, #0
    dc98:	e7e3      	b.n	dc62 <__aeabi_dmul+0x496>
    dc9a:	2280      	movs	r2, #128	; 0x80
    dc9c:	2401      	movs	r4, #1
    dc9e:	0312      	lsls	r2, r2, #12
    dca0:	4315      	orrs	r5, r2
    dca2:	032d      	lsls	r5, r5, #12
    dca4:	4698      	mov	r8, r3
    dca6:	0b2d      	lsrs	r5, r5, #12
    dca8:	400c      	ands	r4, r1
    dcaa:	4b04      	ldr	r3, [pc, #16]	; (dcbc <__aeabi_dmul+0x4f0>)
    dcac:	e5f4      	b.n	d898 <__aeabi_dmul+0xcc>
    dcae:	46c0      	nop			; (mov r8, r8)
    dcb0:	000003ff 	.word	0x000003ff
    dcb4:	feffffff 	.word	0xfeffffff
    dcb8:	000007fe 	.word	0x000007fe
    dcbc:	000007ff 	.word	0x000007ff

0000dcc0 <__aeabi_dsub>:
    dcc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    dcc2:	4657      	mov	r7, sl
    dcc4:	464e      	mov	r6, r9
    dcc6:	4645      	mov	r5, r8
    dcc8:	b4e0      	push	{r5, r6, r7}
    dcca:	000e      	movs	r6, r1
    dccc:	0011      	movs	r1, r2
    dcce:	0ff2      	lsrs	r2, r6, #31
    dcd0:	4692      	mov	sl, r2
    dcd2:	00c5      	lsls	r5, r0, #3
    dcd4:	0f42      	lsrs	r2, r0, #29
    dcd6:	0318      	lsls	r0, r3, #12
    dcd8:	0337      	lsls	r7, r6, #12
    dcda:	0074      	lsls	r4, r6, #1
    dcdc:	0a40      	lsrs	r0, r0, #9
    dcde:	0f4e      	lsrs	r6, r1, #29
    dce0:	0a7f      	lsrs	r7, r7, #9
    dce2:	4330      	orrs	r0, r6
    dce4:	4ecf      	ldr	r6, [pc, #828]	; (e024 <__aeabi_dsub+0x364>)
    dce6:	4317      	orrs	r7, r2
    dce8:	005a      	lsls	r2, r3, #1
    dcea:	0d64      	lsrs	r4, r4, #21
    dcec:	0d52      	lsrs	r2, r2, #21
    dcee:	0fdb      	lsrs	r3, r3, #31
    dcf0:	00c9      	lsls	r1, r1, #3
    dcf2:	42b2      	cmp	r2, r6
    dcf4:	d100      	bne.n	dcf8 <__aeabi_dsub+0x38>
    dcf6:	e0e5      	b.n	dec4 <__aeabi_dsub+0x204>
    dcf8:	2601      	movs	r6, #1
    dcfa:	4073      	eors	r3, r6
    dcfc:	1aa6      	subs	r6, r4, r2
    dcfe:	46b4      	mov	ip, r6
    dd00:	4553      	cmp	r3, sl
    dd02:	d100      	bne.n	dd06 <__aeabi_dsub+0x46>
    dd04:	e0af      	b.n	de66 <__aeabi_dsub+0x1a6>
    dd06:	2e00      	cmp	r6, #0
    dd08:	dc00      	bgt.n	dd0c <__aeabi_dsub+0x4c>
    dd0a:	e10d      	b.n	df28 <__aeabi_dsub+0x268>
    dd0c:	2a00      	cmp	r2, #0
    dd0e:	d13a      	bne.n	dd86 <__aeabi_dsub+0xc6>
    dd10:	0003      	movs	r3, r0
    dd12:	430b      	orrs	r3, r1
    dd14:	d000      	beq.n	dd18 <__aeabi_dsub+0x58>
    dd16:	e0e4      	b.n	dee2 <__aeabi_dsub+0x222>
    dd18:	076b      	lsls	r3, r5, #29
    dd1a:	d009      	beq.n	dd30 <__aeabi_dsub+0x70>
    dd1c:	230f      	movs	r3, #15
    dd1e:	402b      	ands	r3, r5
    dd20:	2b04      	cmp	r3, #4
    dd22:	d005      	beq.n	dd30 <__aeabi_dsub+0x70>
    dd24:	1d2b      	adds	r3, r5, #4
    dd26:	42ab      	cmp	r3, r5
    dd28:	41ad      	sbcs	r5, r5
    dd2a:	426d      	negs	r5, r5
    dd2c:	197f      	adds	r7, r7, r5
    dd2e:	001d      	movs	r5, r3
    dd30:	023b      	lsls	r3, r7, #8
    dd32:	d400      	bmi.n	dd36 <__aeabi_dsub+0x76>
    dd34:	e088      	b.n	de48 <__aeabi_dsub+0x188>
    dd36:	4bbb      	ldr	r3, [pc, #748]	; (e024 <__aeabi_dsub+0x364>)
    dd38:	3401      	adds	r4, #1
    dd3a:	429c      	cmp	r4, r3
    dd3c:	d100      	bne.n	dd40 <__aeabi_dsub+0x80>
    dd3e:	e110      	b.n	df62 <__aeabi_dsub+0x2a2>
    dd40:	003a      	movs	r2, r7
    dd42:	4bb9      	ldr	r3, [pc, #740]	; (e028 <__aeabi_dsub+0x368>)
    dd44:	4651      	mov	r1, sl
    dd46:	401a      	ands	r2, r3
    dd48:	2301      	movs	r3, #1
    dd4a:	0750      	lsls	r0, r2, #29
    dd4c:	08ed      	lsrs	r5, r5, #3
    dd4e:	0252      	lsls	r2, r2, #9
    dd50:	0564      	lsls	r4, r4, #21
    dd52:	4305      	orrs	r5, r0
    dd54:	0b12      	lsrs	r2, r2, #12
    dd56:	0d64      	lsrs	r4, r4, #21
    dd58:	400b      	ands	r3, r1
    dd5a:	2100      	movs	r1, #0
    dd5c:	0028      	movs	r0, r5
    dd5e:	0312      	lsls	r2, r2, #12
    dd60:	0d0d      	lsrs	r5, r1, #20
    dd62:	0b12      	lsrs	r2, r2, #12
    dd64:	0564      	lsls	r4, r4, #21
    dd66:	052d      	lsls	r5, r5, #20
    dd68:	4315      	orrs	r5, r2
    dd6a:	0862      	lsrs	r2, r4, #1
    dd6c:	4caf      	ldr	r4, [pc, #700]	; (e02c <__aeabi_dsub+0x36c>)
    dd6e:	07db      	lsls	r3, r3, #31
    dd70:	402c      	ands	r4, r5
    dd72:	4314      	orrs	r4, r2
    dd74:	0064      	lsls	r4, r4, #1
    dd76:	0864      	lsrs	r4, r4, #1
    dd78:	431c      	orrs	r4, r3
    dd7a:	0021      	movs	r1, r4
    dd7c:	bc1c      	pop	{r2, r3, r4}
    dd7e:	4690      	mov	r8, r2
    dd80:	4699      	mov	r9, r3
    dd82:	46a2      	mov	sl, r4
    dd84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dd86:	4ba7      	ldr	r3, [pc, #668]	; (e024 <__aeabi_dsub+0x364>)
    dd88:	429c      	cmp	r4, r3
    dd8a:	d0c5      	beq.n	dd18 <__aeabi_dsub+0x58>
    dd8c:	2380      	movs	r3, #128	; 0x80
    dd8e:	041b      	lsls	r3, r3, #16
    dd90:	4318      	orrs	r0, r3
    dd92:	4663      	mov	r3, ip
    dd94:	2b38      	cmp	r3, #56	; 0x38
    dd96:	dd00      	ble.n	dd9a <__aeabi_dsub+0xda>
    dd98:	e0fd      	b.n	df96 <__aeabi_dsub+0x2d6>
    dd9a:	2b1f      	cmp	r3, #31
    dd9c:	dd00      	ble.n	dda0 <__aeabi_dsub+0xe0>
    dd9e:	e130      	b.n	e002 <__aeabi_dsub+0x342>
    dda0:	4662      	mov	r2, ip
    dda2:	2320      	movs	r3, #32
    dda4:	1a9b      	subs	r3, r3, r2
    dda6:	0002      	movs	r2, r0
    dda8:	409a      	lsls	r2, r3
    ddaa:	4666      	mov	r6, ip
    ddac:	4690      	mov	r8, r2
    ddae:	000a      	movs	r2, r1
    ddb0:	4099      	lsls	r1, r3
    ddb2:	40f2      	lsrs	r2, r6
    ddb4:	4646      	mov	r6, r8
    ddb6:	1e4b      	subs	r3, r1, #1
    ddb8:	4199      	sbcs	r1, r3
    ddba:	4332      	orrs	r2, r6
    ddbc:	4311      	orrs	r1, r2
    ddbe:	4663      	mov	r3, ip
    ddc0:	0002      	movs	r2, r0
    ddc2:	40da      	lsrs	r2, r3
    ddc4:	1a69      	subs	r1, r5, r1
    ddc6:	428d      	cmp	r5, r1
    ddc8:	419b      	sbcs	r3, r3
    ddca:	000d      	movs	r5, r1
    ddcc:	1aba      	subs	r2, r7, r2
    ddce:	425b      	negs	r3, r3
    ddd0:	1ad7      	subs	r7, r2, r3
    ddd2:	023b      	lsls	r3, r7, #8
    ddd4:	d535      	bpl.n	de42 <__aeabi_dsub+0x182>
    ddd6:	027a      	lsls	r2, r7, #9
    ddd8:	0a53      	lsrs	r3, r2, #9
    ddda:	4698      	mov	r8, r3
    dddc:	4643      	mov	r3, r8
    ddde:	2b00      	cmp	r3, #0
    dde0:	d100      	bne.n	dde4 <__aeabi_dsub+0x124>
    dde2:	e0c4      	b.n	df6e <__aeabi_dsub+0x2ae>
    dde4:	4640      	mov	r0, r8
    dde6:	f7fd fff3 	bl	bdd0 <__clzsi2>
    ddea:	0003      	movs	r3, r0
    ddec:	3b08      	subs	r3, #8
    ddee:	2b1f      	cmp	r3, #31
    ddf0:	dd00      	ble.n	ddf4 <__aeabi_dsub+0x134>
    ddf2:	e0c5      	b.n	df80 <__aeabi_dsub+0x2c0>
    ddf4:	2220      	movs	r2, #32
    ddf6:	0029      	movs	r1, r5
    ddf8:	1ad2      	subs	r2, r2, r3
    ddfa:	4647      	mov	r7, r8
    ddfc:	40d1      	lsrs	r1, r2
    ddfe:	409f      	lsls	r7, r3
    de00:	000a      	movs	r2, r1
    de02:	409d      	lsls	r5, r3
    de04:	433a      	orrs	r2, r7
    de06:	429c      	cmp	r4, r3
    de08:	dd00      	ble.n	de0c <__aeabi_dsub+0x14c>
    de0a:	e0c0      	b.n	df8e <__aeabi_dsub+0x2ce>
    de0c:	1b1c      	subs	r4, r3, r4
    de0e:	1c63      	adds	r3, r4, #1
    de10:	2b1f      	cmp	r3, #31
    de12:	dd00      	ble.n	de16 <__aeabi_dsub+0x156>
    de14:	e0e4      	b.n	dfe0 <__aeabi_dsub+0x320>
    de16:	2120      	movs	r1, #32
    de18:	0014      	movs	r4, r2
    de1a:	0028      	movs	r0, r5
    de1c:	1ac9      	subs	r1, r1, r3
    de1e:	40d8      	lsrs	r0, r3
    de20:	408c      	lsls	r4, r1
    de22:	408d      	lsls	r5, r1
    de24:	4304      	orrs	r4, r0
    de26:	40da      	lsrs	r2, r3
    de28:	1e68      	subs	r0, r5, #1
    de2a:	4185      	sbcs	r5, r0
    de2c:	0017      	movs	r7, r2
    de2e:	4325      	orrs	r5, r4
    de30:	2400      	movs	r4, #0
    de32:	e771      	b.n	dd18 <__aeabi_dsub+0x58>
    de34:	4642      	mov	r2, r8
    de36:	4663      	mov	r3, ip
    de38:	431a      	orrs	r2, r3
    de3a:	d100      	bne.n	de3e <__aeabi_dsub+0x17e>
    de3c:	e24c      	b.n	e2d8 <__aeabi_dsub+0x618>
    de3e:	4667      	mov	r7, ip
    de40:	4645      	mov	r5, r8
    de42:	076b      	lsls	r3, r5, #29
    de44:	d000      	beq.n	de48 <__aeabi_dsub+0x188>
    de46:	e769      	b.n	dd1c <__aeabi_dsub+0x5c>
    de48:	2301      	movs	r3, #1
    de4a:	4651      	mov	r1, sl
    de4c:	0778      	lsls	r0, r7, #29
    de4e:	08ed      	lsrs	r5, r5, #3
    de50:	08fa      	lsrs	r2, r7, #3
    de52:	400b      	ands	r3, r1
    de54:	4305      	orrs	r5, r0
    de56:	4973      	ldr	r1, [pc, #460]	; (e024 <__aeabi_dsub+0x364>)
    de58:	428c      	cmp	r4, r1
    de5a:	d038      	beq.n	dece <__aeabi_dsub+0x20e>
    de5c:	0312      	lsls	r2, r2, #12
    de5e:	0564      	lsls	r4, r4, #21
    de60:	0b12      	lsrs	r2, r2, #12
    de62:	0d64      	lsrs	r4, r4, #21
    de64:	e779      	b.n	dd5a <__aeabi_dsub+0x9a>
    de66:	2e00      	cmp	r6, #0
    de68:	dc00      	bgt.n	de6c <__aeabi_dsub+0x1ac>
    de6a:	e09a      	b.n	dfa2 <__aeabi_dsub+0x2e2>
    de6c:	2a00      	cmp	r2, #0
    de6e:	d047      	beq.n	df00 <__aeabi_dsub+0x240>
    de70:	4a6c      	ldr	r2, [pc, #432]	; (e024 <__aeabi_dsub+0x364>)
    de72:	4294      	cmp	r4, r2
    de74:	d100      	bne.n	de78 <__aeabi_dsub+0x1b8>
    de76:	e74f      	b.n	dd18 <__aeabi_dsub+0x58>
    de78:	2280      	movs	r2, #128	; 0x80
    de7a:	0412      	lsls	r2, r2, #16
    de7c:	4310      	orrs	r0, r2
    de7e:	4662      	mov	r2, ip
    de80:	2a38      	cmp	r2, #56	; 0x38
    de82:	dc00      	bgt.n	de86 <__aeabi_dsub+0x1c6>
    de84:	e108      	b.n	e098 <__aeabi_dsub+0x3d8>
    de86:	4301      	orrs	r1, r0
    de88:	1e48      	subs	r0, r1, #1
    de8a:	4181      	sbcs	r1, r0
    de8c:	2200      	movs	r2, #0
    de8e:	b2c9      	uxtb	r1, r1
    de90:	1949      	adds	r1, r1, r5
    de92:	19d2      	adds	r2, r2, r7
    de94:	42a9      	cmp	r1, r5
    de96:	41bf      	sbcs	r7, r7
    de98:	000d      	movs	r5, r1
    de9a:	427f      	negs	r7, r7
    de9c:	18bf      	adds	r7, r7, r2
    de9e:	023a      	lsls	r2, r7, #8
    dea0:	d400      	bmi.n	dea4 <__aeabi_dsub+0x1e4>
    dea2:	e142      	b.n	e12a <__aeabi_dsub+0x46a>
    dea4:	4a5f      	ldr	r2, [pc, #380]	; (e024 <__aeabi_dsub+0x364>)
    dea6:	3401      	adds	r4, #1
    dea8:	4294      	cmp	r4, r2
    deaa:	d100      	bne.n	deae <__aeabi_dsub+0x1ee>
    deac:	e14e      	b.n	e14c <__aeabi_dsub+0x48c>
    deae:	2001      	movs	r0, #1
    deb0:	4a5d      	ldr	r2, [pc, #372]	; (e028 <__aeabi_dsub+0x368>)
    deb2:	0869      	lsrs	r1, r5, #1
    deb4:	403a      	ands	r2, r7
    deb6:	4028      	ands	r0, r5
    deb8:	4308      	orrs	r0, r1
    deba:	07d5      	lsls	r5, r2, #31
    debc:	4305      	orrs	r5, r0
    debe:	0857      	lsrs	r7, r2, #1
    dec0:	469a      	mov	sl, r3
    dec2:	e729      	b.n	dd18 <__aeabi_dsub+0x58>
    dec4:	0006      	movs	r6, r0
    dec6:	430e      	orrs	r6, r1
    dec8:	d000      	beq.n	decc <__aeabi_dsub+0x20c>
    deca:	e717      	b.n	dcfc <__aeabi_dsub+0x3c>
    decc:	e714      	b.n	dcf8 <__aeabi_dsub+0x38>
    dece:	0029      	movs	r1, r5
    ded0:	4311      	orrs	r1, r2
    ded2:	d100      	bne.n	ded6 <__aeabi_dsub+0x216>
    ded4:	e1f9      	b.n	e2ca <__aeabi_dsub+0x60a>
    ded6:	2180      	movs	r1, #128	; 0x80
    ded8:	0309      	lsls	r1, r1, #12
    deda:	430a      	orrs	r2, r1
    dedc:	0312      	lsls	r2, r2, #12
    dede:	0b12      	lsrs	r2, r2, #12
    dee0:	e73b      	b.n	dd5a <__aeabi_dsub+0x9a>
    dee2:	2301      	movs	r3, #1
    dee4:	425b      	negs	r3, r3
    dee6:	4698      	mov	r8, r3
    dee8:	44c4      	add	ip, r8
    deea:	4663      	mov	r3, ip
    deec:	2b00      	cmp	r3, #0
    deee:	d172      	bne.n	dfd6 <__aeabi_dsub+0x316>
    def0:	1a69      	subs	r1, r5, r1
    def2:	428d      	cmp	r5, r1
    def4:	419b      	sbcs	r3, r3
    def6:	1a3f      	subs	r7, r7, r0
    def8:	425b      	negs	r3, r3
    defa:	1aff      	subs	r7, r7, r3
    defc:	000d      	movs	r5, r1
    defe:	e768      	b.n	ddd2 <__aeabi_dsub+0x112>
    df00:	0002      	movs	r2, r0
    df02:	430a      	orrs	r2, r1
    df04:	d100      	bne.n	df08 <__aeabi_dsub+0x248>
    df06:	e707      	b.n	dd18 <__aeabi_dsub+0x58>
    df08:	2201      	movs	r2, #1
    df0a:	4252      	negs	r2, r2
    df0c:	4690      	mov	r8, r2
    df0e:	44c4      	add	ip, r8
    df10:	4662      	mov	r2, ip
    df12:	2a00      	cmp	r2, #0
    df14:	d000      	beq.n	df18 <__aeabi_dsub+0x258>
    df16:	e0e6      	b.n	e0e6 <__aeabi_dsub+0x426>
    df18:	1869      	adds	r1, r5, r1
    df1a:	42a9      	cmp	r1, r5
    df1c:	41b6      	sbcs	r6, r6
    df1e:	183f      	adds	r7, r7, r0
    df20:	4276      	negs	r6, r6
    df22:	19f7      	adds	r7, r6, r7
    df24:	000d      	movs	r5, r1
    df26:	e7ba      	b.n	de9e <__aeabi_dsub+0x1de>
    df28:	2e00      	cmp	r6, #0
    df2a:	d000      	beq.n	df2e <__aeabi_dsub+0x26e>
    df2c:	e080      	b.n	e030 <__aeabi_dsub+0x370>
    df2e:	1c62      	adds	r2, r4, #1
    df30:	0552      	lsls	r2, r2, #21
    df32:	0d52      	lsrs	r2, r2, #21
    df34:	2a01      	cmp	r2, #1
    df36:	dc00      	bgt.n	df3a <__aeabi_dsub+0x27a>
    df38:	e0f9      	b.n	e12e <__aeabi_dsub+0x46e>
    df3a:	1a6a      	subs	r2, r5, r1
    df3c:	4691      	mov	r9, r2
    df3e:	454d      	cmp	r5, r9
    df40:	41b6      	sbcs	r6, r6
    df42:	1a3a      	subs	r2, r7, r0
    df44:	4276      	negs	r6, r6
    df46:	1b92      	subs	r2, r2, r6
    df48:	4690      	mov	r8, r2
    df4a:	0212      	lsls	r2, r2, #8
    df4c:	d400      	bmi.n	df50 <__aeabi_dsub+0x290>
    df4e:	e099      	b.n	e084 <__aeabi_dsub+0x3c4>
    df50:	1b4d      	subs	r5, r1, r5
    df52:	42a9      	cmp	r1, r5
    df54:	4189      	sbcs	r1, r1
    df56:	1bc7      	subs	r7, r0, r7
    df58:	4249      	negs	r1, r1
    df5a:	1a7a      	subs	r2, r7, r1
    df5c:	4690      	mov	r8, r2
    df5e:	469a      	mov	sl, r3
    df60:	e73c      	b.n	dddc <__aeabi_dsub+0x11c>
    df62:	4652      	mov	r2, sl
    df64:	2301      	movs	r3, #1
    df66:	2500      	movs	r5, #0
    df68:	4013      	ands	r3, r2
    df6a:	2200      	movs	r2, #0
    df6c:	e6f5      	b.n	dd5a <__aeabi_dsub+0x9a>
    df6e:	0028      	movs	r0, r5
    df70:	f7fd ff2e 	bl	bdd0 <__clzsi2>
    df74:	3020      	adds	r0, #32
    df76:	0003      	movs	r3, r0
    df78:	3b08      	subs	r3, #8
    df7a:	2b1f      	cmp	r3, #31
    df7c:	dc00      	bgt.n	df80 <__aeabi_dsub+0x2c0>
    df7e:	e739      	b.n	ddf4 <__aeabi_dsub+0x134>
    df80:	002a      	movs	r2, r5
    df82:	3828      	subs	r0, #40	; 0x28
    df84:	4082      	lsls	r2, r0
    df86:	2500      	movs	r5, #0
    df88:	429c      	cmp	r4, r3
    df8a:	dc00      	bgt.n	df8e <__aeabi_dsub+0x2ce>
    df8c:	e73e      	b.n	de0c <__aeabi_dsub+0x14c>
    df8e:	4f26      	ldr	r7, [pc, #152]	; (e028 <__aeabi_dsub+0x368>)
    df90:	1ae4      	subs	r4, r4, r3
    df92:	4017      	ands	r7, r2
    df94:	e6c0      	b.n	dd18 <__aeabi_dsub+0x58>
    df96:	4301      	orrs	r1, r0
    df98:	1e48      	subs	r0, r1, #1
    df9a:	4181      	sbcs	r1, r0
    df9c:	2200      	movs	r2, #0
    df9e:	b2c9      	uxtb	r1, r1
    dfa0:	e710      	b.n	ddc4 <__aeabi_dsub+0x104>
    dfa2:	2e00      	cmp	r6, #0
    dfa4:	d000      	beq.n	dfa8 <__aeabi_dsub+0x2e8>
    dfa6:	e0f1      	b.n	e18c <__aeabi_dsub+0x4cc>
    dfa8:	1c62      	adds	r2, r4, #1
    dfaa:	4694      	mov	ip, r2
    dfac:	0552      	lsls	r2, r2, #21
    dfae:	0d52      	lsrs	r2, r2, #21
    dfb0:	2a01      	cmp	r2, #1
    dfb2:	dc00      	bgt.n	dfb6 <__aeabi_dsub+0x2f6>
    dfb4:	e0a0      	b.n	e0f8 <__aeabi_dsub+0x438>
    dfb6:	4a1b      	ldr	r2, [pc, #108]	; (e024 <__aeabi_dsub+0x364>)
    dfb8:	4594      	cmp	ip, r2
    dfba:	d100      	bne.n	dfbe <__aeabi_dsub+0x2fe>
    dfbc:	e0c5      	b.n	e14a <__aeabi_dsub+0x48a>
    dfbe:	1869      	adds	r1, r5, r1
    dfc0:	42a9      	cmp	r1, r5
    dfc2:	4192      	sbcs	r2, r2
    dfc4:	183f      	adds	r7, r7, r0
    dfc6:	4252      	negs	r2, r2
    dfc8:	19d2      	adds	r2, r2, r7
    dfca:	0849      	lsrs	r1, r1, #1
    dfcc:	07d5      	lsls	r5, r2, #31
    dfce:	430d      	orrs	r5, r1
    dfd0:	0857      	lsrs	r7, r2, #1
    dfd2:	4664      	mov	r4, ip
    dfd4:	e6a0      	b.n	dd18 <__aeabi_dsub+0x58>
    dfd6:	4b13      	ldr	r3, [pc, #76]	; (e024 <__aeabi_dsub+0x364>)
    dfd8:	429c      	cmp	r4, r3
    dfda:	d000      	beq.n	dfde <__aeabi_dsub+0x31e>
    dfdc:	e6d9      	b.n	dd92 <__aeabi_dsub+0xd2>
    dfde:	e69b      	b.n	dd18 <__aeabi_dsub+0x58>
    dfe0:	0011      	movs	r1, r2
    dfe2:	3c1f      	subs	r4, #31
    dfe4:	40e1      	lsrs	r1, r4
    dfe6:	000c      	movs	r4, r1
    dfe8:	2b20      	cmp	r3, #32
    dfea:	d100      	bne.n	dfee <__aeabi_dsub+0x32e>
    dfec:	e080      	b.n	e0f0 <__aeabi_dsub+0x430>
    dfee:	2140      	movs	r1, #64	; 0x40
    dff0:	1acb      	subs	r3, r1, r3
    dff2:	409a      	lsls	r2, r3
    dff4:	4315      	orrs	r5, r2
    dff6:	1e6a      	subs	r2, r5, #1
    dff8:	4195      	sbcs	r5, r2
    dffa:	2700      	movs	r7, #0
    dffc:	4325      	orrs	r5, r4
    dffe:	2400      	movs	r4, #0
    e000:	e71f      	b.n	de42 <__aeabi_dsub+0x182>
    e002:	4663      	mov	r3, ip
    e004:	0002      	movs	r2, r0
    e006:	3b20      	subs	r3, #32
    e008:	40da      	lsrs	r2, r3
    e00a:	4663      	mov	r3, ip
    e00c:	2b20      	cmp	r3, #32
    e00e:	d071      	beq.n	e0f4 <__aeabi_dsub+0x434>
    e010:	2340      	movs	r3, #64	; 0x40
    e012:	4666      	mov	r6, ip
    e014:	1b9b      	subs	r3, r3, r6
    e016:	4098      	lsls	r0, r3
    e018:	4301      	orrs	r1, r0
    e01a:	1e48      	subs	r0, r1, #1
    e01c:	4181      	sbcs	r1, r0
    e01e:	4311      	orrs	r1, r2
    e020:	2200      	movs	r2, #0
    e022:	e6cf      	b.n	ddc4 <__aeabi_dsub+0x104>
    e024:	000007ff 	.word	0x000007ff
    e028:	ff7fffff 	.word	0xff7fffff
    e02c:	800fffff 	.word	0x800fffff
    e030:	2c00      	cmp	r4, #0
    e032:	d048      	beq.n	e0c6 <__aeabi_dsub+0x406>
    e034:	4cca      	ldr	r4, [pc, #808]	; (e360 <__aeabi_dsub+0x6a0>)
    e036:	42a2      	cmp	r2, r4
    e038:	d100      	bne.n	e03c <__aeabi_dsub+0x37c>
    e03a:	e0a2      	b.n	e182 <__aeabi_dsub+0x4c2>
    e03c:	4274      	negs	r4, r6
    e03e:	46a1      	mov	r9, r4
    e040:	2480      	movs	r4, #128	; 0x80
    e042:	0424      	lsls	r4, r4, #16
    e044:	4327      	orrs	r7, r4
    e046:	464c      	mov	r4, r9
    e048:	2c38      	cmp	r4, #56	; 0x38
    e04a:	dd00      	ble.n	e04e <__aeabi_dsub+0x38e>
    e04c:	e0db      	b.n	e206 <__aeabi_dsub+0x546>
    e04e:	2c1f      	cmp	r4, #31
    e050:	dd00      	ble.n	e054 <__aeabi_dsub+0x394>
    e052:	e144      	b.n	e2de <__aeabi_dsub+0x61e>
    e054:	464e      	mov	r6, r9
    e056:	2420      	movs	r4, #32
    e058:	1ba4      	subs	r4, r4, r6
    e05a:	003e      	movs	r6, r7
    e05c:	40a6      	lsls	r6, r4
    e05e:	46a2      	mov	sl, r4
    e060:	46b0      	mov	r8, r6
    e062:	464c      	mov	r4, r9
    e064:	002e      	movs	r6, r5
    e066:	40e6      	lsrs	r6, r4
    e068:	46b4      	mov	ip, r6
    e06a:	4646      	mov	r6, r8
    e06c:	4664      	mov	r4, ip
    e06e:	4326      	orrs	r6, r4
    e070:	4654      	mov	r4, sl
    e072:	40a5      	lsls	r5, r4
    e074:	1e6c      	subs	r4, r5, #1
    e076:	41a5      	sbcs	r5, r4
    e078:	0034      	movs	r4, r6
    e07a:	432c      	orrs	r4, r5
    e07c:	464d      	mov	r5, r9
    e07e:	40ef      	lsrs	r7, r5
    e080:	1b0d      	subs	r5, r1, r4
    e082:	e028      	b.n	e0d6 <__aeabi_dsub+0x416>
    e084:	464a      	mov	r2, r9
    e086:	4643      	mov	r3, r8
    e088:	464d      	mov	r5, r9
    e08a:	431a      	orrs	r2, r3
    e08c:	d000      	beq.n	e090 <__aeabi_dsub+0x3d0>
    e08e:	e6a5      	b.n	dddc <__aeabi_dsub+0x11c>
    e090:	2300      	movs	r3, #0
    e092:	2400      	movs	r4, #0
    e094:	2500      	movs	r5, #0
    e096:	e6de      	b.n	de56 <__aeabi_dsub+0x196>
    e098:	2a1f      	cmp	r2, #31
    e09a:	dc5a      	bgt.n	e152 <__aeabi_dsub+0x492>
    e09c:	4666      	mov	r6, ip
    e09e:	2220      	movs	r2, #32
    e0a0:	1b92      	subs	r2, r2, r6
    e0a2:	0006      	movs	r6, r0
    e0a4:	4096      	lsls	r6, r2
    e0a6:	4691      	mov	r9, r2
    e0a8:	46b0      	mov	r8, r6
    e0aa:	4662      	mov	r2, ip
    e0ac:	000e      	movs	r6, r1
    e0ae:	40d6      	lsrs	r6, r2
    e0b0:	4642      	mov	r2, r8
    e0b2:	4316      	orrs	r6, r2
    e0b4:	464a      	mov	r2, r9
    e0b6:	4091      	lsls	r1, r2
    e0b8:	1e4a      	subs	r2, r1, #1
    e0ba:	4191      	sbcs	r1, r2
    e0bc:	0002      	movs	r2, r0
    e0be:	4660      	mov	r0, ip
    e0c0:	4331      	orrs	r1, r6
    e0c2:	40c2      	lsrs	r2, r0
    e0c4:	e6e4      	b.n	de90 <__aeabi_dsub+0x1d0>
    e0c6:	003c      	movs	r4, r7
    e0c8:	432c      	orrs	r4, r5
    e0ca:	d05a      	beq.n	e182 <__aeabi_dsub+0x4c2>
    e0cc:	43f4      	mvns	r4, r6
    e0ce:	46a1      	mov	r9, r4
    e0d0:	2c00      	cmp	r4, #0
    e0d2:	d152      	bne.n	e17a <__aeabi_dsub+0x4ba>
    e0d4:	1b4d      	subs	r5, r1, r5
    e0d6:	42a9      	cmp	r1, r5
    e0d8:	4189      	sbcs	r1, r1
    e0da:	1bc7      	subs	r7, r0, r7
    e0dc:	4249      	negs	r1, r1
    e0de:	1a7f      	subs	r7, r7, r1
    e0e0:	0014      	movs	r4, r2
    e0e2:	469a      	mov	sl, r3
    e0e4:	e675      	b.n	ddd2 <__aeabi_dsub+0x112>
    e0e6:	4a9e      	ldr	r2, [pc, #632]	; (e360 <__aeabi_dsub+0x6a0>)
    e0e8:	4294      	cmp	r4, r2
    e0ea:	d000      	beq.n	e0ee <__aeabi_dsub+0x42e>
    e0ec:	e6c7      	b.n	de7e <__aeabi_dsub+0x1be>
    e0ee:	e613      	b.n	dd18 <__aeabi_dsub+0x58>
    e0f0:	2200      	movs	r2, #0
    e0f2:	e77f      	b.n	dff4 <__aeabi_dsub+0x334>
    e0f4:	2000      	movs	r0, #0
    e0f6:	e78f      	b.n	e018 <__aeabi_dsub+0x358>
    e0f8:	2c00      	cmp	r4, #0
    e0fa:	d000      	beq.n	e0fe <__aeabi_dsub+0x43e>
    e0fc:	e0c8      	b.n	e290 <__aeabi_dsub+0x5d0>
    e0fe:	003b      	movs	r3, r7
    e100:	432b      	orrs	r3, r5
    e102:	d100      	bne.n	e106 <__aeabi_dsub+0x446>
    e104:	e10f      	b.n	e326 <__aeabi_dsub+0x666>
    e106:	0003      	movs	r3, r0
    e108:	430b      	orrs	r3, r1
    e10a:	d100      	bne.n	e10e <__aeabi_dsub+0x44e>
    e10c:	e604      	b.n	dd18 <__aeabi_dsub+0x58>
    e10e:	1869      	adds	r1, r5, r1
    e110:	42a9      	cmp	r1, r5
    e112:	419b      	sbcs	r3, r3
    e114:	183f      	adds	r7, r7, r0
    e116:	425b      	negs	r3, r3
    e118:	19df      	adds	r7, r3, r7
    e11a:	023b      	lsls	r3, r7, #8
    e11c:	d400      	bmi.n	e120 <__aeabi_dsub+0x460>
    e11e:	e11a      	b.n	e356 <__aeabi_dsub+0x696>
    e120:	4b90      	ldr	r3, [pc, #576]	; (e364 <__aeabi_dsub+0x6a4>)
    e122:	000d      	movs	r5, r1
    e124:	401f      	ands	r7, r3
    e126:	4664      	mov	r4, ip
    e128:	e5f6      	b.n	dd18 <__aeabi_dsub+0x58>
    e12a:	469a      	mov	sl, r3
    e12c:	e689      	b.n	de42 <__aeabi_dsub+0x182>
    e12e:	003a      	movs	r2, r7
    e130:	432a      	orrs	r2, r5
    e132:	2c00      	cmp	r4, #0
    e134:	d15c      	bne.n	e1f0 <__aeabi_dsub+0x530>
    e136:	2a00      	cmp	r2, #0
    e138:	d175      	bne.n	e226 <__aeabi_dsub+0x566>
    e13a:	0002      	movs	r2, r0
    e13c:	430a      	orrs	r2, r1
    e13e:	d100      	bne.n	e142 <__aeabi_dsub+0x482>
    e140:	e0ca      	b.n	e2d8 <__aeabi_dsub+0x618>
    e142:	0007      	movs	r7, r0
    e144:	000d      	movs	r5, r1
    e146:	469a      	mov	sl, r3
    e148:	e5e6      	b.n	dd18 <__aeabi_dsub+0x58>
    e14a:	4664      	mov	r4, ip
    e14c:	2200      	movs	r2, #0
    e14e:	2500      	movs	r5, #0
    e150:	e681      	b.n	de56 <__aeabi_dsub+0x196>
    e152:	4662      	mov	r2, ip
    e154:	0006      	movs	r6, r0
    e156:	3a20      	subs	r2, #32
    e158:	40d6      	lsrs	r6, r2
    e15a:	4662      	mov	r2, ip
    e15c:	46b0      	mov	r8, r6
    e15e:	2a20      	cmp	r2, #32
    e160:	d100      	bne.n	e164 <__aeabi_dsub+0x4a4>
    e162:	e0b7      	b.n	e2d4 <__aeabi_dsub+0x614>
    e164:	2240      	movs	r2, #64	; 0x40
    e166:	4666      	mov	r6, ip
    e168:	1b92      	subs	r2, r2, r6
    e16a:	4090      	lsls	r0, r2
    e16c:	4301      	orrs	r1, r0
    e16e:	4642      	mov	r2, r8
    e170:	1e48      	subs	r0, r1, #1
    e172:	4181      	sbcs	r1, r0
    e174:	4311      	orrs	r1, r2
    e176:	2200      	movs	r2, #0
    e178:	e68a      	b.n	de90 <__aeabi_dsub+0x1d0>
    e17a:	4c79      	ldr	r4, [pc, #484]	; (e360 <__aeabi_dsub+0x6a0>)
    e17c:	42a2      	cmp	r2, r4
    e17e:	d000      	beq.n	e182 <__aeabi_dsub+0x4c2>
    e180:	e761      	b.n	e046 <__aeabi_dsub+0x386>
    e182:	0007      	movs	r7, r0
    e184:	000d      	movs	r5, r1
    e186:	0014      	movs	r4, r2
    e188:	469a      	mov	sl, r3
    e18a:	e5c5      	b.n	dd18 <__aeabi_dsub+0x58>
    e18c:	2c00      	cmp	r4, #0
    e18e:	d141      	bne.n	e214 <__aeabi_dsub+0x554>
    e190:	003c      	movs	r4, r7
    e192:	432c      	orrs	r4, r5
    e194:	d078      	beq.n	e288 <__aeabi_dsub+0x5c8>
    e196:	43f4      	mvns	r4, r6
    e198:	46a1      	mov	r9, r4
    e19a:	2c00      	cmp	r4, #0
    e19c:	d020      	beq.n	e1e0 <__aeabi_dsub+0x520>
    e19e:	4c70      	ldr	r4, [pc, #448]	; (e360 <__aeabi_dsub+0x6a0>)
    e1a0:	42a2      	cmp	r2, r4
    e1a2:	d071      	beq.n	e288 <__aeabi_dsub+0x5c8>
    e1a4:	464c      	mov	r4, r9
    e1a6:	2c38      	cmp	r4, #56	; 0x38
    e1a8:	dd00      	ble.n	e1ac <__aeabi_dsub+0x4ec>
    e1aa:	e0b2      	b.n	e312 <__aeabi_dsub+0x652>
    e1ac:	2c1f      	cmp	r4, #31
    e1ae:	dd00      	ble.n	e1b2 <__aeabi_dsub+0x4f2>
    e1b0:	e0bc      	b.n	e32c <__aeabi_dsub+0x66c>
    e1b2:	2620      	movs	r6, #32
    e1b4:	1b34      	subs	r4, r6, r4
    e1b6:	46a2      	mov	sl, r4
    e1b8:	003c      	movs	r4, r7
    e1ba:	4656      	mov	r6, sl
    e1bc:	40b4      	lsls	r4, r6
    e1be:	464e      	mov	r6, r9
    e1c0:	46a0      	mov	r8, r4
    e1c2:	002c      	movs	r4, r5
    e1c4:	40f4      	lsrs	r4, r6
    e1c6:	46a4      	mov	ip, r4
    e1c8:	4644      	mov	r4, r8
    e1ca:	4666      	mov	r6, ip
    e1cc:	4334      	orrs	r4, r6
    e1ce:	46a4      	mov	ip, r4
    e1d0:	4654      	mov	r4, sl
    e1d2:	40a5      	lsls	r5, r4
    e1d4:	4664      	mov	r4, ip
    e1d6:	1e6e      	subs	r6, r5, #1
    e1d8:	41b5      	sbcs	r5, r6
    e1da:	4325      	orrs	r5, r4
    e1dc:	464c      	mov	r4, r9
    e1de:	40e7      	lsrs	r7, r4
    e1e0:	186d      	adds	r5, r5, r1
    e1e2:	428d      	cmp	r5, r1
    e1e4:	4189      	sbcs	r1, r1
    e1e6:	183f      	adds	r7, r7, r0
    e1e8:	4249      	negs	r1, r1
    e1ea:	19cf      	adds	r7, r1, r7
    e1ec:	0014      	movs	r4, r2
    e1ee:	e656      	b.n	de9e <__aeabi_dsub+0x1de>
    e1f0:	2a00      	cmp	r2, #0
    e1f2:	d12f      	bne.n	e254 <__aeabi_dsub+0x594>
    e1f4:	0002      	movs	r2, r0
    e1f6:	430a      	orrs	r2, r1
    e1f8:	d100      	bne.n	e1fc <__aeabi_dsub+0x53c>
    e1fa:	e084      	b.n	e306 <__aeabi_dsub+0x646>
    e1fc:	0007      	movs	r7, r0
    e1fe:	000d      	movs	r5, r1
    e200:	469a      	mov	sl, r3
    e202:	4c57      	ldr	r4, [pc, #348]	; (e360 <__aeabi_dsub+0x6a0>)
    e204:	e588      	b.n	dd18 <__aeabi_dsub+0x58>
    e206:	433d      	orrs	r5, r7
    e208:	1e6f      	subs	r7, r5, #1
    e20a:	41bd      	sbcs	r5, r7
    e20c:	b2ec      	uxtb	r4, r5
    e20e:	2700      	movs	r7, #0
    e210:	1b0d      	subs	r5, r1, r4
    e212:	e760      	b.n	e0d6 <__aeabi_dsub+0x416>
    e214:	4c52      	ldr	r4, [pc, #328]	; (e360 <__aeabi_dsub+0x6a0>)
    e216:	42a2      	cmp	r2, r4
    e218:	d036      	beq.n	e288 <__aeabi_dsub+0x5c8>
    e21a:	4274      	negs	r4, r6
    e21c:	2680      	movs	r6, #128	; 0x80
    e21e:	0436      	lsls	r6, r6, #16
    e220:	46a1      	mov	r9, r4
    e222:	4337      	orrs	r7, r6
    e224:	e7be      	b.n	e1a4 <__aeabi_dsub+0x4e4>
    e226:	0002      	movs	r2, r0
    e228:	430a      	orrs	r2, r1
    e22a:	d100      	bne.n	e22e <__aeabi_dsub+0x56e>
    e22c:	e574      	b.n	dd18 <__aeabi_dsub+0x58>
    e22e:	1a6a      	subs	r2, r5, r1
    e230:	4690      	mov	r8, r2
    e232:	4545      	cmp	r5, r8
    e234:	41b6      	sbcs	r6, r6
    e236:	1a3a      	subs	r2, r7, r0
    e238:	4276      	negs	r6, r6
    e23a:	1b92      	subs	r2, r2, r6
    e23c:	4694      	mov	ip, r2
    e23e:	0212      	lsls	r2, r2, #8
    e240:	d400      	bmi.n	e244 <__aeabi_dsub+0x584>
    e242:	e5f7      	b.n	de34 <__aeabi_dsub+0x174>
    e244:	1b4d      	subs	r5, r1, r5
    e246:	42a9      	cmp	r1, r5
    e248:	4189      	sbcs	r1, r1
    e24a:	1bc7      	subs	r7, r0, r7
    e24c:	4249      	negs	r1, r1
    e24e:	1a7f      	subs	r7, r7, r1
    e250:	469a      	mov	sl, r3
    e252:	e561      	b.n	dd18 <__aeabi_dsub+0x58>
    e254:	0002      	movs	r2, r0
    e256:	430a      	orrs	r2, r1
    e258:	d03a      	beq.n	e2d0 <__aeabi_dsub+0x610>
    e25a:	08ed      	lsrs	r5, r5, #3
    e25c:	077c      	lsls	r4, r7, #29
    e25e:	432c      	orrs	r4, r5
    e260:	2580      	movs	r5, #128	; 0x80
    e262:	08fa      	lsrs	r2, r7, #3
    e264:	032d      	lsls	r5, r5, #12
    e266:	422a      	tst	r2, r5
    e268:	d008      	beq.n	e27c <__aeabi_dsub+0x5bc>
    e26a:	08c7      	lsrs	r7, r0, #3
    e26c:	422f      	tst	r7, r5
    e26e:	d105      	bne.n	e27c <__aeabi_dsub+0x5bc>
    e270:	0745      	lsls	r5, r0, #29
    e272:	002c      	movs	r4, r5
    e274:	003a      	movs	r2, r7
    e276:	469a      	mov	sl, r3
    e278:	08c9      	lsrs	r1, r1, #3
    e27a:	430c      	orrs	r4, r1
    e27c:	0f67      	lsrs	r7, r4, #29
    e27e:	00d2      	lsls	r2, r2, #3
    e280:	00e5      	lsls	r5, r4, #3
    e282:	4317      	orrs	r7, r2
    e284:	4c36      	ldr	r4, [pc, #216]	; (e360 <__aeabi_dsub+0x6a0>)
    e286:	e547      	b.n	dd18 <__aeabi_dsub+0x58>
    e288:	0007      	movs	r7, r0
    e28a:	000d      	movs	r5, r1
    e28c:	0014      	movs	r4, r2
    e28e:	e543      	b.n	dd18 <__aeabi_dsub+0x58>
    e290:	003a      	movs	r2, r7
    e292:	432a      	orrs	r2, r5
    e294:	d043      	beq.n	e31e <__aeabi_dsub+0x65e>
    e296:	0002      	movs	r2, r0
    e298:	430a      	orrs	r2, r1
    e29a:	d019      	beq.n	e2d0 <__aeabi_dsub+0x610>
    e29c:	08ed      	lsrs	r5, r5, #3
    e29e:	077c      	lsls	r4, r7, #29
    e2a0:	432c      	orrs	r4, r5
    e2a2:	2580      	movs	r5, #128	; 0x80
    e2a4:	08fa      	lsrs	r2, r7, #3
    e2a6:	032d      	lsls	r5, r5, #12
    e2a8:	422a      	tst	r2, r5
    e2aa:	d007      	beq.n	e2bc <__aeabi_dsub+0x5fc>
    e2ac:	08c6      	lsrs	r6, r0, #3
    e2ae:	422e      	tst	r6, r5
    e2b0:	d104      	bne.n	e2bc <__aeabi_dsub+0x5fc>
    e2b2:	0747      	lsls	r7, r0, #29
    e2b4:	003c      	movs	r4, r7
    e2b6:	0032      	movs	r2, r6
    e2b8:	08c9      	lsrs	r1, r1, #3
    e2ba:	430c      	orrs	r4, r1
    e2bc:	00d7      	lsls	r7, r2, #3
    e2be:	0f62      	lsrs	r2, r4, #29
    e2c0:	00e5      	lsls	r5, r4, #3
    e2c2:	4317      	orrs	r7, r2
    e2c4:	469a      	mov	sl, r3
    e2c6:	4c26      	ldr	r4, [pc, #152]	; (e360 <__aeabi_dsub+0x6a0>)
    e2c8:	e526      	b.n	dd18 <__aeabi_dsub+0x58>
    e2ca:	2200      	movs	r2, #0
    e2cc:	2500      	movs	r5, #0
    e2ce:	e544      	b.n	dd5a <__aeabi_dsub+0x9a>
    e2d0:	4c23      	ldr	r4, [pc, #140]	; (e360 <__aeabi_dsub+0x6a0>)
    e2d2:	e521      	b.n	dd18 <__aeabi_dsub+0x58>
    e2d4:	2000      	movs	r0, #0
    e2d6:	e749      	b.n	e16c <__aeabi_dsub+0x4ac>
    e2d8:	2300      	movs	r3, #0
    e2da:	2500      	movs	r5, #0
    e2dc:	e5bb      	b.n	de56 <__aeabi_dsub+0x196>
    e2de:	464c      	mov	r4, r9
    e2e0:	003e      	movs	r6, r7
    e2e2:	3c20      	subs	r4, #32
    e2e4:	40e6      	lsrs	r6, r4
    e2e6:	464c      	mov	r4, r9
    e2e8:	46b4      	mov	ip, r6
    e2ea:	2c20      	cmp	r4, #32
    e2ec:	d031      	beq.n	e352 <__aeabi_dsub+0x692>
    e2ee:	2440      	movs	r4, #64	; 0x40
    e2f0:	464e      	mov	r6, r9
    e2f2:	1ba6      	subs	r6, r4, r6
    e2f4:	40b7      	lsls	r7, r6
    e2f6:	433d      	orrs	r5, r7
    e2f8:	1e6c      	subs	r4, r5, #1
    e2fa:	41a5      	sbcs	r5, r4
    e2fc:	4664      	mov	r4, ip
    e2fe:	432c      	orrs	r4, r5
    e300:	2700      	movs	r7, #0
    e302:	1b0d      	subs	r5, r1, r4
    e304:	e6e7      	b.n	e0d6 <__aeabi_dsub+0x416>
    e306:	2280      	movs	r2, #128	; 0x80
    e308:	2300      	movs	r3, #0
    e30a:	0312      	lsls	r2, r2, #12
    e30c:	4c14      	ldr	r4, [pc, #80]	; (e360 <__aeabi_dsub+0x6a0>)
    e30e:	2500      	movs	r5, #0
    e310:	e5a1      	b.n	de56 <__aeabi_dsub+0x196>
    e312:	433d      	orrs	r5, r7
    e314:	1e6f      	subs	r7, r5, #1
    e316:	41bd      	sbcs	r5, r7
    e318:	2700      	movs	r7, #0
    e31a:	b2ed      	uxtb	r5, r5
    e31c:	e760      	b.n	e1e0 <__aeabi_dsub+0x520>
    e31e:	0007      	movs	r7, r0
    e320:	000d      	movs	r5, r1
    e322:	4c0f      	ldr	r4, [pc, #60]	; (e360 <__aeabi_dsub+0x6a0>)
    e324:	e4f8      	b.n	dd18 <__aeabi_dsub+0x58>
    e326:	0007      	movs	r7, r0
    e328:	000d      	movs	r5, r1
    e32a:	e4f5      	b.n	dd18 <__aeabi_dsub+0x58>
    e32c:	464e      	mov	r6, r9
    e32e:	003c      	movs	r4, r7
    e330:	3e20      	subs	r6, #32
    e332:	40f4      	lsrs	r4, r6
    e334:	46a0      	mov	r8, r4
    e336:	464c      	mov	r4, r9
    e338:	2c20      	cmp	r4, #32
    e33a:	d00e      	beq.n	e35a <__aeabi_dsub+0x69a>
    e33c:	2440      	movs	r4, #64	; 0x40
    e33e:	464e      	mov	r6, r9
    e340:	1ba4      	subs	r4, r4, r6
    e342:	40a7      	lsls	r7, r4
    e344:	433d      	orrs	r5, r7
    e346:	1e6f      	subs	r7, r5, #1
    e348:	41bd      	sbcs	r5, r7
    e34a:	4644      	mov	r4, r8
    e34c:	2700      	movs	r7, #0
    e34e:	4325      	orrs	r5, r4
    e350:	e746      	b.n	e1e0 <__aeabi_dsub+0x520>
    e352:	2700      	movs	r7, #0
    e354:	e7cf      	b.n	e2f6 <__aeabi_dsub+0x636>
    e356:	000d      	movs	r5, r1
    e358:	e573      	b.n	de42 <__aeabi_dsub+0x182>
    e35a:	2700      	movs	r7, #0
    e35c:	e7f2      	b.n	e344 <__aeabi_dsub+0x684>
    e35e:	46c0      	nop			; (mov r8, r8)
    e360:	000007ff 	.word	0x000007ff
    e364:	ff7fffff 	.word	0xff7fffff

0000e368 <__aeabi_d2iz>:
    e368:	030b      	lsls	r3, r1, #12
    e36a:	b530      	push	{r4, r5, lr}
    e36c:	4d13      	ldr	r5, [pc, #76]	; (e3bc <__aeabi_d2iz+0x54>)
    e36e:	0b1a      	lsrs	r2, r3, #12
    e370:	004b      	lsls	r3, r1, #1
    e372:	0d5b      	lsrs	r3, r3, #21
    e374:	0fc9      	lsrs	r1, r1, #31
    e376:	2400      	movs	r4, #0
    e378:	42ab      	cmp	r3, r5
    e37a:	dd11      	ble.n	e3a0 <__aeabi_d2iz+0x38>
    e37c:	4c10      	ldr	r4, [pc, #64]	; (e3c0 <__aeabi_d2iz+0x58>)
    e37e:	42a3      	cmp	r3, r4
    e380:	dc10      	bgt.n	e3a4 <__aeabi_d2iz+0x3c>
    e382:	2480      	movs	r4, #128	; 0x80
    e384:	0364      	lsls	r4, r4, #13
    e386:	4322      	orrs	r2, r4
    e388:	4c0e      	ldr	r4, [pc, #56]	; (e3c4 <__aeabi_d2iz+0x5c>)
    e38a:	1ae4      	subs	r4, r4, r3
    e38c:	2c1f      	cmp	r4, #31
    e38e:	dd0c      	ble.n	e3aa <__aeabi_d2iz+0x42>
    e390:	480d      	ldr	r0, [pc, #52]	; (e3c8 <__aeabi_d2iz+0x60>)
    e392:	1ac3      	subs	r3, r0, r3
    e394:	40da      	lsrs	r2, r3
    e396:	0013      	movs	r3, r2
    e398:	425c      	negs	r4, r3
    e39a:	2900      	cmp	r1, #0
    e39c:	d100      	bne.n	e3a0 <__aeabi_d2iz+0x38>
    e39e:	001c      	movs	r4, r3
    e3a0:	0020      	movs	r0, r4
    e3a2:	bd30      	pop	{r4, r5, pc}
    e3a4:	4b09      	ldr	r3, [pc, #36]	; (e3cc <__aeabi_d2iz+0x64>)
    e3a6:	18cc      	adds	r4, r1, r3
    e3a8:	e7fa      	b.n	e3a0 <__aeabi_d2iz+0x38>
    e3aa:	40e0      	lsrs	r0, r4
    e3ac:	4c08      	ldr	r4, [pc, #32]	; (e3d0 <__aeabi_d2iz+0x68>)
    e3ae:	46a4      	mov	ip, r4
    e3b0:	4463      	add	r3, ip
    e3b2:	409a      	lsls	r2, r3
    e3b4:	0013      	movs	r3, r2
    e3b6:	4303      	orrs	r3, r0
    e3b8:	e7ee      	b.n	e398 <__aeabi_d2iz+0x30>
    e3ba:	46c0      	nop			; (mov r8, r8)
    e3bc:	000003fe 	.word	0x000003fe
    e3c0:	0000041d 	.word	0x0000041d
    e3c4:	00000433 	.word	0x00000433
    e3c8:	00000413 	.word	0x00000413
    e3cc:	7fffffff 	.word	0x7fffffff
    e3d0:	fffffbed 	.word	0xfffffbed

0000e3d4 <__aeabi_ui2d>:
    e3d4:	b570      	push	{r4, r5, r6, lr}
    e3d6:	1e05      	subs	r5, r0, #0
    e3d8:	d028      	beq.n	e42c <__aeabi_ui2d+0x58>
    e3da:	f7fd fcf9 	bl	bdd0 <__clzsi2>
    e3de:	4b15      	ldr	r3, [pc, #84]	; (e434 <__aeabi_ui2d+0x60>)
    e3e0:	4a15      	ldr	r2, [pc, #84]	; (e438 <__aeabi_ui2d+0x64>)
    e3e2:	1a1b      	subs	r3, r3, r0
    e3e4:	1ad2      	subs	r2, r2, r3
    e3e6:	2a1f      	cmp	r2, #31
    e3e8:	dd16      	ble.n	e418 <__aeabi_ui2d+0x44>
    e3ea:	002c      	movs	r4, r5
    e3ec:	4a13      	ldr	r2, [pc, #76]	; (e43c <__aeabi_ui2d+0x68>)
    e3ee:	2500      	movs	r5, #0
    e3f0:	1ad2      	subs	r2, r2, r3
    e3f2:	4094      	lsls	r4, r2
    e3f4:	055a      	lsls	r2, r3, #21
    e3f6:	0324      	lsls	r4, r4, #12
    e3f8:	0b24      	lsrs	r4, r4, #12
    e3fa:	0d52      	lsrs	r2, r2, #21
    e3fc:	2100      	movs	r1, #0
    e3fe:	0324      	lsls	r4, r4, #12
    e400:	0d0b      	lsrs	r3, r1, #20
    e402:	0b24      	lsrs	r4, r4, #12
    e404:	051b      	lsls	r3, r3, #20
    e406:	4323      	orrs	r3, r4
    e408:	4c0d      	ldr	r4, [pc, #52]	; (e440 <__aeabi_ui2d+0x6c>)
    e40a:	0512      	lsls	r2, r2, #20
    e40c:	4023      	ands	r3, r4
    e40e:	4313      	orrs	r3, r2
    e410:	005b      	lsls	r3, r3, #1
    e412:	0028      	movs	r0, r5
    e414:	0859      	lsrs	r1, r3, #1
    e416:	bd70      	pop	{r4, r5, r6, pc}
    e418:	210b      	movs	r1, #11
    e41a:	002c      	movs	r4, r5
    e41c:	1a08      	subs	r0, r1, r0
    e41e:	40c4      	lsrs	r4, r0
    e420:	4095      	lsls	r5, r2
    e422:	0324      	lsls	r4, r4, #12
    e424:	055a      	lsls	r2, r3, #21
    e426:	0b24      	lsrs	r4, r4, #12
    e428:	0d52      	lsrs	r2, r2, #21
    e42a:	e7e7      	b.n	e3fc <__aeabi_ui2d+0x28>
    e42c:	2200      	movs	r2, #0
    e42e:	2400      	movs	r4, #0
    e430:	e7e4      	b.n	e3fc <__aeabi_ui2d+0x28>
    e432:	46c0      	nop			; (mov r8, r8)
    e434:	0000041e 	.word	0x0000041e
    e438:	00000433 	.word	0x00000433
    e43c:	00000413 	.word	0x00000413
    e440:	800fffff 	.word	0x800fffff

0000e444 <__libc_init_array>:
    e444:	4b0e      	ldr	r3, [pc, #56]	; (e480 <__libc_init_array+0x3c>)
    e446:	b570      	push	{r4, r5, r6, lr}
    e448:	2500      	movs	r5, #0
    e44a:	001e      	movs	r6, r3
    e44c:	4c0d      	ldr	r4, [pc, #52]	; (e484 <__libc_init_array+0x40>)
    e44e:	1ae4      	subs	r4, r4, r3
    e450:	10a4      	asrs	r4, r4, #2
    e452:	42a5      	cmp	r5, r4
    e454:	d004      	beq.n	e460 <__libc_init_array+0x1c>
    e456:	00ab      	lsls	r3, r5, #2
    e458:	58f3      	ldr	r3, [r6, r3]
    e45a:	4798      	blx	r3
    e45c:	3501      	adds	r5, #1
    e45e:	e7f8      	b.n	e452 <__libc_init_array+0xe>
    e460:	f001 f9e0 	bl	f824 <_init>
    e464:	4b08      	ldr	r3, [pc, #32]	; (e488 <__libc_init_array+0x44>)
    e466:	2500      	movs	r5, #0
    e468:	001e      	movs	r6, r3
    e46a:	4c08      	ldr	r4, [pc, #32]	; (e48c <__libc_init_array+0x48>)
    e46c:	1ae4      	subs	r4, r4, r3
    e46e:	10a4      	asrs	r4, r4, #2
    e470:	42a5      	cmp	r5, r4
    e472:	d004      	beq.n	e47e <__libc_init_array+0x3a>
    e474:	00ab      	lsls	r3, r5, #2
    e476:	58f3      	ldr	r3, [r6, r3]
    e478:	4798      	blx	r3
    e47a:	3501      	adds	r5, #1
    e47c:	e7f8      	b.n	e470 <__libc_init_array+0x2c>
    e47e:	bd70      	pop	{r4, r5, r6, pc}
    e480:	0000f830 	.word	0x0000f830
    e484:	0000f830 	.word	0x0000f830
    e488:	0000f830 	.word	0x0000f830
    e48c:	0000f834 	.word	0x0000f834

0000e490 <memcpy>:
    e490:	2300      	movs	r3, #0
    e492:	b510      	push	{r4, lr}
    e494:	429a      	cmp	r2, r3
    e496:	d003      	beq.n	e4a0 <memcpy+0x10>
    e498:	5ccc      	ldrb	r4, [r1, r3]
    e49a:	54c4      	strb	r4, [r0, r3]
    e49c:	3301      	adds	r3, #1
    e49e:	e7f9      	b.n	e494 <memcpy+0x4>
    e4a0:	bd10      	pop	{r4, pc}

0000e4a2 <memset>:
    e4a2:	0003      	movs	r3, r0
    e4a4:	1882      	adds	r2, r0, r2
    e4a6:	4293      	cmp	r3, r2
    e4a8:	d002      	beq.n	e4b0 <memset+0xe>
    e4aa:	7019      	strb	r1, [r3, #0]
    e4ac:	3301      	adds	r3, #1
    e4ae:	e7fa      	b.n	e4a6 <memset+0x4>
    e4b0:	4770      	bx	lr
	...

0000e4b4 <iprintf>:
    e4b4:	b40f      	push	{r0, r1, r2, r3}
    e4b6:	4b0b      	ldr	r3, [pc, #44]	; (e4e4 <iprintf+0x30>)
    e4b8:	b513      	push	{r0, r1, r4, lr}
    e4ba:	681c      	ldr	r4, [r3, #0]
    e4bc:	2c00      	cmp	r4, #0
    e4be:	d005      	beq.n	e4cc <iprintf+0x18>
    e4c0:	69a3      	ldr	r3, [r4, #24]
    e4c2:	2b00      	cmp	r3, #0
    e4c4:	d102      	bne.n	e4cc <iprintf+0x18>
    e4c6:	0020      	movs	r0, r4
    e4c8:	f000 f96c 	bl	e7a4 <__sinit>
    e4cc:	ab05      	add	r3, sp, #20
    e4ce:	9a04      	ldr	r2, [sp, #16]
    e4d0:	68a1      	ldr	r1, [r4, #8]
    e4d2:	0020      	movs	r0, r4
    e4d4:	9301      	str	r3, [sp, #4]
    e4d6:	f000 fb2b 	bl	eb30 <_vfiprintf_r>
    e4da:	bc16      	pop	{r1, r2, r4}
    e4dc:	bc08      	pop	{r3}
    e4de:	b004      	add	sp, #16
    e4e0:	4718      	bx	r3
    e4e2:	46c0      	nop			; (mov r8, r8)
    e4e4:	20000088 	.word	0x20000088

0000e4e8 <srand>:
    e4e8:	4b10      	ldr	r3, [pc, #64]	; (e52c <srand+0x44>)
    e4ea:	b570      	push	{r4, r5, r6, lr}
    e4ec:	681c      	ldr	r4, [r3, #0]
    e4ee:	0005      	movs	r5, r0
    e4f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    e4f2:	2b00      	cmp	r3, #0
    e4f4:	d115      	bne.n	e522 <srand+0x3a>
    e4f6:	2018      	movs	r0, #24
    e4f8:	f000 fa4c 	bl	e994 <malloc>
    e4fc:	4b0c      	ldr	r3, [pc, #48]	; (e530 <srand+0x48>)
    e4fe:	63a0      	str	r0, [r4, #56]	; 0x38
    e500:	8003      	strh	r3, [r0, #0]
    e502:	4b0c      	ldr	r3, [pc, #48]	; (e534 <srand+0x4c>)
    e504:	2201      	movs	r2, #1
    e506:	8043      	strh	r3, [r0, #2]
    e508:	4b0b      	ldr	r3, [pc, #44]	; (e538 <srand+0x50>)
    e50a:	8083      	strh	r3, [r0, #4]
    e50c:	4b0b      	ldr	r3, [pc, #44]	; (e53c <srand+0x54>)
    e50e:	80c3      	strh	r3, [r0, #6]
    e510:	4b0b      	ldr	r3, [pc, #44]	; (e540 <srand+0x58>)
    e512:	8103      	strh	r3, [r0, #8]
    e514:	2305      	movs	r3, #5
    e516:	8143      	strh	r3, [r0, #10]
    e518:	3306      	adds	r3, #6
    e51a:	8183      	strh	r3, [r0, #12]
    e51c:	2300      	movs	r3, #0
    e51e:	6102      	str	r2, [r0, #16]
    e520:	6143      	str	r3, [r0, #20]
    e522:	2200      	movs	r2, #0
    e524:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    e526:	611d      	str	r5, [r3, #16]
    e528:	615a      	str	r2, [r3, #20]
    e52a:	bd70      	pop	{r4, r5, r6, pc}
    e52c:	20000088 	.word	0x20000088
    e530:	0000330e 	.word	0x0000330e
    e534:	ffffabcd 	.word	0xffffabcd
    e538:	00001234 	.word	0x00001234
    e53c:	ffffe66d 	.word	0xffffe66d
    e540:	ffffdeec 	.word	0xffffdeec

0000e544 <rand>:
    e544:	4b15      	ldr	r3, [pc, #84]	; (e59c <rand+0x58>)
    e546:	b510      	push	{r4, lr}
    e548:	681c      	ldr	r4, [r3, #0]
    e54a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    e54c:	2b00      	cmp	r3, #0
    e54e:	d115      	bne.n	e57c <rand+0x38>
    e550:	2018      	movs	r0, #24
    e552:	f000 fa1f 	bl	e994 <malloc>
    e556:	4b12      	ldr	r3, [pc, #72]	; (e5a0 <rand+0x5c>)
    e558:	63a0      	str	r0, [r4, #56]	; 0x38
    e55a:	8003      	strh	r3, [r0, #0]
    e55c:	4b11      	ldr	r3, [pc, #68]	; (e5a4 <rand+0x60>)
    e55e:	2201      	movs	r2, #1
    e560:	8043      	strh	r3, [r0, #2]
    e562:	4b11      	ldr	r3, [pc, #68]	; (e5a8 <rand+0x64>)
    e564:	8083      	strh	r3, [r0, #4]
    e566:	4b11      	ldr	r3, [pc, #68]	; (e5ac <rand+0x68>)
    e568:	80c3      	strh	r3, [r0, #6]
    e56a:	4b11      	ldr	r3, [pc, #68]	; (e5b0 <rand+0x6c>)
    e56c:	8103      	strh	r3, [r0, #8]
    e56e:	2305      	movs	r3, #5
    e570:	8143      	strh	r3, [r0, #10]
    e572:	3306      	adds	r3, #6
    e574:	8183      	strh	r3, [r0, #12]
    e576:	2300      	movs	r3, #0
    e578:	6102      	str	r2, [r0, #16]
    e57a:	6143      	str	r3, [r0, #20]
    e57c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    e57e:	4a0d      	ldr	r2, [pc, #52]	; (e5b4 <rand+0x70>)
    e580:	6920      	ldr	r0, [r4, #16]
    e582:	6961      	ldr	r1, [r4, #20]
    e584:	4b0c      	ldr	r3, [pc, #48]	; (e5b8 <rand+0x74>)
    e586:	f7fd fc61 	bl	be4c <__aeabi_lmul>
    e58a:	2201      	movs	r2, #1
    e58c:	2300      	movs	r3, #0
    e58e:	1880      	adds	r0, r0, r2
    e590:	4159      	adcs	r1, r3
    e592:	6120      	str	r0, [r4, #16]
    e594:	6161      	str	r1, [r4, #20]
    e596:	0048      	lsls	r0, r1, #1
    e598:	0840      	lsrs	r0, r0, #1
    e59a:	bd10      	pop	{r4, pc}
    e59c:	20000088 	.word	0x20000088
    e5a0:	0000330e 	.word	0x0000330e
    e5a4:	ffffabcd 	.word	0xffffabcd
    e5a8:	00001234 	.word	0x00001234
    e5ac:	ffffe66d 	.word	0xffffe66d
    e5b0:	ffffdeec 	.word	0xffffdeec
    e5b4:	4c957f2d 	.word	0x4c957f2d
    e5b8:	5851f42d 	.word	0x5851f42d

0000e5bc <__sflush_r>:
    e5bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e5be:	898a      	ldrh	r2, [r1, #12]
    e5c0:	0005      	movs	r5, r0
    e5c2:	000c      	movs	r4, r1
    e5c4:	0713      	lsls	r3, r2, #28
    e5c6:	d45a      	bmi.n	e67e <__sflush_r+0xc2>
    e5c8:	684b      	ldr	r3, [r1, #4]
    e5ca:	2b00      	cmp	r3, #0
    e5cc:	dc02      	bgt.n	e5d4 <__sflush_r+0x18>
    e5ce:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    e5d0:	2b00      	cmp	r3, #0
    e5d2:	dd19      	ble.n	e608 <__sflush_r+0x4c>
    e5d4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    e5d6:	2f00      	cmp	r7, #0
    e5d8:	d016      	beq.n	e608 <__sflush_r+0x4c>
    e5da:	2300      	movs	r3, #0
    e5dc:	682e      	ldr	r6, [r5, #0]
    e5de:	602b      	str	r3, [r5, #0]
    e5e0:	2380      	movs	r3, #128	; 0x80
    e5e2:	015b      	lsls	r3, r3, #5
    e5e4:	401a      	ands	r2, r3
    e5e6:	d001      	beq.n	e5ec <__sflush_r+0x30>
    e5e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    e5ea:	e014      	b.n	e616 <__sflush_r+0x5a>
    e5ec:	2301      	movs	r3, #1
    e5ee:	6a21      	ldr	r1, [r4, #32]
    e5f0:	0028      	movs	r0, r5
    e5f2:	47b8      	blx	r7
    e5f4:	1c43      	adds	r3, r0, #1
    e5f6:	d10e      	bne.n	e616 <__sflush_r+0x5a>
    e5f8:	682b      	ldr	r3, [r5, #0]
    e5fa:	2b00      	cmp	r3, #0
    e5fc:	d00b      	beq.n	e616 <__sflush_r+0x5a>
    e5fe:	2b1d      	cmp	r3, #29
    e600:	d001      	beq.n	e606 <__sflush_r+0x4a>
    e602:	2b16      	cmp	r3, #22
    e604:	d102      	bne.n	e60c <__sflush_r+0x50>
    e606:	602e      	str	r6, [r5, #0]
    e608:	2000      	movs	r0, #0
    e60a:	e05a      	b.n	e6c2 <__sflush_r+0x106>
    e60c:	2240      	movs	r2, #64	; 0x40
    e60e:	89a3      	ldrh	r3, [r4, #12]
    e610:	4313      	orrs	r3, r2
    e612:	81a3      	strh	r3, [r4, #12]
    e614:	e055      	b.n	e6c2 <__sflush_r+0x106>
    e616:	89a3      	ldrh	r3, [r4, #12]
    e618:	075b      	lsls	r3, r3, #29
    e61a:	d506      	bpl.n	e62a <__sflush_r+0x6e>
    e61c:	6863      	ldr	r3, [r4, #4]
    e61e:	1ac0      	subs	r0, r0, r3
    e620:	6b63      	ldr	r3, [r4, #52]	; 0x34
    e622:	2b00      	cmp	r3, #0
    e624:	d001      	beq.n	e62a <__sflush_r+0x6e>
    e626:	6c23      	ldr	r3, [r4, #64]	; 0x40
    e628:	1ac0      	subs	r0, r0, r3
    e62a:	2300      	movs	r3, #0
    e62c:	0002      	movs	r2, r0
    e62e:	6a21      	ldr	r1, [r4, #32]
    e630:	0028      	movs	r0, r5
    e632:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    e634:	47b8      	blx	r7
    e636:	89a3      	ldrh	r3, [r4, #12]
    e638:	1c42      	adds	r2, r0, #1
    e63a:	d106      	bne.n	e64a <__sflush_r+0x8e>
    e63c:	6829      	ldr	r1, [r5, #0]
    e63e:	291d      	cmp	r1, #29
    e640:	d83a      	bhi.n	e6b8 <__sflush_r+0xfc>
    e642:	4a20      	ldr	r2, [pc, #128]	; (e6c4 <__sflush_r+0x108>)
    e644:	40ca      	lsrs	r2, r1
    e646:	07d2      	lsls	r2, r2, #31
    e648:	d536      	bpl.n	e6b8 <__sflush_r+0xfc>
    e64a:	2200      	movs	r2, #0
    e64c:	6062      	str	r2, [r4, #4]
    e64e:	6922      	ldr	r2, [r4, #16]
    e650:	6022      	str	r2, [r4, #0]
    e652:	04db      	lsls	r3, r3, #19
    e654:	d505      	bpl.n	e662 <__sflush_r+0xa6>
    e656:	1c43      	adds	r3, r0, #1
    e658:	d102      	bne.n	e660 <__sflush_r+0xa4>
    e65a:	682b      	ldr	r3, [r5, #0]
    e65c:	2b00      	cmp	r3, #0
    e65e:	d100      	bne.n	e662 <__sflush_r+0xa6>
    e660:	6560      	str	r0, [r4, #84]	; 0x54
    e662:	6b61      	ldr	r1, [r4, #52]	; 0x34
    e664:	602e      	str	r6, [r5, #0]
    e666:	2900      	cmp	r1, #0
    e668:	d0ce      	beq.n	e608 <__sflush_r+0x4c>
    e66a:	0023      	movs	r3, r4
    e66c:	3344      	adds	r3, #68	; 0x44
    e66e:	4299      	cmp	r1, r3
    e670:	d002      	beq.n	e678 <__sflush_r+0xbc>
    e672:	0028      	movs	r0, r5
    e674:	f000 f998 	bl	e9a8 <_free_r>
    e678:	2000      	movs	r0, #0
    e67a:	6360      	str	r0, [r4, #52]	; 0x34
    e67c:	e021      	b.n	e6c2 <__sflush_r+0x106>
    e67e:	690f      	ldr	r7, [r1, #16]
    e680:	2f00      	cmp	r7, #0
    e682:	d0c1      	beq.n	e608 <__sflush_r+0x4c>
    e684:	680b      	ldr	r3, [r1, #0]
    e686:	600f      	str	r7, [r1, #0]
    e688:	1bdb      	subs	r3, r3, r7
    e68a:	9301      	str	r3, [sp, #4]
    e68c:	2300      	movs	r3, #0
    e68e:	0792      	lsls	r2, r2, #30
    e690:	d100      	bne.n	e694 <__sflush_r+0xd8>
    e692:	694b      	ldr	r3, [r1, #20]
    e694:	60a3      	str	r3, [r4, #8]
    e696:	e003      	b.n	e6a0 <__sflush_r+0xe4>
    e698:	9b01      	ldr	r3, [sp, #4]
    e69a:	183f      	adds	r7, r7, r0
    e69c:	1a1b      	subs	r3, r3, r0
    e69e:	9301      	str	r3, [sp, #4]
    e6a0:	9b01      	ldr	r3, [sp, #4]
    e6a2:	2b00      	cmp	r3, #0
    e6a4:	ddb0      	ble.n	e608 <__sflush_r+0x4c>
    e6a6:	9b01      	ldr	r3, [sp, #4]
    e6a8:	003a      	movs	r2, r7
    e6aa:	6a21      	ldr	r1, [r4, #32]
    e6ac:	0028      	movs	r0, r5
    e6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    e6b0:	47b0      	blx	r6
    e6b2:	2800      	cmp	r0, #0
    e6b4:	dcf0      	bgt.n	e698 <__sflush_r+0xdc>
    e6b6:	89a3      	ldrh	r3, [r4, #12]
    e6b8:	2240      	movs	r2, #64	; 0x40
    e6ba:	2001      	movs	r0, #1
    e6bc:	4313      	orrs	r3, r2
    e6be:	81a3      	strh	r3, [r4, #12]
    e6c0:	4240      	negs	r0, r0
    e6c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    e6c4:	20400001 	.word	0x20400001

0000e6c8 <_fflush_r>:
    e6c8:	690b      	ldr	r3, [r1, #16]
    e6ca:	b570      	push	{r4, r5, r6, lr}
    e6cc:	0005      	movs	r5, r0
    e6ce:	000c      	movs	r4, r1
    e6d0:	2b00      	cmp	r3, #0
    e6d2:	d101      	bne.n	e6d8 <_fflush_r+0x10>
    e6d4:	2000      	movs	r0, #0
    e6d6:	e01c      	b.n	e712 <_fflush_r+0x4a>
    e6d8:	2800      	cmp	r0, #0
    e6da:	d004      	beq.n	e6e6 <_fflush_r+0x1e>
    e6dc:	6983      	ldr	r3, [r0, #24]
    e6de:	2b00      	cmp	r3, #0
    e6e0:	d101      	bne.n	e6e6 <_fflush_r+0x1e>
    e6e2:	f000 f85f 	bl	e7a4 <__sinit>
    e6e6:	4b0b      	ldr	r3, [pc, #44]	; (e714 <_fflush_r+0x4c>)
    e6e8:	429c      	cmp	r4, r3
    e6ea:	d101      	bne.n	e6f0 <_fflush_r+0x28>
    e6ec:	686c      	ldr	r4, [r5, #4]
    e6ee:	e008      	b.n	e702 <_fflush_r+0x3a>
    e6f0:	4b09      	ldr	r3, [pc, #36]	; (e718 <_fflush_r+0x50>)
    e6f2:	429c      	cmp	r4, r3
    e6f4:	d101      	bne.n	e6fa <_fflush_r+0x32>
    e6f6:	68ac      	ldr	r4, [r5, #8]
    e6f8:	e003      	b.n	e702 <_fflush_r+0x3a>
    e6fa:	4b08      	ldr	r3, [pc, #32]	; (e71c <_fflush_r+0x54>)
    e6fc:	429c      	cmp	r4, r3
    e6fe:	d100      	bne.n	e702 <_fflush_r+0x3a>
    e700:	68ec      	ldr	r4, [r5, #12]
    e702:	220c      	movs	r2, #12
    e704:	5ea3      	ldrsh	r3, [r4, r2]
    e706:	2b00      	cmp	r3, #0
    e708:	d0e4      	beq.n	e6d4 <_fflush_r+0xc>
    e70a:	0021      	movs	r1, r4
    e70c:	0028      	movs	r0, r5
    e70e:	f7ff ff55 	bl	e5bc <__sflush_r>
    e712:	bd70      	pop	{r4, r5, r6, pc}
    e714:	0000f790 	.word	0x0000f790
    e718:	0000f7b0 	.word	0x0000f7b0
    e71c:	0000f7d0 	.word	0x0000f7d0

0000e720 <_cleanup_r>:
    e720:	b510      	push	{r4, lr}
    e722:	4902      	ldr	r1, [pc, #8]	; (e72c <_cleanup_r+0xc>)
    e724:	f000 f8b0 	bl	e888 <_fwalk_reent>
    e728:	bd10      	pop	{r4, pc}
    e72a:	46c0      	nop			; (mov r8, r8)
    e72c:	0000e6c9 	.word	0x0000e6c9

0000e730 <std.isra.0>:
    e730:	2300      	movs	r3, #0
    e732:	b510      	push	{r4, lr}
    e734:	0004      	movs	r4, r0
    e736:	6003      	str	r3, [r0, #0]
    e738:	6043      	str	r3, [r0, #4]
    e73a:	6083      	str	r3, [r0, #8]
    e73c:	8181      	strh	r1, [r0, #12]
    e73e:	6643      	str	r3, [r0, #100]	; 0x64
    e740:	81c2      	strh	r2, [r0, #14]
    e742:	6103      	str	r3, [r0, #16]
    e744:	6143      	str	r3, [r0, #20]
    e746:	6183      	str	r3, [r0, #24]
    e748:	0019      	movs	r1, r3
    e74a:	2208      	movs	r2, #8
    e74c:	305c      	adds	r0, #92	; 0x5c
    e74e:	f7ff fea8 	bl	e4a2 <memset>
    e752:	4b05      	ldr	r3, [pc, #20]	; (e768 <std.isra.0+0x38>)
    e754:	6224      	str	r4, [r4, #32]
    e756:	6263      	str	r3, [r4, #36]	; 0x24
    e758:	4b04      	ldr	r3, [pc, #16]	; (e76c <std.isra.0+0x3c>)
    e75a:	62a3      	str	r3, [r4, #40]	; 0x28
    e75c:	4b04      	ldr	r3, [pc, #16]	; (e770 <std.isra.0+0x40>)
    e75e:	62e3      	str	r3, [r4, #44]	; 0x2c
    e760:	4b04      	ldr	r3, [pc, #16]	; (e774 <std.isra.0+0x44>)
    e762:	6323      	str	r3, [r4, #48]	; 0x30
    e764:	bd10      	pop	{r4, pc}
    e766:	46c0      	nop			; (mov r8, r8)
    e768:	0000f0ad 	.word	0x0000f0ad
    e76c:	0000f0d5 	.word	0x0000f0d5
    e770:	0000f10d 	.word	0x0000f10d
    e774:	0000f139 	.word	0x0000f139

0000e778 <__sfmoreglue>:
    e778:	b570      	push	{r4, r5, r6, lr}
    e77a:	2568      	movs	r5, #104	; 0x68
    e77c:	1e4b      	subs	r3, r1, #1
    e77e:	435d      	muls	r5, r3
    e780:	000e      	movs	r6, r1
    e782:	0029      	movs	r1, r5
    e784:	3174      	adds	r1, #116	; 0x74
    e786:	f000 f955 	bl	ea34 <_malloc_r>
    e78a:	1e04      	subs	r4, r0, #0
    e78c:	d008      	beq.n	e7a0 <__sfmoreglue+0x28>
    e78e:	2100      	movs	r1, #0
    e790:	002a      	movs	r2, r5
    e792:	6001      	str	r1, [r0, #0]
    e794:	6046      	str	r6, [r0, #4]
    e796:	300c      	adds	r0, #12
    e798:	60a0      	str	r0, [r4, #8]
    e79a:	3268      	adds	r2, #104	; 0x68
    e79c:	f7ff fe81 	bl	e4a2 <memset>
    e7a0:	0020      	movs	r0, r4
    e7a2:	bd70      	pop	{r4, r5, r6, pc}

0000e7a4 <__sinit>:
    e7a4:	6983      	ldr	r3, [r0, #24]
    e7a6:	b513      	push	{r0, r1, r4, lr}
    e7a8:	0004      	movs	r4, r0
    e7aa:	2b00      	cmp	r3, #0
    e7ac:	d128      	bne.n	e800 <__sinit+0x5c>
    e7ae:	6483      	str	r3, [r0, #72]	; 0x48
    e7b0:	64c3      	str	r3, [r0, #76]	; 0x4c
    e7b2:	6503      	str	r3, [r0, #80]	; 0x50
    e7b4:	4b13      	ldr	r3, [pc, #76]	; (e804 <__sinit+0x60>)
    e7b6:	4a14      	ldr	r2, [pc, #80]	; (e808 <__sinit+0x64>)
    e7b8:	681b      	ldr	r3, [r3, #0]
    e7ba:	6282      	str	r2, [r0, #40]	; 0x28
    e7bc:	9301      	str	r3, [sp, #4]
    e7be:	4298      	cmp	r0, r3
    e7c0:	d101      	bne.n	e7c6 <__sinit+0x22>
    e7c2:	2301      	movs	r3, #1
    e7c4:	6183      	str	r3, [r0, #24]
    e7c6:	0020      	movs	r0, r4
    e7c8:	f000 f820 	bl	e80c <__sfp>
    e7cc:	6060      	str	r0, [r4, #4]
    e7ce:	0020      	movs	r0, r4
    e7d0:	f000 f81c 	bl	e80c <__sfp>
    e7d4:	60a0      	str	r0, [r4, #8]
    e7d6:	0020      	movs	r0, r4
    e7d8:	f000 f818 	bl	e80c <__sfp>
    e7dc:	2200      	movs	r2, #0
    e7de:	60e0      	str	r0, [r4, #12]
    e7e0:	2104      	movs	r1, #4
    e7e2:	6860      	ldr	r0, [r4, #4]
    e7e4:	f7ff ffa4 	bl	e730 <std.isra.0>
    e7e8:	2201      	movs	r2, #1
    e7ea:	2109      	movs	r1, #9
    e7ec:	68a0      	ldr	r0, [r4, #8]
    e7ee:	f7ff ff9f 	bl	e730 <std.isra.0>
    e7f2:	2202      	movs	r2, #2
    e7f4:	2112      	movs	r1, #18
    e7f6:	68e0      	ldr	r0, [r4, #12]
    e7f8:	f7ff ff9a 	bl	e730 <std.isra.0>
    e7fc:	2301      	movs	r3, #1
    e7fe:	61a3      	str	r3, [r4, #24]
    e800:	bd13      	pop	{r0, r1, r4, pc}
    e802:	46c0      	nop			; (mov r8, r8)
    e804:	0000f78c 	.word	0x0000f78c
    e808:	0000e721 	.word	0x0000e721

0000e80c <__sfp>:
    e80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e80e:	4b1d      	ldr	r3, [pc, #116]	; (e884 <__sfp+0x78>)
    e810:	0006      	movs	r6, r0
    e812:	681d      	ldr	r5, [r3, #0]
    e814:	69ab      	ldr	r3, [r5, #24]
    e816:	2b00      	cmp	r3, #0
    e818:	d102      	bne.n	e820 <__sfp+0x14>
    e81a:	0028      	movs	r0, r5
    e81c:	f7ff ffc2 	bl	e7a4 <__sinit>
    e820:	3548      	adds	r5, #72	; 0x48
    e822:	68ac      	ldr	r4, [r5, #8]
    e824:	686b      	ldr	r3, [r5, #4]
    e826:	3b01      	subs	r3, #1
    e828:	d405      	bmi.n	e836 <__sfp+0x2a>
    e82a:	220c      	movs	r2, #12
    e82c:	5ea7      	ldrsh	r7, [r4, r2]
    e82e:	2f00      	cmp	r7, #0
    e830:	d010      	beq.n	e854 <__sfp+0x48>
    e832:	3468      	adds	r4, #104	; 0x68
    e834:	e7f7      	b.n	e826 <__sfp+0x1a>
    e836:	682b      	ldr	r3, [r5, #0]
    e838:	2b00      	cmp	r3, #0
    e83a:	d001      	beq.n	e840 <__sfp+0x34>
    e83c:	682d      	ldr	r5, [r5, #0]
    e83e:	e7f0      	b.n	e822 <__sfp+0x16>
    e840:	2104      	movs	r1, #4
    e842:	0030      	movs	r0, r6
    e844:	f7ff ff98 	bl	e778 <__sfmoreglue>
    e848:	6028      	str	r0, [r5, #0]
    e84a:	2800      	cmp	r0, #0
    e84c:	d1f6      	bne.n	e83c <__sfp+0x30>
    e84e:	230c      	movs	r3, #12
    e850:	6033      	str	r3, [r6, #0]
    e852:	e016      	b.n	e882 <__sfp+0x76>
    e854:	2301      	movs	r3, #1
    e856:	0020      	movs	r0, r4
    e858:	425b      	negs	r3, r3
    e85a:	81e3      	strh	r3, [r4, #14]
    e85c:	3302      	adds	r3, #2
    e85e:	81a3      	strh	r3, [r4, #12]
    e860:	6667      	str	r7, [r4, #100]	; 0x64
    e862:	6027      	str	r7, [r4, #0]
    e864:	60a7      	str	r7, [r4, #8]
    e866:	6067      	str	r7, [r4, #4]
    e868:	6127      	str	r7, [r4, #16]
    e86a:	6167      	str	r7, [r4, #20]
    e86c:	61a7      	str	r7, [r4, #24]
    e86e:	305c      	adds	r0, #92	; 0x5c
    e870:	2208      	movs	r2, #8
    e872:	0039      	movs	r1, r7
    e874:	f7ff fe15 	bl	e4a2 <memset>
    e878:	0020      	movs	r0, r4
    e87a:	6367      	str	r7, [r4, #52]	; 0x34
    e87c:	63a7      	str	r7, [r4, #56]	; 0x38
    e87e:	64a7      	str	r7, [r4, #72]	; 0x48
    e880:	64e7      	str	r7, [r4, #76]	; 0x4c
    e882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e884:	0000f78c 	.word	0x0000f78c

0000e888 <_fwalk_reent>:
    e888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e88a:	0004      	movs	r4, r0
    e88c:	0007      	movs	r7, r0
    e88e:	2600      	movs	r6, #0
    e890:	9101      	str	r1, [sp, #4]
    e892:	3448      	adds	r4, #72	; 0x48
    e894:	2c00      	cmp	r4, #0
    e896:	d016      	beq.n	e8c6 <_fwalk_reent+0x3e>
    e898:	6863      	ldr	r3, [r4, #4]
    e89a:	68a5      	ldr	r5, [r4, #8]
    e89c:	9300      	str	r3, [sp, #0]
    e89e:	9b00      	ldr	r3, [sp, #0]
    e8a0:	3b01      	subs	r3, #1
    e8a2:	9300      	str	r3, [sp, #0]
    e8a4:	d40d      	bmi.n	e8c2 <_fwalk_reent+0x3a>
    e8a6:	89ab      	ldrh	r3, [r5, #12]
    e8a8:	2b01      	cmp	r3, #1
    e8aa:	d908      	bls.n	e8be <_fwalk_reent+0x36>
    e8ac:	220e      	movs	r2, #14
    e8ae:	5eab      	ldrsh	r3, [r5, r2]
    e8b0:	3301      	adds	r3, #1
    e8b2:	d004      	beq.n	e8be <_fwalk_reent+0x36>
    e8b4:	0029      	movs	r1, r5
    e8b6:	0038      	movs	r0, r7
    e8b8:	9b01      	ldr	r3, [sp, #4]
    e8ba:	4798      	blx	r3
    e8bc:	4306      	orrs	r6, r0
    e8be:	3568      	adds	r5, #104	; 0x68
    e8c0:	e7ed      	b.n	e89e <_fwalk_reent+0x16>
    e8c2:	6824      	ldr	r4, [r4, #0]
    e8c4:	e7e6      	b.n	e894 <_fwalk_reent+0xc>
    e8c6:	0030      	movs	r0, r6
    e8c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000e8cc <__swhatbuf_r>:
    e8cc:	b570      	push	{r4, r5, r6, lr}
    e8ce:	000e      	movs	r6, r1
    e8d0:	001d      	movs	r5, r3
    e8d2:	230e      	movs	r3, #14
    e8d4:	5ec9      	ldrsh	r1, [r1, r3]
    e8d6:	b090      	sub	sp, #64	; 0x40
    e8d8:	0014      	movs	r4, r2
    e8da:	2900      	cmp	r1, #0
    e8dc:	da06      	bge.n	e8ec <__swhatbuf_r+0x20>
    e8de:	2300      	movs	r3, #0
    e8e0:	602b      	str	r3, [r5, #0]
    e8e2:	89b3      	ldrh	r3, [r6, #12]
    e8e4:	061b      	lsls	r3, r3, #24
    e8e6:	d50f      	bpl.n	e908 <__swhatbuf_r+0x3c>
    e8e8:	2340      	movs	r3, #64	; 0x40
    e8ea:	e00f      	b.n	e90c <__swhatbuf_r+0x40>
    e8ec:	aa01      	add	r2, sp, #4
    e8ee:	f000 fd1d 	bl	f32c <_fstat_r>
    e8f2:	2800      	cmp	r0, #0
    e8f4:	dbf3      	blt.n	e8de <__swhatbuf_r+0x12>
    e8f6:	23f0      	movs	r3, #240	; 0xf0
    e8f8:	9a02      	ldr	r2, [sp, #8]
    e8fa:	021b      	lsls	r3, r3, #8
    e8fc:	4013      	ands	r3, r2
    e8fe:	4a05      	ldr	r2, [pc, #20]	; (e914 <__swhatbuf_r+0x48>)
    e900:	189b      	adds	r3, r3, r2
    e902:	425a      	negs	r2, r3
    e904:	4153      	adcs	r3, r2
    e906:	602b      	str	r3, [r5, #0]
    e908:	2380      	movs	r3, #128	; 0x80
    e90a:	00db      	lsls	r3, r3, #3
    e90c:	2000      	movs	r0, #0
    e90e:	6023      	str	r3, [r4, #0]
    e910:	b010      	add	sp, #64	; 0x40
    e912:	bd70      	pop	{r4, r5, r6, pc}
    e914:	ffffe000 	.word	0xffffe000

0000e918 <__smakebuf_r>:
    e918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e91a:	2602      	movs	r6, #2
    e91c:	898b      	ldrh	r3, [r1, #12]
    e91e:	0005      	movs	r5, r0
    e920:	000c      	movs	r4, r1
    e922:	4233      	tst	r3, r6
    e924:	d110      	bne.n	e948 <__smakebuf_r+0x30>
    e926:	ab01      	add	r3, sp, #4
    e928:	466a      	mov	r2, sp
    e92a:	f7ff ffcf 	bl	e8cc <__swhatbuf_r>
    e92e:	9900      	ldr	r1, [sp, #0]
    e930:	0007      	movs	r7, r0
    e932:	0028      	movs	r0, r5
    e934:	f000 f87e 	bl	ea34 <_malloc_r>
    e938:	2800      	cmp	r0, #0
    e93a:	d10c      	bne.n	e956 <__smakebuf_r+0x3e>
    e93c:	220c      	movs	r2, #12
    e93e:	5ea3      	ldrsh	r3, [r4, r2]
    e940:	059a      	lsls	r2, r3, #22
    e942:	d423      	bmi.n	e98c <__smakebuf_r+0x74>
    e944:	4333      	orrs	r3, r6
    e946:	81a3      	strh	r3, [r4, #12]
    e948:	0023      	movs	r3, r4
    e94a:	3347      	adds	r3, #71	; 0x47
    e94c:	6023      	str	r3, [r4, #0]
    e94e:	6123      	str	r3, [r4, #16]
    e950:	2301      	movs	r3, #1
    e952:	6163      	str	r3, [r4, #20]
    e954:	e01a      	b.n	e98c <__smakebuf_r+0x74>
    e956:	2280      	movs	r2, #128	; 0x80
    e958:	4b0d      	ldr	r3, [pc, #52]	; (e990 <__smakebuf_r+0x78>)
    e95a:	62ab      	str	r3, [r5, #40]	; 0x28
    e95c:	89a3      	ldrh	r3, [r4, #12]
    e95e:	6020      	str	r0, [r4, #0]
    e960:	4313      	orrs	r3, r2
    e962:	81a3      	strh	r3, [r4, #12]
    e964:	9b00      	ldr	r3, [sp, #0]
    e966:	6120      	str	r0, [r4, #16]
    e968:	6163      	str	r3, [r4, #20]
    e96a:	9b01      	ldr	r3, [sp, #4]
    e96c:	2b00      	cmp	r3, #0
    e96e:	d00a      	beq.n	e986 <__smakebuf_r+0x6e>
    e970:	230e      	movs	r3, #14
    e972:	5ee1      	ldrsh	r1, [r4, r3]
    e974:	0028      	movs	r0, r5
    e976:	f000 fceb 	bl	f350 <_isatty_r>
    e97a:	2800      	cmp	r0, #0
    e97c:	d003      	beq.n	e986 <__smakebuf_r+0x6e>
    e97e:	2201      	movs	r2, #1
    e980:	89a3      	ldrh	r3, [r4, #12]
    e982:	4313      	orrs	r3, r2
    e984:	81a3      	strh	r3, [r4, #12]
    e986:	89a3      	ldrh	r3, [r4, #12]
    e988:	431f      	orrs	r7, r3
    e98a:	81a7      	strh	r7, [r4, #12]
    e98c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    e98e:	46c0      	nop			; (mov r8, r8)
    e990:	0000e721 	.word	0x0000e721

0000e994 <malloc>:
    e994:	b510      	push	{r4, lr}
    e996:	4b03      	ldr	r3, [pc, #12]	; (e9a4 <malloc+0x10>)
    e998:	0001      	movs	r1, r0
    e99a:	6818      	ldr	r0, [r3, #0]
    e99c:	f000 f84a 	bl	ea34 <_malloc_r>
    e9a0:	bd10      	pop	{r4, pc}
    e9a2:	46c0      	nop			; (mov r8, r8)
    e9a4:	20000088 	.word	0x20000088

0000e9a8 <_free_r>:
    e9a8:	b530      	push	{r4, r5, lr}
    e9aa:	2900      	cmp	r1, #0
    e9ac:	d03e      	beq.n	ea2c <_free_r+0x84>
    e9ae:	3904      	subs	r1, #4
    e9b0:	680b      	ldr	r3, [r1, #0]
    e9b2:	2b00      	cmp	r3, #0
    e9b4:	da00      	bge.n	e9b8 <_free_r+0x10>
    e9b6:	18c9      	adds	r1, r1, r3
    e9b8:	4a1d      	ldr	r2, [pc, #116]	; (ea30 <_free_r+0x88>)
    e9ba:	6813      	ldr	r3, [r2, #0]
    e9bc:	0014      	movs	r4, r2
    e9be:	2b00      	cmp	r3, #0
    e9c0:	d102      	bne.n	e9c8 <_free_r+0x20>
    e9c2:	604b      	str	r3, [r1, #4]
    e9c4:	6011      	str	r1, [r2, #0]
    e9c6:	e031      	b.n	ea2c <_free_r+0x84>
    e9c8:	428b      	cmp	r3, r1
    e9ca:	d90d      	bls.n	e9e8 <_free_r+0x40>
    e9cc:	680a      	ldr	r2, [r1, #0]
    e9ce:	1888      	adds	r0, r1, r2
    e9d0:	4283      	cmp	r3, r0
    e9d2:	d103      	bne.n	e9dc <_free_r+0x34>
    e9d4:	6818      	ldr	r0, [r3, #0]
    e9d6:	685b      	ldr	r3, [r3, #4]
    e9d8:	1882      	adds	r2, r0, r2
    e9da:	600a      	str	r2, [r1, #0]
    e9dc:	604b      	str	r3, [r1, #4]
    e9de:	6021      	str	r1, [r4, #0]
    e9e0:	e024      	b.n	ea2c <_free_r+0x84>
    e9e2:	428a      	cmp	r2, r1
    e9e4:	d803      	bhi.n	e9ee <_free_r+0x46>
    e9e6:	0013      	movs	r3, r2
    e9e8:	685a      	ldr	r2, [r3, #4]
    e9ea:	2a00      	cmp	r2, #0
    e9ec:	d1f9      	bne.n	e9e2 <_free_r+0x3a>
    e9ee:	681d      	ldr	r5, [r3, #0]
    e9f0:	195c      	adds	r4, r3, r5
    e9f2:	428c      	cmp	r4, r1
    e9f4:	d10b      	bne.n	ea0e <_free_r+0x66>
    e9f6:	6809      	ldr	r1, [r1, #0]
    e9f8:	1869      	adds	r1, r5, r1
    e9fa:	1858      	adds	r0, r3, r1
    e9fc:	6019      	str	r1, [r3, #0]
    e9fe:	4282      	cmp	r2, r0
    ea00:	d114      	bne.n	ea2c <_free_r+0x84>
    ea02:	6810      	ldr	r0, [r2, #0]
    ea04:	6852      	ldr	r2, [r2, #4]
    ea06:	1841      	adds	r1, r0, r1
    ea08:	6019      	str	r1, [r3, #0]
    ea0a:	605a      	str	r2, [r3, #4]
    ea0c:	e00e      	b.n	ea2c <_free_r+0x84>
    ea0e:	428c      	cmp	r4, r1
    ea10:	d902      	bls.n	ea18 <_free_r+0x70>
    ea12:	230c      	movs	r3, #12
    ea14:	6003      	str	r3, [r0, #0]
    ea16:	e009      	b.n	ea2c <_free_r+0x84>
    ea18:	6808      	ldr	r0, [r1, #0]
    ea1a:	180c      	adds	r4, r1, r0
    ea1c:	42a2      	cmp	r2, r4
    ea1e:	d103      	bne.n	ea28 <_free_r+0x80>
    ea20:	6814      	ldr	r4, [r2, #0]
    ea22:	6852      	ldr	r2, [r2, #4]
    ea24:	1820      	adds	r0, r4, r0
    ea26:	6008      	str	r0, [r1, #0]
    ea28:	604a      	str	r2, [r1, #4]
    ea2a:	6059      	str	r1, [r3, #4]
    ea2c:	bd30      	pop	{r4, r5, pc}
    ea2e:	46c0      	nop			; (mov r8, r8)
    ea30:	20000d9c 	.word	0x20000d9c

0000ea34 <_malloc_r>:
    ea34:	2303      	movs	r3, #3
    ea36:	b570      	push	{r4, r5, r6, lr}
    ea38:	1ccd      	adds	r5, r1, #3
    ea3a:	439d      	bics	r5, r3
    ea3c:	3508      	adds	r5, #8
    ea3e:	0006      	movs	r6, r0
    ea40:	2d0c      	cmp	r5, #12
    ea42:	d201      	bcs.n	ea48 <_malloc_r+0x14>
    ea44:	250c      	movs	r5, #12
    ea46:	e005      	b.n	ea54 <_malloc_r+0x20>
    ea48:	2d00      	cmp	r5, #0
    ea4a:	da03      	bge.n	ea54 <_malloc_r+0x20>
    ea4c:	230c      	movs	r3, #12
    ea4e:	2000      	movs	r0, #0
    ea50:	6033      	str	r3, [r6, #0]
    ea52:	e040      	b.n	ead6 <_malloc_r+0xa2>
    ea54:	42a9      	cmp	r1, r5
    ea56:	d8f9      	bhi.n	ea4c <_malloc_r+0x18>
    ea58:	4b1f      	ldr	r3, [pc, #124]	; (ead8 <_malloc_r+0xa4>)
    ea5a:	681c      	ldr	r4, [r3, #0]
    ea5c:	001a      	movs	r2, r3
    ea5e:	0021      	movs	r1, r4
    ea60:	2900      	cmp	r1, #0
    ea62:	d013      	beq.n	ea8c <_malloc_r+0x58>
    ea64:	680b      	ldr	r3, [r1, #0]
    ea66:	1b5b      	subs	r3, r3, r5
    ea68:	d40d      	bmi.n	ea86 <_malloc_r+0x52>
    ea6a:	2b0b      	cmp	r3, #11
    ea6c:	d902      	bls.n	ea74 <_malloc_r+0x40>
    ea6e:	600b      	str	r3, [r1, #0]
    ea70:	18cc      	adds	r4, r1, r3
    ea72:	e01e      	b.n	eab2 <_malloc_r+0x7e>
    ea74:	428c      	cmp	r4, r1
    ea76:	d102      	bne.n	ea7e <_malloc_r+0x4a>
    ea78:	6863      	ldr	r3, [r4, #4]
    ea7a:	6013      	str	r3, [r2, #0]
    ea7c:	e01a      	b.n	eab4 <_malloc_r+0x80>
    ea7e:	684b      	ldr	r3, [r1, #4]
    ea80:	6063      	str	r3, [r4, #4]
    ea82:	000c      	movs	r4, r1
    ea84:	e016      	b.n	eab4 <_malloc_r+0x80>
    ea86:	000c      	movs	r4, r1
    ea88:	6849      	ldr	r1, [r1, #4]
    ea8a:	e7e9      	b.n	ea60 <_malloc_r+0x2c>
    ea8c:	4c13      	ldr	r4, [pc, #76]	; (eadc <_malloc_r+0xa8>)
    ea8e:	6823      	ldr	r3, [r4, #0]
    ea90:	2b00      	cmp	r3, #0
    ea92:	d103      	bne.n	ea9c <_malloc_r+0x68>
    ea94:	0030      	movs	r0, r6
    ea96:	f000 faf7 	bl	f088 <_sbrk_r>
    ea9a:	6020      	str	r0, [r4, #0]
    ea9c:	0029      	movs	r1, r5
    ea9e:	0030      	movs	r0, r6
    eaa0:	f000 faf2 	bl	f088 <_sbrk_r>
    eaa4:	1c43      	adds	r3, r0, #1
    eaa6:	d0d1      	beq.n	ea4c <_malloc_r+0x18>
    eaa8:	2303      	movs	r3, #3
    eaaa:	1cc4      	adds	r4, r0, #3
    eaac:	439c      	bics	r4, r3
    eaae:	42a0      	cmp	r0, r4
    eab0:	d10a      	bne.n	eac8 <_malloc_r+0x94>
    eab2:	6025      	str	r5, [r4, #0]
    eab4:	0020      	movs	r0, r4
    eab6:	2207      	movs	r2, #7
    eab8:	300b      	adds	r0, #11
    eaba:	1d23      	adds	r3, r4, #4
    eabc:	4390      	bics	r0, r2
    eabe:	1ac3      	subs	r3, r0, r3
    eac0:	d009      	beq.n	ead6 <_malloc_r+0xa2>
    eac2:	425a      	negs	r2, r3
    eac4:	50e2      	str	r2, [r4, r3]
    eac6:	e006      	b.n	ead6 <_malloc_r+0xa2>
    eac8:	1a21      	subs	r1, r4, r0
    eaca:	0030      	movs	r0, r6
    eacc:	f000 fadc 	bl	f088 <_sbrk_r>
    ead0:	1c43      	adds	r3, r0, #1
    ead2:	d1ee      	bne.n	eab2 <_malloc_r+0x7e>
    ead4:	e7ba      	b.n	ea4c <_malloc_r+0x18>
    ead6:	bd70      	pop	{r4, r5, r6, pc}
    ead8:	20000d9c 	.word	0x20000d9c
    eadc:	20000d98 	.word	0x20000d98

0000eae0 <__sfputc_r>:
    eae0:	6893      	ldr	r3, [r2, #8]
    eae2:	b510      	push	{r4, lr}
    eae4:	3b01      	subs	r3, #1
    eae6:	6093      	str	r3, [r2, #8]
    eae8:	2b00      	cmp	r3, #0
    eaea:	da05      	bge.n	eaf8 <__sfputc_r+0x18>
    eaec:	6994      	ldr	r4, [r2, #24]
    eaee:	42a3      	cmp	r3, r4
    eaf0:	db08      	blt.n	eb04 <__sfputc_r+0x24>
    eaf2:	b2cb      	uxtb	r3, r1
    eaf4:	2b0a      	cmp	r3, #10
    eaf6:	d005      	beq.n	eb04 <__sfputc_r+0x24>
    eaf8:	6813      	ldr	r3, [r2, #0]
    eafa:	1c58      	adds	r0, r3, #1
    eafc:	6010      	str	r0, [r2, #0]
    eafe:	7019      	strb	r1, [r3, #0]
    eb00:	b2c8      	uxtb	r0, r1
    eb02:	e001      	b.n	eb08 <__sfputc_r+0x28>
    eb04:	f000 fb1e 	bl	f144 <__swbuf_r>
    eb08:	bd10      	pop	{r4, pc}

0000eb0a <__sfputs_r>:
    eb0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    eb0c:	0006      	movs	r6, r0
    eb0e:	000f      	movs	r7, r1
    eb10:	0014      	movs	r4, r2
    eb12:	18d5      	adds	r5, r2, r3
    eb14:	42ac      	cmp	r4, r5
    eb16:	d008      	beq.n	eb2a <__sfputs_r+0x20>
    eb18:	7821      	ldrb	r1, [r4, #0]
    eb1a:	003a      	movs	r2, r7
    eb1c:	0030      	movs	r0, r6
    eb1e:	f7ff ffdf 	bl	eae0 <__sfputc_r>
    eb22:	3401      	adds	r4, #1
    eb24:	1c43      	adds	r3, r0, #1
    eb26:	d1f5      	bne.n	eb14 <__sfputs_r+0xa>
    eb28:	e000      	b.n	eb2c <__sfputs_r+0x22>
    eb2a:	2000      	movs	r0, #0
    eb2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000eb30 <_vfiprintf_r>:
    eb30:	b5f0      	push	{r4, r5, r6, r7, lr}
    eb32:	b09f      	sub	sp, #124	; 0x7c
    eb34:	0006      	movs	r6, r0
    eb36:	000f      	movs	r7, r1
    eb38:	9202      	str	r2, [sp, #8]
    eb3a:	9305      	str	r3, [sp, #20]
    eb3c:	2800      	cmp	r0, #0
    eb3e:	d004      	beq.n	eb4a <_vfiprintf_r+0x1a>
    eb40:	6983      	ldr	r3, [r0, #24]
    eb42:	2b00      	cmp	r3, #0
    eb44:	d101      	bne.n	eb4a <_vfiprintf_r+0x1a>
    eb46:	f7ff fe2d 	bl	e7a4 <__sinit>
    eb4a:	4b7f      	ldr	r3, [pc, #508]	; (ed48 <_vfiprintf_r+0x218>)
    eb4c:	429f      	cmp	r7, r3
    eb4e:	d101      	bne.n	eb54 <_vfiprintf_r+0x24>
    eb50:	6877      	ldr	r7, [r6, #4]
    eb52:	e008      	b.n	eb66 <_vfiprintf_r+0x36>
    eb54:	4b7d      	ldr	r3, [pc, #500]	; (ed4c <_vfiprintf_r+0x21c>)
    eb56:	429f      	cmp	r7, r3
    eb58:	d101      	bne.n	eb5e <_vfiprintf_r+0x2e>
    eb5a:	68b7      	ldr	r7, [r6, #8]
    eb5c:	e003      	b.n	eb66 <_vfiprintf_r+0x36>
    eb5e:	4b7c      	ldr	r3, [pc, #496]	; (ed50 <_vfiprintf_r+0x220>)
    eb60:	429f      	cmp	r7, r3
    eb62:	d100      	bne.n	eb66 <_vfiprintf_r+0x36>
    eb64:	68f7      	ldr	r7, [r6, #12]
    eb66:	89bb      	ldrh	r3, [r7, #12]
    eb68:	071b      	lsls	r3, r3, #28
    eb6a:	d50a      	bpl.n	eb82 <_vfiprintf_r+0x52>
    eb6c:	693b      	ldr	r3, [r7, #16]
    eb6e:	2b00      	cmp	r3, #0
    eb70:	d007      	beq.n	eb82 <_vfiprintf_r+0x52>
    eb72:	2300      	movs	r3, #0
    eb74:	ad06      	add	r5, sp, #24
    eb76:	616b      	str	r3, [r5, #20]
    eb78:	3320      	adds	r3, #32
    eb7a:	766b      	strb	r3, [r5, #25]
    eb7c:	3310      	adds	r3, #16
    eb7e:	76ab      	strb	r3, [r5, #26]
    eb80:	e03d      	b.n	ebfe <_vfiprintf_r+0xce>
    eb82:	0039      	movs	r1, r7
    eb84:	0030      	movs	r0, r6
    eb86:	f000 fb49 	bl	f21c <__swsetup_r>
    eb8a:	2800      	cmp	r0, #0
    eb8c:	d0f1      	beq.n	eb72 <_vfiprintf_r+0x42>
    eb8e:	2001      	movs	r0, #1
    eb90:	4240      	negs	r0, r0
    eb92:	e0d6      	b.n	ed42 <_vfiprintf_r+0x212>
    eb94:	9a05      	ldr	r2, [sp, #20]
    eb96:	1d11      	adds	r1, r2, #4
    eb98:	6812      	ldr	r2, [r2, #0]
    eb9a:	9105      	str	r1, [sp, #20]
    eb9c:	2a00      	cmp	r2, #0
    eb9e:	da00      	bge.n	eba2 <_vfiprintf_r+0x72>
    eba0:	e07f      	b.n	eca2 <_vfiprintf_r+0x172>
    eba2:	9209      	str	r2, [sp, #36]	; 0x24
    eba4:	3401      	adds	r4, #1
    eba6:	7823      	ldrb	r3, [r4, #0]
    eba8:	2b2e      	cmp	r3, #46	; 0x2e
    ebaa:	d100      	bne.n	ebae <_vfiprintf_r+0x7e>
    ebac:	e08d      	b.n	ecca <_vfiprintf_r+0x19a>
    ebae:	7821      	ldrb	r1, [r4, #0]
    ebb0:	2203      	movs	r2, #3
    ebb2:	4868      	ldr	r0, [pc, #416]	; (ed54 <_vfiprintf_r+0x224>)
    ebb4:	f000 fbf2 	bl	f39c <memchr>
    ebb8:	2800      	cmp	r0, #0
    ebba:	d007      	beq.n	ebcc <_vfiprintf_r+0x9c>
    ebbc:	4b65      	ldr	r3, [pc, #404]	; (ed54 <_vfiprintf_r+0x224>)
    ebbe:	682a      	ldr	r2, [r5, #0]
    ebc0:	1ac0      	subs	r0, r0, r3
    ebc2:	2340      	movs	r3, #64	; 0x40
    ebc4:	4083      	lsls	r3, r0
    ebc6:	4313      	orrs	r3, r2
    ebc8:	602b      	str	r3, [r5, #0]
    ebca:	3401      	adds	r4, #1
    ebcc:	7821      	ldrb	r1, [r4, #0]
    ebce:	1c63      	adds	r3, r4, #1
    ebd0:	2206      	movs	r2, #6
    ebd2:	4861      	ldr	r0, [pc, #388]	; (ed58 <_vfiprintf_r+0x228>)
    ebd4:	9302      	str	r3, [sp, #8]
    ebd6:	7629      	strb	r1, [r5, #24]
    ebd8:	f000 fbe0 	bl	f39c <memchr>
    ebdc:	2800      	cmp	r0, #0
    ebde:	d100      	bne.n	ebe2 <_vfiprintf_r+0xb2>
    ebe0:	e09d      	b.n	ed1e <_vfiprintf_r+0x1ee>
    ebe2:	4b5e      	ldr	r3, [pc, #376]	; (ed5c <_vfiprintf_r+0x22c>)
    ebe4:	2b00      	cmp	r3, #0
    ebe6:	d000      	beq.n	ebea <_vfiprintf_r+0xba>
    ebe8:	e090      	b.n	ed0c <_vfiprintf_r+0x1dc>
    ebea:	2207      	movs	r2, #7
    ebec:	9b05      	ldr	r3, [sp, #20]
    ebee:	3307      	adds	r3, #7
    ebf0:	4393      	bics	r3, r2
    ebf2:	3308      	adds	r3, #8
    ebf4:	9305      	str	r3, [sp, #20]
    ebf6:	696b      	ldr	r3, [r5, #20]
    ebf8:	9a03      	ldr	r2, [sp, #12]
    ebfa:	189b      	adds	r3, r3, r2
    ebfc:	616b      	str	r3, [r5, #20]
    ebfe:	9c02      	ldr	r4, [sp, #8]
    ec00:	7823      	ldrb	r3, [r4, #0]
    ec02:	2b00      	cmp	r3, #0
    ec04:	d104      	bne.n	ec10 <_vfiprintf_r+0xe0>
    ec06:	9b02      	ldr	r3, [sp, #8]
    ec08:	1ae3      	subs	r3, r4, r3
    ec0a:	9304      	str	r3, [sp, #16]
    ec0c:	d012      	beq.n	ec34 <_vfiprintf_r+0x104>
    ec0e:	e003      	b.n	ec18 <_vfiprintf_r+0xe8>
    ec10:	2b25      	cmp	r3, #37	; 0x25
    ec12:	d0f8      	beq.n	ec06 <_vfiprintf_r+0xd6>
    ec14:	3401      	adds	r4, #1
    ec16:	e7f3      	b.n	ec00 <_vfiprintf_r+0xd0>
    ec18:	9b04      	ldr	r3, [sp, #16]
    ec1a:	9a02      	ldr	r2, [sp, #8]
    ec1c:	0039      	movs	r1, r7
    ec1e:	0030      	movs	r0, r6
    ec20:	f7ff ff73 	bl	eb0a <__sfputs_r>
    ec24:	1c43      	adds	r3, r0, #1
    ec26:	d100      	bne.n	ec2a <_vfiprintf_r+0xfa>
    ec28:	e086      	b.n	ed38 <_vfiprintf_r+0x208>
    ec2a:	696a      	ldr	r2, [r5, #20]
    ec2c:	9b04      	ldr	r3, [sp, #16]
    ec2e:	4694      	mov	ip, r2
    ec30:	4463      	add	r3, ip
    ec32:	616b      	str	r3, [r5, #20]
    ec34:	7823      	ldrb	r3, [r4, #0]
    ec36:	2b00      	cmp	r3, #0
    ec38:	d07e      	beq.n	ed38 <_vfiprintf_r+0x208>
    ec3a:	2201      	movs	r2, #1
    ec3c:	2300      	movs	r3, #0
    ec3e:	4252      	negs	r2, r2
    ec40:	606a      	str	r2, [r5, #4]
    ec42:	a902      	add	r1, sp, #8
    ec44:	3254      	adds	r2, #84	; 0x54
    ec46:	1852      	adds	r2, r2, r1
    ec48:	3401      	adds	r4, #1
    ec4a:	602b      	str	r3, [r5, #0]
    ec4c:	60eb      	str	r3, [r5, #12]
    ec4e:	60ab      	str	r3, [r5, #8]
    ec50:	7013      	strb	r3, [r2, #0]
    ec52:	65ab      	str	r3, [r5, #88]	; 0x58
    ec54:	7821      	ldrb	r1, [r4, #0]
    ec56:	2205      	movs	r2, #5
    ec58:	4841      	ldr	r0, [pc, #260]	; (ed60 <_vfiprintf_r+0x230>)
    ec5a:	f000 fb9f 	bl	f39c <memchr>
    ec5e:	2800      	cmp	r0, #0
    ec60:	d008      	beq.n	ec74 <_vfiprintf_r+0x144>
    ec62:	4b3f      	ldr	r3, [pc, #252]	; (ed60 <_vfiprintf_r+0x230>)
    ec64:	682a      	ldr	r2, [r5, #0]
    ec66:	1ac0      	subs	r0, r0, r3
    ec68:	2301      	movs	r3, #1
    ec6a:	4083      	lsls	r3, r0
    ec6c:	4313      	orrs	r3, r2
    ec6e:	602b      	str	r3, [r5, #0]
    ec70:	3401      	adds	r4, #1
    ec72:	e7ef      	b.n	ec54 <_vfiprintf_r+0x124>
    ec74:	682b      	ldr	r3, [r5, #0]
    ec76:	06da      	lsls	r2, r3, #27
    ec78:	d504      	bpl.n	ec84 <_vfiprintf_r+0x154>
    ec7a:	2253      	movs	r2, #83	; 0x53
    ec7c:	2120      	movs	r1, #32
    ec7e:	a802      	add	r0, sp, #8
    ec80:	1812      	adds	r2, r2, r0
    ec82:	7011      	strb	r1, [r2, #0]
    ec84:	071a      	lsls	r2, r3, #28
    ec86:	d504      	bpl.n	ec92 <_vfiprintf_r+0x162>
    ec88:	2253      	movs	r2, #83	; 0x53
    ec8a:	212b      	movs	r1, #43	; 0x2b
    ec8c:	a802      	add	r0, sp, #8
    ec8e:	1812      	adds	r2, r2, r0
    ec90:	7011      	strb	r1, [r2, #0]
    ec92:	7822      	ldrb	r2, [r4, #0]
    ec94:	2a2a      	cmp	r2, #42	; 0x2a
    ec96:	d100      	bne.n	ec9a <_vfiprintf_r+0x16a>
    ec98:	e77c      	b.n	eb94 <_vfiprintf_r+0x64>
    ec9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ec9c:	2000      	movs	r0, #0
    ec9e:	210a      	movs	r1, #10
    eca0:	e005      	b.n	ecae <_vfiprintf_r+0x17e>
    eca2:	4252      	negs	r2, r2
    eca4:	60ea      	str	r2, [r5, #12]
    eca6:	2202      	movs	r2, #2
    eca8:	4313      	orrs	r3, r2
    ecaa:	602b      	str	r3, [r5, #0]
    ecac:	e77a      	b.n	eba4 <_vfiprintf_r+0x74>
    ecae:	7822      	ldrb	r2, [r4, #0]
    ecb0:	3a30      	subs	r2, #48	; 0x30
    ecb2:	2a09      	cmp	r2, #9
    ecb4:	d804      	bhi.n	ecc0 <_vfiprintf_r+0x190>
    ecb6:	434b      	muls	r3, r1
    ecb8:	3401      	adds	r4, #1
    ecba:	189b      	adds	r3, r3, r2
    ecbc:	2001      	movs	r0, #1
    ecbe:	e7f6      	b.n	ecae <_vfiprintf_r+0x17e>
    ecc0:	2800      	cmp	r0, #0
    ecc2:	d100      	bne.n	ecc6 <_vfiprintf_r+0x196>
    ecc4:	e76f      	b.n	eba6 <_vfiprintf_r+0x76>
    ecc6:	9309      	str	r3, [sp, #36]	; 0x24
    ecc8:	e76d      	b.n	eba6 <_vfiprintf_r+0x76>
    ecca:	7863      	ldrb	r3, [r4, #1]
    eccc:	2b2a      	cmp	r3, #42	; 0x2a
    ecce:	d10a      	bne.n	ece6 <_vfiprintf_r+0x1b6>
    ecd0:	9b05      	ldr	r3, [sp, #20]
    ecd2:	3402      	adds	r4, #2
    ecd4:	1d1a      	adds	r2, r3, #4
    ecd6:	681b      	ldr	r3, [r3, #0]
    ecd8:	9205      	str	r2, [sp, #20]
    ecda:	2b00      	cmp	r3, #0
    ecdc:	da01      	bge.n	ece2 <_vfiprintf_r+0x1b2>
    ecde:	2301      	movs	r3, #1
    ece0:	425b      	negs	r3, r3
    ece2:	9307      	str	r3, [sp, #28]
    ece4:	e763      	b.n	ebae <_vfiprintf_r+0x7e>
    ece6:	2300      	movs	r3, #0
    ece8:	200a      	movs	r0, #10
    ecea:	001a      	movs	r2, r3
    ecec:	3401      	adds	r4, #1
    ecee:	606b      	str	r3, [r5, #4]
    ecf0:	7821      	ldrb	r1, [r4, #0]
    ecf2:	3930      	subs	r1, #48	; 0x30
    ecf4:	2909      	cmp	r1, #9
    ecf6:	d804      	bhi.n	ed02 <_vfiprintf_r+0x1d2>
    ecf8:	4342      	muls	r2, r0
    ecfa:	3401      	adds	r4, #1
    ecfc:	1852      	adds	r2, r2, r1
    ecfe:	2301      	movs	r3, #1
    ed00:	e7f6      	b.n	ecf0 <_vfiprintf_r+0x1c0>
    ed02:	2b00      	cmp	r3, #0
    ed04:	d100      	bne.n	ed08 <_vfiprintf_r+0x1d8>
    ed06:	e752      	b.n	ebae <_vfiprintf_r+0x7e>
    ed08:	9207      	str	r2, [sp, #28]
    ed0a:	e750      	b.n	ebae <_vfiprintf_r+0x7e>
    ed0c:	ab05      	add	r3, sp, #20
    ed0e:	9300      	str	r3, [sp, #0]
    ed10:	003a      	movs	r2, r7
    ed12:	4b14      	ldr	r3, [pc, #80]	; (ed64 <_vfiprintf_r+0x234>)
    ed14:	0029      	movs	r1, r5
    ed16:	0030      	movs	r0, r6
    ed18:	e000      	b.n	ed1c <_vfiprintf_r+0x1ec>
    ed1a:	bf00      	nop
    ed1c:	e007      	b.n	ed2e <_vfiprintf_r+0x1fe>
    ed1e:	ab05      	add	r3, sp, #20
    ed20:	9300      	str	r3, [sp, #0]
    ed22:	003a      	movs	r2, r7
    ed24:	4b0f      	ldr	r3, [pc, #60]	; (ed64 <_vfiprintf_r+0x234>)
    ed26:	0029      	movs	r1, r5
    ed28:	0030      	movs	r0, r6
    ed2a:	f000 f88b 	bl	ee44 <_printf_i>
    ed2e:	9003      	str	r0, [sp, #12]
    ed30:	9b03      	ldr	r3, [sp, #12]
    ed32:	3301      	adds	r3, #1
    ed34:	d000      	beq.n	ed38 <_vfiprintf_r+0x208>
    ed36:	e75e      	b.n	ebf6 <_vfiprintf_r+0xc6>
    ed38:	89bb      	ldrh	r3, [r7, #12]
    ed3a:	065b      	lsls	r3, r3, #25
    ed3c:	d500      	bpl.n	ed40 <_vfiprintf_r+0x210>
    ed3e:	e726      	b.n	eb8e <_vfiprintf_r+0x5e>
    ed40:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ed42:	b01f      	add	sp, #124	; 0x7c
    ed44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ed46:	46c0      	nop			; (mov r8, r8)
    ed48:	0000f790 	.word	0x0000f790
    ed4c:	0000f7b0 	.word	0x0000f7b0
    ed50:	0000f7d0 	.word	0x0000f7d0
    ed54:	0000f7f6 	.word	0x0000f7f6
    ed58:	0000f7fa 	.word	0x0000f7fa
    ed5c:	00000000 	.word	0x00000000
    ed60:	0000f7f0 	.word	0x0000f7f0
    ed64:	0000eb0b 	.word	0x0000eb0b

0000ed68 <_printf_common>:
    ed68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ed6a:	0017      	movs	r7, r2
    ed6c:	9301      	str	r3, [sp, #4]
    ed6e:	688a      	ldr	r2, [r1, #8]
    ed70:	690b      	ldr	r3, [r1, #16]
    ed72:	9000      	str	r0, [sp, #0]
    ed74:	000c      	movs	r4, r1
    ed76:	4293      	cmp	r3, r2
    ed78:	da00      	bge.n	ed7c <_printf_common+0x14>
    ed7a:	0013      	movs	r3, r2
    ed7c:	0022      	movs	r2, r4
    ed7e:	603b      	str	r3, [r7, #0]
    ed80:	3243      	adds	r2, #67	; 0x43
    ed82:	7812      	ldrb	r2, [r2, #0]
    ed84:	2a00      	cmp	r2, #0
    ed86:	d001      	beq.n	ed8c <_printf_common+0x24>
    ed88:	3301      	adds	r3, #1
    ed8a:	603b      	str	r3, [r7, #0]
    ed8c:	6823      	ldr	r3, [r4, #0]
    ed8e:	069b      	lsls	r3, r3, #26
    ed90:	d502      	bpl.n	ed98 <_printf_common+0x30>
    ed92:	683b      	ldr	r3, [r7, #0]
    ed94:	3302      	adds	r3, #2
    ed96:	603b      	str	r3, [r7, #0]
    ed98:	2506      	movs	r5, #6
    ed9a:	6823      	ldr	r3, [r4, #0]
    ed9c:	401d      	ands	r5, r3
    ed9e:	d01e      	beq.n	edde <_printf_common+0x76>
    eda0:	0023      	movs	r3, r4
    eda2:	3343      	adds	r3, #67	; 0x43
    eda4:	781b      	ldrb	r3, [r3, #0]
    eda6:	1e5a      	subs	r2, r3, #1
    eda8:	4193      	sbcs	r3, r2
    edaa:	6822      	ldr	r2, [r4, #0]
    edac:	0692      	lsls	r2, r2, #26
    edae:	d51c      	bpl.n	edea <_printf_common+0x82>
    edb0:	2030      	movs	r0, #48	; 0x30
    edb2:	18e1      	adds	r1, r4, r3
    edb4:	3143      	adds	r1, #67	; 0x43
    edb6:	7008      	strb	r0, [r1, #0]
    edb8:	0021      	movs	r1, r4
    edba:	1c5a      	adds	r2, r3, #1
    edbc:	3145      	adds	r1, #69	; 0x45
    edbe:	7809      	ldrb	r1, [r1, #0]
    edc0:	18a2      	adds	r2, r4, r2
    edc2:	3243      	adds	r2, #67	; 0x43
    edc4:	3302      	adds	r3, #2
    edc6:	7011      	strb	r1, [r2, #0]
    edc8:	e00f      	b.n	edea <_printf_common+0x82>
    edca:	0022      	movs	r2, r4
    edcc:	2301      	movs	r3, #1
    edce:	3219      	adds	r2, #25
    edd0:	9901      	ldr	r1, [sp, #4]
    edd2:	9800      	ldr	r0, [sp, #0]
    edd4:	9e08      	ldr	r6, [sp, #32]
    edd6:	47b0      	blx	r6
    edd8:	1c43      	adds	r3, r0, #1
    edda:	d00e      	beq.n	edfa <_printf_common+0x92>
    eddc:	3501      	adds	r5, #1
    edde:	68e3      	ldr	r3, [r4, #12]
    ede0:	683a      	ldr	r2, [r7, #0]
    ede2:	1a9b      	subs	r3, r3, r2
    ede4:	429d      	cmp	r5, r3
    ede6:	dbf0      	blt.n	edca <_printf_common+0x62>
    ede8:	e7da      	b.n	eda0 <_printf_common+0x38>
    edea:	0022      	movs	r2, r4
    edec:	9901      	ldr	r1, [sp, #4]
    edee:	3243      	adds	r2, #67	; 0x43
    edf0:	9800      	ldr	r0, [sp, #0]
    edf2:	9d08      	ldr	r5, [sp, #32]
    edf4:	47a8      	blx	r5
    edf6:	1c43      	adds	r3, r0, #1
    edf8:	d102      	bne.n	ee00 <_printf_common+0x98>
    edfa:	2001      	movs	r0, #1
    edfc:	4240      	negs	r0, r0
    edfe:	e020      	b.n	ee42 <_printf_common+0xda>
    ee00:	2306      	movs	r3, #6
    ee02:	6820      	ldr	r0, [r4, #0]
    ee04:	68e1      	ldr	r1, [r4, #12]
    ee06:	683a      	ldr	r2, [r7, #0]
    ee08:	4003      	ands	r3, r0
    ee0a:	2500      	movs	r5, #0
    ee0c:	2b04      	cmp	r3, #4
    ee0e:	d103      	bne.n	ee18 <_printf_common+0xb0>
    ee10:	1a8d      	subs	r5, r1, r2
    ee12:	43eb      	mvns	r3, r5
    ee14:	17db      	asrs	r3, r3, #31
    ee16:	401d      	ands	r5, r3
    ee18:	68a3      	ldr	r3, [r4, #8]
    ee1a:	6922      	ldr	r2, [r4, #16]
    ee1c:	4293      	cmp	r3, r2
    ee1e:	dd01      	ble.n	ee24 <_printf_common+0xbc>
    ee20:	1a9b      	subs	r3, r3, r2
    ee22:	18ed      	adds	r5, r5, r3
    ee24:	2700      	movs	r7, #0
    ee26:	42bd      	cmp	r5, r7
    ee28:	d00a      	beq.n	ee40 <_printf_common+0xd8>
    ee2a:	0022      	movs	r2, r4
    ee2c:	2301      	movs	r3, #1
    ee2e:	321a      	adds	r2, #26
    ee30:	9901      	ldr	r1, [sp, #4]
    ee32:	9800      	ldr	r0, [sp, #0]
    ee34:	9e08      	ldr	r6, [sp, #32]
    ee36:	47b0      	blx	r6
    ee38:	1c43      	adds	r3, r0, #1
    ee3a:	d0de      	beq.n	edfa <_printf_common+0x92>
    ee3c:	3701      	adds	r7, #1
    ee3e:	e7f2      	b.n	ee26 <_printf_common+0xbe>
    ee40:	2000      	movs	r0, #0
    ee42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000ee44 <_printf_i>:
    ee44:	b5f0      	push	{r4, r5, r6, r7, lr}
    ee46:	b08b      	sub	sp, #44	; 0x2c
    ee48:	9206      	str	r2, [sp, #24]
    ee4a:	000a      	movs	r2, r1
    ee4c:	3243      	adds	r2, #67	; 0x43
    ee4e:	9307      	str	r3, [sp, #28]
    ee50:	9005      	str	r0, [sp, #20]
    ee52:	9204      	str	r2, [sp, #16]
    ee54:	7e0a      	ldrb	r2, [r1, #24]
    ee56:	000c      	movs	r4, r1
    ee58:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ee5a:	2a6e      	cmp	r2, #110	; 0x6e
    ee5c:	d100      	bne.n	ee60 <_printf_i+0x1c>
    ee5e:	e0ab      	b.n	efb8 <_printf_i+0x174>
    ee60:	d811      	bhi.n	ee86 <_printf_i+0x42>
    ee62:	2a63      	cmp	r2, #99	; 0x63
    ee64:	d022      	beq.n	eeac <_printf_i+0x68>
    ee66:	d809      	bhi.n	ee7c <_printf_i+0x38>
    ee68:	2a00      	cmp	r2, #0
    ee6a:	d100      	bne.n	ee6e <_printf_i+0x2a>
    ee6c:	e0b5      	b.n	efda <_printf_i+0x196>
    ee6e:	2a58      	cmp	r2, #88	; 0x58
    ee70:	d000      	beq.n	ee74 <_printf_i+0x30>
    ee72:	e0c5      	b.n	f000 <_printf_i+0x1bc>
    ee74:	3145      	adds	r1, #69	; 0x45
    ee76:	700a      	strb	r2, [r1, #0]
    ee78:	4a81      	ldr	r2, [pc, #516]	; (f080 <_printf_i+0x23c>)
    ee7a:	e04f      	b.n	ef1c <_printf_i+0xd8>
    ee7c:	2a64      	cmp	r2, #100	; 0x64
    ee7e:	d01d      	beq.n	eebc <_printf_i+0x78>
    ee80:	2a69      	cmp	r2, #105	; 0x69
    ee82:	d01b      	beq.n	eebc <_printf_i+0x78>
    ee84:	e0bc      	b.n	f000 <_printf_i+0x1bc>
    ee86:	2a73      	cmp	r2, #115	; 0x73
    ee88:	d100      	bne.n	ee8c <_printf_i+0x48>
    ee8a:	e0aa      	b.n	efe2 <_printf_i+0x19e>
    ee8c:	d809      	bhi.n	eea2 <_printf_i+0x5e>
    ee8e:	2a6f      	cmp	r2, #111	; 0x6f
    ee90:	d029      	beq.n	eee6 <_printf_i+0xa2>
    ee92:	2a70      	cmp	r2, #112	; 0x70
    ee94:	d000      	beq.n	ee98 <_printf_i+0x54>
    ee96:	e0b3      	b.n	f000 <_printf_i+0x1bc>
    ee98:	2220      	movs	r2, #32
    ee9a:	6809      	ldr	r1, [r1, #0]
    ee9c:	430a      	orrs	r2, r1
    ee9e:	6022      	str	r2, [r4, #0]
    eea0:	e037      	b.n	ef12 <_printf_i+0xce>
    eea2:	2a75      	cmp	r2, #117	; 0x75
    eea4:	d01f      	beq.n	eee6 <_printf_i+0xa2>
    eea6:	2a78      	cmp	r2, #120	; 0x78
    eea8:	d033      	beq.n	ef12 <_printf_i+0xce>
    eeaa:	e0a9      	b.n	f000 <_printf_i+0x1bc>
    eeac:	000e      	movs	r6, r1
    eeae:	681a      	ldr	r2, [r3, #0]
    eeb0:	3642      	adds	r6, #66	; 0x42
    eeb2:	1d11      	adds	r1, r2, #4
    eeb4:	6019      	str	r1, [r3, #0]
    eeb6:	6813      	ldr	r3, [r2, #0]
    eeb8:	7033      	strb	r3, [r6, #0]
    eeba:	e0a4      	b.n	f006 <_printf_i+0x1c2>
    eebc:	6821      	ldr	r1, [r4, #0]
    eebe:	681a      	ldr	r2, [r3, #0]
    eec0:	0608      	lsls	r0, r1, #24
    eec2:	d406      	bmi.n	eed2 <_printf_i+0x8e>
    eec4:	0649      	lsls	r1, r1, #25
    eec6:	d504      	bpl.n	eed2 <_printf_i+0x8e>
    eec8:	1d11      	adds	r1, r2, #4
    eeca:	6019      	str	r1, [r3, #0]
    eecc:	2300      	movs	r3, #0
    eece:	5ed5      	ldrsh	r5, [r2, r3]
    eed0:	e002      	b.n	eed8 <_printf_i+0x94>
    eed2:	1d11      	adds	r1, r2, #4
    eed4:	6019      	str	r1, [r3, #0]
    eed6:	6815      	ldr	r5, [r2, #0]
    eed8:	2d00      	cmp	r5, #0
    eeda:	da3b      	bge.n	ef54 <_printf_i+0x110>
    eedc:	232d      	movs	r3, #45	; 0x2d
    eede:	9a04      	ldr	r2, [sp, #16]
    eee0:	426d      	negs	r5, r5
    eee2:	7013      	strb	r3, [r2, #0]
    eee4:	e036      	b.n	ef54 <_printf_i+0x110>
    eee6:	6821      	ldr	r1, [r4, #0]
    eee8:	681a      	ldr	r2, [r3, #0]
    eeea:	0608      	lsls	r0, r1, #24
    eeec:	d406      	bmi.n	eefc <_printf_i+0xb8>
    eeee:	0649      	lsls	r1, r1, #25
    eef0:	d504      	bpl.n	eefc <_printf_i+0xb8>
    eef2:	6815      	ldr	r5, [r2, #0]
    eef4:	1d11      	adds	r1, r2, #4
    eef6:	6019      	str	r1, [r3, #0]
    eef8:	b2ad      	uxth	r5, r5
    eefa:	e002      	b.n	ef02 <_printf_i+0xbe>
    eefc:	1d11      	adds	r1, r2, #4
    eefe:	6019      	str	r1, [r3, #0]
    ef00:	6815      	ldr	r5, [r2, #0]
    ef02:	4b5f      	ldr	r3, [pc, #380]	; (f080 <_printf_i+0x23c>)
    ef04:	7e22      	ldrb	r2, [r4, #24]
    ef06:	9303      	str	r3, [sp, #12]
    ef08:	2708      	movs	r7, #8
    ef0a:	2a6f      	cmp	r2, #111	; 0x6f
    ef0c:	d01d      	beq.n	ef4a <_printf_i+0x106>
    ef0e:	270a      	movs	r7, #10
    ef10:	e01b      	b.n	ef4a <_printf_i+0x106>
    ef12:	0022      	movs	r2, r4
    ef14:	2178      	movs	r1, #120	; 0x78
    ef16:	3245      	adds	r2, #69	; 0x45
    ef18:	7011      	strb	r1, [r2, #0]
    ef1a:	4a5a      	ldr	r2, [pc, #360]	; (f084 <_printf_i+0x240>)
    ef1c:	6819      	ldr	r1, [r3, #0]
    ef1e:	9203      	str	r2, [sp, #12]
    ef20:	1d08      	adds	r0, r1, #4
    ef22:	6822      	ldr	r2, [r4, #0]
    ef24:	6018      	str	r0, [r3, #0]
    ef26:	680d      	ldr	r5, [r1, #0]
    ef28:	0610      	lsls	r0, r2, #24
    ef2a:	d402      	bmi.n	ef32 <_printf_i+0xee>
    ef2c:	0650      	lsls	r0, r2, #25
    ef2e:	d500      	bpl.n	ef32 <_printf_i+0xee>
    ef30:	b2ad      	uxth	r5, r5
    ef32:	07d3      	lsls	r3, r2, #31
    ef34:	d502      	bpl.n	ef3c <_printf_i+0xf8>
    ef36:	2320      	movs	r3, #32
    ef38:	431a      	orrs	r2, r3
    ef3a:	6022      	str	r2, [r4, #0]
    ef3c:	2710      	movs	r7, #16
    ef3e:	2d00      	cmp	r5, #0
    ef40:	d103      	bne.n	ef4a <_printf_i+0x106>
    ef42:	2320      	movs	r3, #32
    ef44:	6822      	ldr	r2, [r4, #0]
    ef46:	439a      	bics	r2, r3
    ef48:	6022      	str	r2, [r4, #0]
    ef4a:	0023      	movs	r3, r4
    ef4c:	2200      	movs	r2, #0
    ef4e:	3343      	adds	r3, #67	; 0x43
    ef50:	701a      	strb	r2, [r3, #0]
    ef52:	e002      	b.n	ef5a <_printf_i+0x116>
    ef54:	270a      	movs	r7, #10
    ef56:	4b4a      	ldr	r3, [pc, #296]	; (f080 <_printf_i+0x23c>)
    ef58:	9303      	str	r3, [sp, #12]
    ef5a:	6863      	ldr	r3, [r4, #4]
    ef5c:	60a3      	str	r3, [r4, #8]
    ef5e:	2b00      	cmp	r3, #0
    ef60:	db09      	blt.n	ef76 <_printf_i+0x132>
    ef62:	2204      	movs	r2, #4
    ef64:	6821      	ldr	r1, [r4, #0]
    ef66:	4391      	bics	r1, r2
    ef68:	6021      	str	r1, [r4, #0]
    ef6a:	2d00      	cmp	r5, #0
    ef6c:	d105      	bne.n	ef7a <_printf_i+0x136>
    ef6e:	9e04      	ldr	r6, [sp, #16]
    ef70:	2b00      	cmp	r3, #0
    ef72:	d011      	beq.n	ef98 <_printf_i+0x154>
    ef74:	e07b      	b.n	f06e <_printf_i+0x22a>
    ef76:	2d00      	cmp	r5, #0
    ef78:	d079      	beq.n	f06e <_printf_i+0x22a>
    ef7a:	9e04      	ldr	r6, [sp, #16]
    ef7c:	0028      	movs	r0, r5
    ef7e:	0039      	movs	r1, r7
    ef80:	f7fc fee6 	bl	bd50 <__aeabi_uidivmod>
    ef84:	9b03      	ldr	r3, [sp, #12]
    ef86:	3e01      	subs	r6, #1
    ef88:	5c5b      	ldrb	r3, [r3, r1]
    ef8a:	0028      	movs	r0, r5
    ef8c:	7033      	strb	r3, [r6, #0]
    ef8e:	0039      	movs	r1, r7
    ef90:	f7fc fe58 	bl	bc44 <__aeabi_uidiv>
    ef94:	1e05      	subs	r5, r0, #0
    ef96:	d1f1      	bne.n	ef7c <_printf_i+0x138>
    ef98:	2f08      	cmp	r7, #8
    ef9a:	d109      	bne.n	efb0 <_printf_i+0x16c>
    ef9c:	6823      	ldr	r3, [r4, #0]
    ef9e:	07db      	lsls	r3, r3, #31
    efa0:	d506      	bpl.n	efb0 <_printf_i+0x16c>
    efa2:	6863      	ldr	r3, [r4, #4]
    efa4:	6922      	ldr	r2, [r4, #16]
    efa6:	4293      	cmp	r3, r2
    efa8:	dc02      	bgt.n	efb0 <_printf_i+0x16c>
    efaa:	2330      	movs	r3, #48	; 0x30
    efac:	3e01      	subs	r6, #1
    efae:	7033      	strb	r3, [r6, #0]
    efb0:	9b04      	ldr	r3, [sp, #16]
    efb2:	1b9b      	subs	r3, r3, r6
    efb4:	6123      	str	r3, [r4, #16]
    efb6:	e02b      	b.n	f010 <_printf_i+0x1cc>
    efb8:	6809      	ldr	r1, [r1, #0]
    efba:	681a      	ldr	r2, [r3, #0]
    efbc:	0608      	lsls	r0, r1, #24
    efbe:	d407      	bmi.n	efd0 <_printf_i+0x18c>
    efc0:	0649      	lsls	r1, r1, #25
    efc2:	d505      	bpl.n	efd0 <_printf_i+0x18c>
    efc4:	1d11      	adds	r1, r2, #4
    efc6:	6019      	str	r1, [r3, #0]
    efc8:	6813      	ldr	r3, [r2, #0]
    efca:	8aa2      	ldrh	r2, [r4, #20]
    efcc:	801a      	strh	r2, [r3, #0]
    efce:	e004      	b.n	efda <_printf_i+0x196>
    efd0:	1d11      	adds	r1, r2, #4
    efd2:	6019      	str	r1, [r3, #0]
    efd4:	6813      	ldr	r3, [r2, #0]
    efd6:	6962      	ldr	r2, [r4, #20]
    efd8:	601a      	str	r2, [r3, #0]
    efda:	2300      	movs	r3, #0
    efdc:	9e04      	ldr	r6, [sp, #16]
    efde:	6123      	str	r3, [r4, #16]
    efe0:	e016      	b.n	f010 <_printf_i+0x1cc>
    efe2:	681a      	ldr	r2, [r3, #0]
    efe4:	1d11      	adds	r1, r2, #4
    efe6:	6019      	str	r1, [r3, #0]
    efe8:	6816      	ldr	r6, [r2, #0]
    efea:	2100      	movs	r1, #0
    efec:	6862      	ldr	r2, [r4, #4]
    efee:	0030      	movs	r0, r6
    eff0:	f000 f9d4 	bl	f39c <memchr>
    eff4:	2800      	cmp	r0, #0
    eff6:	d001      	beq.n	effc <_printf_i+0x1b8>
    eff8:	1b80      	subs	r0, r0, r6
    effa:	6060      	str	r0, [r4, #4]
    effc:	6863      	ldr	r3, [r4, #4]
    effe:	e003      	b.n	f008 <_printf_i+0x1c4>
    f000:	0026      	movs	r6, r4
    f002:	3642      	adds	r6, #66	; 0x42
    f004:	7032      	strb	r2, [r6, #0]
    f006:	2301      	movs	r3, #1
    f008:	6123      	str	r3, [r4, #16]
    f00a:	2300      	movs	r3, #0
    f00c:	9a04      	ldr	r2, [sp, #16]
    f00e:	7013      	strb	r3, [r2, #0]
    f010:	9b07      	ldr	r3, [sp, #28]
    f012:	aa09      	add	r2, sp, #36	; 0x24
    f014:	9300      	str	r3, [sp, #0]
    f016:	0021      	movs	r1, r4
    f018:	9b06      	ldr	r3, [sp, #24]
    f01a:	9805      	ldr	r0, [sp, #20]
    f01c:	f7ff fea4 	bl	ed68 <_printf_common>
    f020:	1c43      	adds	r3, r0, #1
    f022:	d102      	bne.n	f02a <_printf_i+0x1e6>
    f024:	2001      	movs	r0, #1
    f026:	4240      	negs	r0, r0
    f028:	e027      	b.n	f07a <_printf_i+0x236>
    f02a:	6923      	ldr	r3, [r4, #16]
    f02c:	0032      	movs	r2, r6
    f02e:	9906      	ldr	r1, [sp, #24]
    f030:	9805      	ldr	r0, [sp, #20]
    f032:	9d07      	ldr	r5, [sp, #28]
    f034:	47a8      	blx	r5
    f036:	1c43      	adds	r3, r0, #1
    f038:	d0f4      	beq.n	f024 <_printf_i+0x1e0>
    f03a:	6823      	ldr	r3, [r4, #0]
    f03c:	2500      	movs	r5, #0
    f03e:	079b      	lsls	r3, r3, #30
    f040:	d40f      	bmi.n	f062 <_printf_i+0x21e>
    f042:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f044:	68e0      	ldr	r0, [r4, #12]
    f046:	4298      	cmp	r0, r3
    f048:	da17      	bge.n	f07a <_printf_i+0x236>
    f04a:	0018      	movs	r0, r3
    f04c:	e015      	b.n	f07a <_printf_i+0x236>
    f04e:	0022      	movs	r2, r4
    f050:	2301      	movs	r3, #1
    f052:	3219      	adds	r2, #25
    f054:	9906      	ldr	r1, [sp, #24]
    f056:	9805      	ldr	r0, [sp, #20]
    f058:	9e07      	ldr	r6, [sp, #28]
    f05a:	47b0      	blx	r6
    f05c:	1c43      	adds	r3, r0, #1
    f05e:	d0e1      	beq.n	f024 <_printf_i+0x1e0>
    f060:	3501      	adds	r5, #1
    f062:	68e3      	ldr	r3, [r4, #12]
    f064:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f066:	1a9b      	subs	r3, r3, r2
    f068:	429d      	cmp	r5, r3
    f06a:	dbf0      	blt.n	f04e <_printf_i+0x20a>
    f06c:	e7e9      	b.n	f042 <_printf_i+0x1fe>
    f06e:	0026      	movs	r6, r4
    f070:	9b03      	ldr	r3, [sp, #12]
    f072:	3642      	adds	r6, #66	; 0x42
    f074:	781b      	ldrb	r3, [r3, #0]
    f076:	7033      	strb	r3, [r6, #0]
    f078:	e78e      	b.n	ef98 <_printf_i+0x154>
    f07a:	b00b      	add	sp, #44	; 0x2c
    f07c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f07e:	46c0      	nop			; (mov r8, r8)
    f080:	0000f801 	.word	0x0000f801
    f084:	0000f812 	.word	0x0000f812

0000f088 <_sbrk_r>:
    f088:	2300      	movs	r3, #0
    f08a:	b570      	push	{r4, r5, r6, lr}
    f08c:	4c06      	ldr	r4, [pc, #24]	; (f0a8 <_sbrk_r+0x20>)
    f08e:	0005      	movs	r5, r0
    f090:	0008      	movs	r0, r1
    f092:	6023      	str	r3, [r4, #0]
    f094:	f7fc fcd0 	bl	ba38 <_sbrk>
    f098:	1c43      	adds	r3, r0, #1
    f09a:	d103      	bne.n	f0a4 <_sbrk_r+0x1c>
    f09c:	6823      	ldr	r3, [r4, #0]
    f09e:	2b00      	cmp	r3, #0
    f0a0:	d000      	beq.n	f0a4 <_sbrk_r+0x1c>
    f0a2:	602b      	str	r3, [r5, #0]
    f0a4:	bd70      	pop	{r4, r5, r6, pc}
    f0a6:	46c0      	nop			; (mov r8, r8)
    f0a8:	200010ac 	.word	0x200010ac

0000f0ac <__sread>:
    f0ac:	b570      	push	{r4, r5, r6, lr}
    f0ae:	000c      	movs	r4, r1
    f0b0:	250e      	movs	r5, #14
    f0b2:	5f49      	ldrsh	r1, [r1, r5]
    f0b4:	f000 f97e 	bl	f3b4 <_read_r>
    f0b8:	2800      	cmp	r0, #0
    f0ba:	db03      	blt.n	f0c4 <__sread+0x18>
    f0bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    f0be:	181b      	adds	r3, r3, r0
    f0c0:	6563      	str	r3, [r4, #84]	; 0x54
    f0c2:	e003      	b.n	f0cc <__sread+0x20>
    f0c4:	89a2      	ldrh	r2, [r4, #12]
    f0c6:	4b02      	ldr	r3, [pc, #8]	; (f0d0 <__sread+0x24>)
    f0c8:	4013      	ands	r3, r2
    f0ca:	81a3      	strh	r3, [r4, #12]
    f0cc:	bd70      	pop	{r4, r5, r6, pc}
    f0ce:	46c0      	nop			; (mov r8, r8)
    f0d0:	ffffefff 	.word	0xffffefff

0000f0d4 <__swrite>:
    f0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f0d6:	001f      	movs	r7, r3
    f0d8:	898b      	ldrh	r3, [r1, #12]
    f0da:	0005      	movs	r5, r0
    f0dc:	000c      	movs	r4, r1
    f0de:	0016      	movs	r6, r2
    f0e0:	05db      	lsls	r3, r3, #23
    f0e2:	d505      	bpl.n	f0f0 <__swrite+0x1c>
    f0e4:	230e      	movs	r3, #14
    f0e6:	5ec9      	ldrsh	r1, [r1, r3]
    f0e8:	2200      	movs	r2, #0
    f0ea:	2302      	movs	r3, #2
    f0ec:	f000 f942 	bl	f374 <_lseek_r>
    f0f0:	89a2      	ldrh	r2, [r4, #12]
    f0f2:	4b05      	ldr	r3, [pc, #20]	; (f108 <__swrite+0x34>)
    f0f4:	0028      	movs	r0, r5
    f0f6:	4013      	ands	r3, r2
    f0f8:	81a3      	strh	r3, [r4, #12]
    f0fa:	0032      	movs	r2, r6
    f0fc:	230e      	movs	r3, #14
    f0fe:	5ee1      	ldrsh	r1, [r4, r3]
    f100:	003b      	movs	r3, r7
    f102:	f000 f877 	bl	f1f4 <_write_r>
    f106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f108:	ffffefff 	.word	0xffffefff

0000f10c <__sseek>:
    f10c:	b570      	push	{r4, r5, r6, lr}
    f10e:	000c      	movs	r4, r1
    f110:	250e      	movs	r5, #14
    f112:	5f49      	ldrsh	r1, [r1, r5]
    f114:	f000 f92e 	bl	f374 <_lseek_r>
    f118:	89a3      	ldrh	r3, [r4, #12]
    f11a:	1c42      	adds	r2, r0, #1
    f11c:	d103      	bne.n	f126 <__sseek+0x1a>
    f11e:	4a05      	ldr	r2, [pc, #20]	; (f134 <__sseek+0x28>)
    f120:	4013      	ands	r3, r2
    f122:	81a3      	strh	r3, [r4, #12]
    f124:	e004      	b.n	f130 <__sseek+0x24>
    f126:	2280      	movs	r2, #128	; 0x80
    f128:	0152      	lsls	r2, r2, #5
    f12a:	4313      	orrs	r3, r2
    f12c:	81a3      	strh	r3, [r4, #12]
    f12e:	6560      	str	r0, [r4, #84]	; 0x54
    f130:	bd70      	pop	{r4, r5, r6, pc}
    f132:	46c0      	nop			; (mov r8, r8)
    f134:	ffffefff 	.word	0xffffefff

0000f138 <__sclose>:
    f138:	b510      	push	{r4, lr}
    f13a:	230e      	movs	r3, #14
    f13c:	5ec9      	ldrsh	r1, [r1, r3]
    f13e:	f000 f8e3 	bl	f308 <_close_r>
    f142:	bd10      	pop	{r4, pc}

0000f144 <__swbuf_r>:
    f144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f146:	0005      	movs	r5, r0
    f148:	000f      	movs	r7, r1
    f14a:	0014      	movs	r4, r2
    f14c:	2800      	cmp	r0, #0
    f14e:	d004      	beq.n	f15a <__swbuf_r+0x16>
    f150:	6983      	ldr	r3, [r0, #24]
    f152:	2b00      	cmp	r3, #0
    f154:	d101      	bne.n	f15a <__swbuf_r+0x16>
    f156:	f7ff fb25 	bl	e7a4 <__sinit>
    f15a:	4b23      	ldr	r3, [pc, #140]	; (f1e8 <__swbuf_r+0xa4>)
    f15c:	429c      	cmp	r4, r3
    f15e:	d101      	bne.n	f164 <__swbuf_r+0x20>
    f160:	686c      	ldr	r4, [r5, #4]
    f162:	e008      	b.n	f176 <__swbuf_r+0x32>
    f164:	4b21      	ldr	r3, [pc, #132]	; (f1ec <__swbuf_r+0xa8>)
    f166:	429c      	cmp	r4, r3
    f168:	d101      	bne.n	f16e <__swbuf_r+0x2a>
    f16a:	68ac      	ldr	r4, [r5, #8]
    f16c:	e003      	b.n	f176 <__swbuf_r+0x32>
    f16e:	4b20      	ldr	r3, [pc, #128]	; (f1f0 <__swbuf_r+0xac>)
    f170:	429c      	cmp	r4, r3
    f172:	d100      	bne.n	f176 <__swbuf_r+0x32>
    f174:	68ec      	ldr	r4, [r5, #12]
    f176:	69a3      	ldr	r3, [r4, #24]
    f178:	60a3      	str	r3, [r4, #8]
    f17a:	89a3      	ldrh	r3, [r4, #12]
    f17c:	071b      	lsls	r3, r3, #28
    f17e:	d50a      	bpl.n	f196 <__swbuf_r+0x52>
    f180:	6923      	ldr	r3, [r4, #16]
    f182:	2b00      	cmp	r3, #0
    f184:	d007      	beq.n	f196 <__swbuf_r+0x52>
    f186:	6823      	ldr	r3, [r4, #0]
    f188:	6922      	ldr	r2, [r4, #16]
    f18a:	b2fe      	uxtb	r6, r7
    f18c:	1a98      	subs	r0, r3, r2
    f18e:	6963      	ldr	r3, [r4, #20]
    f190:	4298      	cmp	r0, r3
    f192:	db0f      	blt.n	f1b4 <__swbuf_r+0x70>
    f194:	e008      	b.n	f1a8 <__swbuf_r+0x64>
    f196:	0021      	movs	r1, r4
    f198:	0028      	movs	r0, r5
    f19a:	f000 f83f 	bl	f21c <__swsetup_r>
    f19e:	2800      	cmp	r0, #0
    f1a0:	d0f1      	beq.n	f186 <__swbuf_r+0x42>
    f1a2:	2001      	movs	r0, #1
    f1a4:	4240      	negs	r0, r0
    f1a6:	e01d      	b.n	f1e4 <__swbuf_r+0xa0>
    f1a8:	0021      	movs	r1, r4
    f1aa:	0028      	movs	r0, r5
    f1ac:	f7ff fa8c 	bl	e6c8 <_fflush_r>
    f1b0:	2800      	cmp	r0, #0
    f1b2:	d1f6      	bne.n	f1a2 <__swbuf_r+0x5e>
    f1b4:	68a3      	ldr	r3, [r4, #8]
    f1b6:	3001      	adds	r0, #1
    f1b8:	3b01      	subs	r3, #1
    f1ba:	60a3      	str	r3, [r4, #8]
    f1bc:	6823      	ldr	r3, [r4, #0]
    f1be:	1c5a      	adds	r2, r3, #1
    f1c0:	6022      	str	r2, [r4, #0]
    f1c2:	701f      	strb	r7, [r3, #0]
    f1c4:	6963      	ldr	r3, [r4, #20]
    f1c6:	4298      	cmp	r0, r3
    f1c8:	d005      	beq.n	f1d6 <__swbuf_r+0x92>
    f1ca:	89a3      	ldrh	r3, [r4, #12]
    f1cc:	0030      	movs	r0, r6
    f1ce:	07db      	lsls	r3, r3, #31
    f1d0:	d508      	bpl.n	f1e4 <__swbuf_r+0xa0>
    f1d2:	2e0a      	cmp	r6, #10
    f1d4:	d106      	bne.n	f1e4 <__swbuf_r+0xa0>
    f1d6:	0021      	movs	r1, r4
    f1d8:	0028      	movs	r0, r5
    f1da:	f7ff fa75 	bl	e6c8 <_fflush_r>
    f1de:	2800      	cmp	r0, #0
    f1e0:	d1df      	bne.n	f1a2 <__swbuf_r+0x5e>
    f1e2:	0030      	movs	r0, r6
    f1e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f1e6:	46c0      	nop			; (mov r8, r8)
    f1e8:	0000f790 	.word	0x0000f790
    f1ec:	0000f7b0 	.word	0x0000f7b0
    f1f0:	0000f7d0 	.word	0x0000f7d0

0000f1f4 <_write_r>:
    f1f4:	b570      	push	{r4, r5, r6, lr}
    f1f6:	0005      	movs	r5, r0
    f1f8:	0008      	movs	r0, r1
    f1fa:	0011      	movs	r1, r2
    f1fc:	2200      	movs	r2, #0
    f1fe:	4c06      	ldr	r4, [pc, #24]	; (f218 <_write_r+0x24>)
    f200:	6022      	str	r2, [r4, #0]
    f202:	001a      	movs	r2, r3
    f204:	f7f3 fa8c 	bl	2720 <_write>
    f208:	1c43      	adds	r3, r0, #1
    f20a:	d103      	bne.n	f214 <_write_r+0x20>
    f20c:	6823      	ldr	r3, [r4, #0]
    f20e:	2b00      	cmp	r3, #0
    f210:	d000      	beq.n	f214 <_write_r+0x20>
    f212:	602b      	str	r3, [r5, #0]
    f214:	bd70      	pop	{r4, r5, r6, pc}
    f216:	46c0      	nop			; (mov r8, r8)
    f218:	200010ac 	.word	0x200010ac

0000f21c <__swsetup_r>:
    f21c:	4b36      	ldr	r3, [pc, #216]	; (f2f8 <__swsetup_r+0xdc>)
    f21e:	b570      	push	{r4, r5, r6, lr}
    f220:	681d      	ldr	r5, [r3, #0]
    f222:	0006      	movs	r6, r0
    f224:	000c      	movs	r4, r1
    f226:	2d00      	cmp	r5, #0
    f228:	d005      	beq.n	f236 <__swsetup_r+0x1a>
    f22a:	69ab      	ldr	r3, [r5, #24]
    f22c:	2b00      	cmp	r3, #0
    f22e:	d102      	bne.n	f236 <__swsetup_r+0x1a>
    f230:	0028      	movs	r0, r5
    f232:	f7ff fab7 	bl	e7a4 <__sinit>
    f236:	4b31      	ldr	r3, [pc, #196]	; (f2fc <__swsetup_r+0xe0>)
    f238:	429c      	cmp	r4, r3
    f23a:	d101      	bne.n	f240 <__swsetup_r+0x24>
    f23c:	686c      	ldr	r4, [r5, #4]
    f23e:	e008      	b.n	f252 <__swsetup_r+0x36>
    f240:	4b2f      	ldr	r3, [pc, #188]	; (f300 <__swsetup_r+0xe4>)
    f242:	429c      	cmp	r4, r3
    f244:	d101      	bne.n	f24a <__swsetup_r+0x2e>
    f246:	68ac      	ldr	r4, [r5, #8]
    f248:	e003      	b.n	f252 <__swsetup_r+0x36>
    f24a:	4b2e      	ldr	r3, [pc, #184]	; (f304 <__swsetup_r+0xe8>)
    f24c:	429c      	cmp	r4, r3
    f24e:	d100      	bne.n	f252 <__swsetup_r+0x36>
    f250:	68ec      	ldr	r4, [r5, #12]
    f252:	220c      	movs	r2, #12
    f254:	5ea3      	ldrsh	r3, [r4, r2]
    f256:	b29a      	uxth	r2, r3
    f258:	0711      	lsls	r1, r2, #28
    f25a:	d423      	bmi.n	f2a4 <__swsetup_r+0x88>
    f25c:	06d1      	lsls	r1, r2, #27
    f25e:	d407      	bmi.n	f270 <__swsetup_r+0x54>
    f260:	2209      	movs	r2, #9
    f262:	2001      	movs	r0, #1
    f264:	6032      	str	r2, [r6, #0]
    f266:	3237      	adds	r2, #55	; 0x37
    f268:	4313      	orrs	r3, r2
    f26a:	81a3      	strh	r3, [r4, #12]
    f26c:	4240      	negs	r0, r0
    f26e:	e042      	b.n	f2f6 <__swsetup_r+0xda>
    f270:	0753      	lsls	r3, r2, #29
    f272:	d513      	bpl.n	f29c <__swsetup_r+0x80>
    f274:	6b61      	ldr	r1, [r4, #52]	; 0x34
    f276:	2900      	cmp	r1, #0
    f278:	d008      	beq.n	f28c <__swsetup_r+0x70>
    f27a:	0023      	movs	r3, r4
    f27c:	3344      	adds	r3, #68	; 0x44
    f27e:	4299      	cmp	r1, r3
    f280:	d002      	beq.n	f288 <__swsetup_r+0x6c>
    f282:	0030      	movs	r0, r6
    f284:	f7ff fb90 	bl	e9a8 <_free_r>
    f288:	2300      	movs	r3, #0
    f28a:	6363      	str	r3, [r4, #52]	; 0x34
    f28c:	2224      	movs	r2, #36	; 0x24
    f28e:	89a3      	ldrh	r3, [r4, #12]
    f290:	4393      	bics	r3, r2
    f292:	81a3      	strh	r3, [r4, #12]
    f294:	2300      	movs	r3, #0
    f296:	6063      	str	r3, [r4, #4]
    f298:	6923      	ldr	r3, [r4, #16]
    f29a:	6023      	str	r3, [r4, #0]
    f29c:	2208      	movs	r2, #8
    f29e:	89a3      	ldrh	r3, [r4, #12]
    f2a0:	4313      	orrs	r3, r2
    f2a2:	81a3      	strh	r3, [r4, #12]
    f2a4:	6923      	ldr	r3, [r4, #16]
    f2a6:	2b00      	cmp	r3, #0
    f2a8:	d10b      	bne.n	f2c2 <__swsetup_r+0xa6>
    f2aa:	23a0      	movs	r3, #160	; 0xa0
    f2ac:	89a2      	ldrh	r2, [r4, #12]
    f2ae:	009b      	lsls	r3, r3, #2
    f2b0:	4013      	ands	r3, r2
    f2b2:	2280      	movs	r2, #128	; 0x80
    f2b4:	0092      	lsls	r2, r2, #2
    f2b6:	4293      	cmp	r3, r2
    f2b8:	d003      	beq.n	f2c2 <__swsetup_r+0xa6>
    f2ba:	0021      	movs	r1, r4
    f2bc:	0030      	movs	r0, r6
    f2be:	f7ff fb2b 	bl	e918 <__smakebuf_r>
    f2c2:	2301      	movs	r3, #1
    f2c4:	89a2      	ldrh	r2, [r4, #12]
    f2c6:	4013      	ands	r3, r2
    f2c8:	d005      	beq.n	f2d6 <__swsetup_r+0xba>
    f2ca:	2300      	movs	r3, #0
    f2cc:	60a3      	str	r3, [r4, #8]
    f2ce:	6963      	ldr	r3, [r4, #20]
    f2d0:	425b      	negs	r3, r3
    f2d2:	61a3      	str	r3, [r4, #24]
    f2d4:	e003      	b.n	f2de <__swsetup_r+0xc2>
    f2d6:	0792      	lsls	r2, r2, #30
    f2d8:	d400      	bmi.n	f2dc <__swsetup_r+0xc0>
    f2da:	6963      	ldr	r3, [r4, #20]
    f2dc:	60a3      	str	r3, [r4, #8]
    f2de:	2000      	movs	r0, #0
    f2e0:	6923      	ldr	r3, [r4, #16]
    f2e2:	4283      	cmp	r3, r0
    f2e4:	d107      	bne.n	f2f6 <__swsetup_r+0xda>
    f2e6:	220c      	movs	r2, #12
    f2e8:	5ea3      	ldrsh	r3, [r4, r2]
    f2ea:	061a      	lsls	r2, r3, #24
    f2ec:	d503      	bpl.n	f2f6 <__swsetup_r+0xda>
    f2ee:	2240      	movs	r2, #64	; 0x40
    f2f0:	4313      	orrs	r3, r2
    f2f2:	81a3      	strh	r3, [r4, #12]
    f2f4:	3801      	subs	r0, #1
    f2f6:	bd70      	pop	{r4, r5, r6, pc}
    f2f8:	20000088 	.word	0x20000088
    f2fc:	0000f790 	.word	0x0000f790
    f300:	0000f7b0 	.word	0x0000f7b0
    f304:	0000f7d0 	.word	0x0000f7d0

0000f308 <_close_r>:
    f308:	2300      	movs	r3, #0
    f30a:	b570      	push	{r4, r5, r6, lr}
    f30c:	4c06      	ldr	r4, [pc, #24]	; (f328 <_close_r+0x20>)
    f30e:	0005      	movs	r5, r0
    f310:	0008      	movs	r0, r1
    f312:	6023      	str	r3, [r4, #0]
    f314:	f7fc fbae 	bl	ba74 <_close>
    f318:	1c43      	adds	r3, r0, #1
    f31a:	d103      	bne.n	f324 <_close_r+0x1c>
    f31c:	6823      	ldr	r3, [r4, #0]
    f31e:	2b00      	cmp	r3, #0
    f320:	d000      	beq.n	f324 <_close_r+0x1c>
    f322:	602b      	str	r3, [r5, #0]
    f324:	bd70      	pop	{r4, r5, r6, pc}
    f326:	46c0      	nop			; (mov r8, r8)
    f328:	200010ac 	.word	0x200010ac

0000f32c <_fstat_r>:
    f32c:	2300      	movs	r3, #0
    f32e:	b570      	push	{r4, r5, r6, lr}
    f330:	4c06      	ldr	r4, [pc, #24]	; (f34c <_fstat_r+0x20>)
    f332:	0005      	movs	r5, r0
    f334:	0008      	movs	r0, r1
    f336:	0011      	movs	r1, r2
    f338:	6023      	str	r3, [r4, #0]
    f33a:	f7fc fba5 	bl	ba88 <_fstat>
    f33e:	1c43      	adds	r3, r0, #1
    f340:	d103      	bne.n	f34a <_fstat_r+0x1e>
    f342:	6823      	ldr	r3, [r4, #0]
    f344:	2b00      	cmp	r3, #0
    f346:	d000      	beq.n	f34a <_fstat_r+0x1e>
    f348:	602b      	str	r3, [r5, #0]
    f34a:	bd70      	pop	{r4, r5, r6, pc}
    f34c:	200010ac 	.word	0x200010ac

0000f350 <_isatty_r>:
    f350:	2300      	movs	r3, #0
    f352:	b570      	push	{r4, r5, r6, lr}
    f354:	4c06      	ldr	r4, [pc, #24]	; (f370 <_isatty_r+0x20>)
    f356:	0005      	movs	r5, r0
    f358:	0008      	movs	r0, r1
    f35a:	6023      	str	r3, [r4, #0]
    f35c:	f7fc fba2 	bl	baa4 <_isatty>
    f360:	1c43      	adds	r3, r0, #1
    f362:	d103      	bne.n	f36c <_isatty_r+0x1c>
    f364:	6823      	ldr	r3, [r4, #0]
    f366:	2b00      	cmp	r3, #0
    f368:	d000      	beq.n	f36c <_isatty_r+0x1c>
    f36a:	602b      	str	r3, [r5, #0]
    f36c:	bd70      	pop	{r4, r5, r6, pc}
    f36e:	46c0      	nop			; (mov r8, r8)
    f370:	200010ac 	.word	0x200010ac

0000f374 <_lseek_r>:
    f374:	b570      	push	{r4, r5, r6, lr}
    f376:	0005      	movs	r5, r0
    f378:	0008      	movs	r0, r1
    f37a:	0011      	movs	r1, r2
    f37c:	2200      	movs	r2, #0
    f37e:	4c06      	ldr	r4, [pc, #24]	; (f398 <_lseek_r+0x24>)
    f380:	6022      	str	r2, [r4, #0]
    f382:	001a      	movs	r2, r3
    f384:	f7fc fb98 	bl	bab8 <_lseek>
    f388:	1c43      	adds	r3, r0, #1
    f38a:	d103      	bne.n	f394 <_lseek_r+0x20>
    f38c:	6823      	ldr	r3, [r4, #0]
    f38e:	2b00      	cmp	r3, #0
    f390:	d000      	beq.n	f394 <_lseek_r+0x20>
    f392:	602b      	str	r3, [r5, #0]
    f394:	bd70      	pop	{r4, r5, r6, pc}
    f396:	46c0      	nop			; (mov r8, r8)
    f398:	200010ac 	.word	0x200010ac

0000f39c <memchr>:
    f39c:	b2c9      	uxtb	r1, r1
    f39e:	1882      	adds	r2, r0, r2
    f3a0:	4290      	cmp	r0, r2
    f3a2:	d004      	beq.n	f3ae <memchr+0x12>
    f3a4:	7803      	ldrb	r3, [r0, #0]
    f3a6:	428b      	cmp	r3, r1
    f3a8:	d002      	beq.n	f3b0 <memchr+0x14>
    f3aa:	3001      	adds	r0, #1
    f3ac:	e7f8      	b.n	f3a0 <memchr+0x4>
    f3ae:	2000      	movs	r0, #0
    f3b0:	4770      	bx	lr
	...

0000f3b4 <_read_r>:
    f3b4:	b570      	push	{r4, r5, r6, lr}
    f3b6:	0005      	movs	r5, r0
    f3b8:	0008      	movs	r0, r1
    f3ba:	0011      	movs	r1, r2
    f3bc:	2200      	movs	r2, #0
    f3be:	4c06      	ldr	r4, [pc, #24]	; (f3d8 <_read_r+0x24>)
    f3c0:	6022      	str	r2, [r4, #0]
    f3c2:	001a      	movs	r2, r3
    f3c4:	f7f3 f982 	bl	26cc <_read>
    f3c8:	1c43      	adds	r3, r0, #1
    f3ca:	d103      	bne.n	f3d4 <_read_r+0x20>
    f3cc:	6823      	ldr	r3, [r4, #0]
    f3ce:	2b00      	cmp	r3, #0
    f3d0:	d000      	beq.n	f3d4 <_read_r+0x20>
    f3d2:	602b      	str	r3, [r5, #0]
    f3d4:	bd70      	pop	{r4, r5, r6, pc}
    f3d6:	46c0      	nop			; (mov r8, r8)
    f3d8:	200010ac 	.word	0x200010ac
    f3dc:	0000ffff 	.word	0x0000ffff
    f3e0:	0000ffff 	.word	0x0000ffff
    f3e4:	0000ffff 	.word	0x0000ffff
    f3e8:	0000ffff 	.word	0x0000ffff
    f3ec:	0000ffff 	.word	0x0000ffff
    f3f0:	0000ffff 	.word	0x0000ffff
    f3f4:	00000006 	.word	0x00000006
    f3f8:	00000007 	.word	0x00000007
    f3fc:	0000ffff 	.word	0x0000ffff
    f400:	0000ffff 	.word	0x0000ffff
    f404:	0000ffff 	.word	0x0000ffff
    f408:	0000ffff 	.word	0x0000ffff
    f40c:	0000ffff 	.word	0x0000ffff
    f410:	0000ffff 	.word	0x0000ffff
    f414:	0000ffff 	.word	0x0000ffff
    f418:	0000ffff 	.word	0x0000ffff
    f41c:	00000008 	.word	0x00000008
    f420:	00000009 	.word	0x00000009
    f424:	0000ffff 	.word	0x0000ffff
    f428:	0000ffff 	.word	0x0000ffff
    f42c:	000004da 	.word	0x000004da
    f430:	000004e0 	.word	0x000004e0
    f434:	000004e0 	.word	0x000004e0
    f438:	000004e0 	.word	0x000004e0
    f43c:	000004e0 	.word	0x000004e0
    f440:	000004e0 	.word	0x000004e0
    f444:	000004e0 	.word	0x000004e0
    f448:	000004e0 	.word	0x000004e0
    f44c:	000004e0 	.word	0x000004e0
    f450:	000004e0 	.word	0x000004e0
    f454:	000004e0 	.word	0x000004e0
    f458:	000004e0 	.word	0x000004e0
    f45c:	000004e0 	.word	0x000004e0
    f460:	000004e0 	.word	0x000004e0
    f464:	000004e0 	.word	0x000004e0
    f468:	000004e0 	.word	0x000004e0
    f46c:	000004b8 	.word	0x000004b8
    f470:	000004e0 	.word	0x000004e0
    f474:	000004e0 	.word	0x000004e0
    f478:	000004e0 	.word	0x000004e0
    f47c:	000004e0 	.word	0x000004e0
    f480:	000004e0 	.word	0x000004e0
    f484:	000004e0 	.word	0x000004e0
    f488:	000004e0 	.word	0x000004e0
    f48c:	000004e0 	.word	0x000004e0
    f490:	000004e0 	.word	0x000004e0
    f494:	000004e0 	.word	0x000004e0
    f498:	000004e0 	.word	0x000004e0
    f49c:	000004e0 	.word	0x000004e0
    f4a0:	000004e0 	.word	0x000004e0
    f4a4:	000004e0 	.word	0x000004e0
    f4a8:	000004e0 	.word	0x000004e0
    f4ac:	000004d4 	.word	0x000004d4
    f4b0:	000004e0 	.word	0x000004e0
    f4b4:	000004e0 	.word	0x000004e0
    f4b8:	000004e0 	.word	0x000004e0
    f4bc:	000004e0 	.word	0x000004e0
    f4c0:	000004e0 	.word	0x000004e0
    f4c4:	000004e0 	.word	0x000004e0
    f4c8:	000004e0 	.word	0x000004e0
    f4cc:	000004e0 	.word	0x000004e0
    f4d0:	000004e0 	.word	0x000004e0
    f4d4:	000004e0 	.word	0x000004e0
    f4d8:	000004e0 	.word	0x000004e0
    f4dc:	000004e0 	.word	0x000004e0
    f4e0:	000004e0 	.word	0x000004e0
    f4e4:	000004e0 	.word	0x000004e0
    f4e8:	000004e0 	.word	0x000004e0
    f4ec:	000004ce 	.word	0x000004ce
    f4f0:	00000476 	.word	0x00000476
    f4f4:	0000048c 	.word	0x0000048c
    f4f8:	000004a2 	.word	0x000004a2
    f4fc:	0000045c 	.word	0x0000045c

0000f500 <_usb_device_irq_bits>:
    f500:	00080004 00800070 01000001 00000200     ....p...........
    f510:	20633269 6c696166 00006465 20433249     i2c failed..I2C 
    f520:	64616552 69614620 0000006c 42000800     Read Fail......B
    f530:	42000c00 42001000 42001400 42001800     ...B...B...B...B
    f540:	42001c00 42002c00 42003000 42003400     ...B.,.B.0.B.4.B
    f550:	001c1c1b 10000800 00002000 20646e45     ......... ..End 
    f560:	69766544 00006563 74736554 75636553     Device..TestSecu
    f570:	79746972 3079654b 00000000 0000465e     rityKey0....^F..
    f580:	00004664 000046aa 0000466a 000046aa     dF...F..jF...F..
    f590:	000046aa 00004672 00004690 0000469e     .F..rF...F...F..
    f5a0:	00008b9c 00008ba6 00008bb2 00008bbc     ................
    f5b0:	00008bc6 00009702 0000982c 0000970e     ........,.......
    f5c0:	0000973a 0000982e 0000976c 0000982e     :.......l.......
    f5d0:	000097d4 0c0b0a09 00000e0d 0000ad2a     ............*...
    f5e0:	0000ada4 0000ada4 0000ad48 0000ad42     ........H...B...
    f5f0:	0000ad4e 0000ad30 0000ad54 0000ad8a     N...0...T.......
    f600:	0000afe8 0000b038 0000b038 0000b034     ....8...8...4...
    f610:	0000afda 0000affa 0000afca 0000b00c     ................
    f620:	0000b01e 0000b086 0000b0b4 0000b0b4     ................
    f630:	0000b0b0 0000b080 0000b08c 0000b07a     ............z...
    f640:	0000b092 0000b098 0000c312 0000c236     ............6...
    f650:	0000c2f4 0000c2cc 0000c2f4 0000c2c0     ................
    f660:	0000c2f4 0000c2cc 0000c236 0000c236     ........6...6...
    f670:	0000c2c0 0000c2cc 0000c378 0000c378     ........x...x...
    f680:	0000c378 0000c2fa 0000c236 0000c236     x.......6...6...
    f690:	0000c2e0 0000c2ca 0000c2e0 0000c2c0     ................
    f6a0:	0000c2e0 0000c2ca 0000c236 0000c236     ........6...6...
    f6b0:	0000c2c0 0000c2ca 0000c378 0000c378     ........x...x...
    f6c0:	0000c378 0000c384 0000c670 0000c5ce     x.......p.......
    f6d0:	0000c5ce 0000c5cc 0000c662 0000c662     ........b...b...
    f6e0:	0000c658 0000c5cc 0000c662 0000c658     X.......b...X...
    f6f0:	0000c662 0000c5cc 0000c668 0000c668     b.......h...h...
    f700:	0000c668 0000c6f2 0000d390 0000d25e     h...........^...
    f710:	0000d364 0000d254 0000d364 0000d36e     d...T...d...n...
    f720:	0000d364 0000d254 0000d25e 0000d25e     d...T...^...^...
    f730:	0000d36e 0000d254 0000d24a 0000d24a     n...T...J...J...
    f740:	0000d24a 0000d5c0 0000d9bc 0000d87c     J...........|...
    f750:	0000d87c 0000d87a 0000d994 0000d994     |...z...........
    f760:	0000d986 0000d87a 0000d994 0000d986     ....z...........
    f770:	0000d994 0000d87a 0000d99c 0000d99c     ....z...........
    f780:	0000d99c 0000db9c 00000043              ........C...

0000f78c <_global_impure_ptr>:
    f78c:	20000028                                (.. 

0000f790 <__sf_fake_stdin>:
	...

0000f7b0 <__sf_fake_stdout>:
	...

0000f7d0 <__sf_fake_stderr>:
	...
    f7f0:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    f800:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    f810:	31300046 35343332 39383736 64636261     F.0123456789abcd
    f820:	00006665                                ef..

0000f824 <_init>:
    f824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f826:	46c0      	nop			; (mov r8, r8)
    f828:	bcf8      	pop	{r3, r4, r5, r6, r7}
    f82a:	bc08      	pop	{r3}
    f82c:	469e      	mov	lr, r3
    f82e:	4770      	bx	lr

0000f830 <__init_array_start>:
    f830:	000000dd 	.word	0x000000dd

0000f834 <_fini>:
    f834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f836:	46c0      	nop			; (mov r8, r8)
    f838:	bcf8      	pop	{r3, r4, r5, r6, r7}
    f83a:	bc08      	pop	{r3}
    f83c:	469e      	mov	lr, r3
    f83e:	4770      	bx	lr

0000f840 <__fini_array_start>:
    f840:	000000b5 	.word	0x000000b5
