// Seed: 433292078
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output logic id_4,
    output wand id_5,
    output wor id_6,
    input wor id_7,
    output logic id_8,
    input tri1 id_9,
    output tri id_10,
    input supply1 id_11
);
  always @(posedge 1 or posedge 1'h0) begin
    id_8 <= 1;
    id_4 <= 1;
  end
  module_0(
      id_10, id_10
  );
endmodule
