(edif bj_mem
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 12 21 12 28 53)
      (program "Xilinx ngc2edif" (version "P.15xf"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure bj_mem.ngc bj_mem.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16_S36_S36
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKB
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port SSRB
              (direction INPUT)
            )
            (port WEB
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port SSRA
              (direction INPUT)
            )
            (port WEA
              (direction INPUT)
            )
            (port (array (rename ADDRB "ADDRB<8:0>") 9)
              (direction INPUT))
            (port (array (rename ADDRA "ADDRA<8:0>") 9)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
          )
      )
    )
  )

  (library bj_mem_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename blk_mem_gen_generic_cstr_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr "blk_mem_gen_generic_cstr")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port INJECTSBITERR
              (direction INPUT)
            )
            (port INJECTDBITERR
              (direction INPUT)
            )
            (port SBITERR
              (direction OUTPUT)
            )
            (port DBITERR
              (direction OUTPUT)
            )
            (port (array (rename RSTA "RSTA<0:0>") 1)
              (direction INPUT))
            (port (array (rename REGCEA "REGCEA<0:0>") 1)
              (direction INPUT))
            (port (array (rename WEA "WEA<0:0>") 1)
              (direction INPUT))
            (port (array (rename ADDRA "ADDRA<5:0>") 6)
              (direction INPUT))
            (port (array (rename DINA "DINA<3:0>") 4)
              (direction INPUT))
            (port (array (rename RSTB "RSTB<0:0>") 1)
              (direction INPUT))
            (port (array (rename REGCEB "REGCEB<0:0>") 1)
              (direction INPUT))
            (port (array (rename WEB "WEB<0:0>") 1)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<5:0>") 6)
              (direction INPUT))
            (port (array (rename DINB "DINB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOUTA "DOUTA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOUTB "DOUTB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename RDADDRECC "RDADDRECC<5:0>") 6)
              (direction OUTPUT))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ramloop_0__ram_r_s3_init_ram_spram_ram "ramloop[0].ram.r/s3_init.ram/spram.ram")
              (viewRef view_1 (cellRef RAMB16_S36_S36 (libraryRef UNISIMS)))
              (property BUS_INFO (string "9:INPUT:ADDRA<8:0>") (owner "Xilinx"))
              (property BUS_INFO (string "9:INPUT:ADDRB<8:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000100000000000000000001000100000000000100000000000000000001") (owner "Xilinx"))
              (property INIT_01 (string "0001000000000000000000010001000100000001000100000000000100000001") (owner "Xilinx"))
              (property INIT_02 (string "0001000000010000000100000001000000010000000100000001000000000001") (owner "Xilinx"))
              (property INIT_03 (string "0000000000010001000000000001000000000000000000010001000000010000") (owner "Xilinx"))
              (property INIT_04 (string "0000000100010001000000010001000000000001000000010000000100000000") (owner "Xilinx"))
              (property INIT_05 (string "0001000000010000000100000001000000010000000000010001000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000010000000000000000000100010000000100000001000000010000") (owner "Xilinx"))
              (property INIT_07 (string "0000000100010000000000010000000100000001000000000000000000010001") (owner "Xilinx"))
              (property INIT_08 (string "0001000000010000000100000000000100010000000000000000000100010001") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000001000100000001000000010000000100000001000000010000") (owner "Xilinx"))
              (property INIT_0A (string "0000000100000001000000010000000000000000000100010000000000010000") (owner "Xilinx"))
              (property INIT_0B (string "0001000000000001000100000000000000000001000100010000000100010000") (owner "Xilinx"))
              (property INIT_0C (string "0001000000010000000100000001000000010000000100000001000000010000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property READ_WIDTH_A (integer 36) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 36) (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 36) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 36) (owner "Xilinx"))
              (property EN_ECC_WRITE (string "FALSE") (owner "Xilinx"))
              (property EN_ECC_READ (string "FALSE") (owner "Xilinx"))
            )
            (net (rename RSTA_0_ "RSTA<0>")
              (joined
                (portRef (member RSTA 0))
                (portRef SSRB (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef SSRA (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename WEA_0_ "WEA<0>")
              (joined
                (portRef (member WEA 0))
                (portRef WEB (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef WEA (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename ADDRA_5_ "ADDRA<5>")
              (joined
                (portRef (member ADDRA 0))
                (portRef (member ADDRB 2) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 2) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename ADDRA_4_ "ADDRA<4>")
              (joined
                (portRef (member ADDRA 1))
                (portRef (member ADDRB 3) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 3) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename ADDRA_3_ "ADDRA<3>")
              (joined
                (portRef (member ADDRA 2))
                (portRef (member ADDRB 4) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 4) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename ADDRA_2_ "ADDRA<2>")
              (joined
                (portRef (member ADDRA 3))
                (portRef (member ADDRB 5) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 5) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename ADDRA_1_ "ADDRA<1>")
              (joined
                (portRef (member ADDRA 4))
                (portRef (member ADDRB 6) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 6) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename ADDRA_0_ "ADDRA<0>")
              (joined
                (portRef (member ADDRA 5))
                (portRef (member ADDRB 7) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 7) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DINA_3_ "DINA<3>")
              (joined
                (portRef (member DINA 0))
                (portRef (member DIB 15) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DINA_2_ "DINA<2>")
              (joined
                (portRef (member DINA 1))
                (portRef (member DIB 31) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DINA_1_ "DINA<1>")
              (joined
                (portRef (member DINA 2))
                (portRef (member DIA 15) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DINA_0_ "DINA<0>")
              (joined
                (portRef (member DINA 3))
                (portRef (member DIA 31) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net CLKA
              (joined
                (portRef CLKA)
                (portRef CLKB (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef CLKA (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net ENA
              (joined
                (portRef ENA)
                (portRef ENB (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef ENA (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DOUTA_3_ "DOUTA<3>")
              (joined
                (portRef (member DOUTA 0))
                (portRef (member DOB 15) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DOUTA_2_ "DOUTA<2>")
              (joined
                (portRef (member DOUTA 1))
                (portRef (member DOB 31) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DOUTA_1_ "DOUTA<1>")
              (joined
                (portRef (member DOUTA 2))
                (portRef (member DOA 15) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net (rename DOUTA_0_ "DOUTA<0>")
              (joined
                (portRef (member DOUTA 3))
                (portRef (member DOA 31) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef (member ADDRB 8) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
            (net DBITERR
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DBITERR)
                (portRef SBITERR)
                (portRef (member RDADDRECC 0))
                (portRef (member RDADDRECC 1))
                (portRef (member RDADDRECC 2))
                (portRef (member RDADDRECC 3))
                (portRef (member RDADDRECC 4))
                (portRef (member RDADDRECC 5))
                (portRef (member DOUTB 3))
                (portRef (member DOUTB 2))
                (portRef (member DOUTB 1))
                (portRef (member DOUTB 0))
                (portRef (member ADDRB 0) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRB 1) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 8) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 0) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 1) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 2) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 3) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 4) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 5) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 6) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 7) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 8) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 9) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 10) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 11) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 12) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 13) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 14) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 16) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 17) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 18) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 19) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 20) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 21) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 22) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 23) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 24) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 25) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 26) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 27) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 28) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 29) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIA 30) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 0) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 1) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 2) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 3) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 4) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 5) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 6) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 7) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 8) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 9) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 10) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 11) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 12) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 13) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 14) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 16) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 17) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 18) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 19) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 20) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 21) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 22) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 23) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 24) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 25) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 26) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 27) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 28) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 29) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIB 30) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPA 0) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPA 1) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPA 2) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPA 3) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPB 0) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPB 1) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPB 2) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member DIPB 3) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 0) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
                (portRef (member ADDRA 1) (instanceRef ramloop_0__ram_r_s3_init_ram_spram_ram))
              )
            )
          )
      )
    )
    (cell bj_mem
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<5:0>") 6)
              (direction INPUT))
            (port (array (rename dina "dina<3:0>") 4)
              (direction INPUT))
            (port (array (rename douta "douta<3:0>") 4)
              (direction OUTPUT))
            (designator "3s1000ft256-5")
            (property TYPE (string "bj_mem") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "6:INPUT:addra<5:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:dina<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:douta<3:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_1, Xilinx CORE Generator 14.1") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "bj_mem,blk_mem_gen_v7_1,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "bj_mem,blk_mem_gen_v7_1,{c_addra_width=6,c_addrb_width=6,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=F_/prac5toc/bj_mem/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan3,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file_name=bj_mem.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=0,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=52,c_read_depth_b=52,c_read_width_a=4,c_read_width_b=4,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=1,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=52,c_write_depth_b=52,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=4,c_write_width_b=4,c_xdevicefamily=spartan3}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "bj_mem_bj_mem") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr")
              (viewRef view_1 (cellRef blk_mem_gen_generic_cstr_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr 
(libraryRef bj_mem_lib)))
              (property BUS_INFO (string "1:INPUT:RSTA<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:REGCEA<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:WEA<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRA<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DINA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:RSTB<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:REGCEB<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:WEB<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRB<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DINB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOUTA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOUTB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:RDADDRECC<5:0>") (owner "Xilinx"))
              (property BMM_INFO_ADDRESS_RANGE (string "/*_*_RANGE *") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "blk_mem_gen_generic_cstr_U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef (member REGCEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member REGCEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef ENA (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member RSTA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member RSTB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef CLKB (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef ENB (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef INJECTSBITERR (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef INJECTDBITERR (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOUTA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOUTA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOUTA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOUTA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKA (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 3))
                (portRef (member DINA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 2))
                (portRef (member DINA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 1))
                (portRef (member DINA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 0))
                (portRef (member DINA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
          )
      )
    )
  )

  (design bj_mem
    (cellRef bj_mem
      (libraryRef bj_mem_lib)
    )
    (property PART (string "3s1000ft256-5") (owner "Xilinx"))
  )
)

