# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_globals.vhd" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_buffer.vhd" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round.vhd" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd" \

# Do not sort compile order
nosort
