do bus_sync.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 12:47:01 on Jul 28,2022
# vlog -reportprogress 300 -define SLW_TO_FAST ../../tb/tb_bus_sync.sv ../../rtl/dflipflop.v ../../rtl/m_ff_sync.v ../../rtl/puls_hnd_shk_sync.v ../../rtl/bus_sync.v 
# -- Compiling module tb_bus_sync
# -- Compiling module dflipflop
# -- Compiling module m_ff_sync
# -- Compiling module puls_hnd_shk_sync
# -- Compiling module bus_sync
# 
# Top level modules:
# 	tb_bus_sync
# End time: 12:47:01 on Jul 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb_bus_sync -voptargs="+acc+tb_bus_sync" -sv_seed random -t 1ns 
# Start time: 12:47:01 on Jul 28,2022
# Loading sv_std.std
# Loading work.tb_bus_sync
# Loading work.bus_sync
# Loading work.puls_hnd_shk_sync
# Loading work.m_ff_sync
# Loading work.dflipflop
# Sv_Seed = 674050260
# ****************************************************
# *****_____SLOW TO FAST SYNC____________________*****
# ****************************************************
# Number of pulses tarnsmitted on slow clock             1
# Number of samples collected on slow clock               1
# Number of pulses tarnsmitted on slow clock             2
# Number of samples collected on slow clock               2
# Number of pulses tarnsmitted on slow clock             3
# Number of samples collected on slow clock               3
# Number of pulses tarnsmitted on slow clock             4
# Number of samples collected on slow clock               4
# Number of pulses tarnsmitted on slow clock             5
# Number of samples collected on slow clock               5
# Number of pulses tarnsmitted on slow clock             6
# Number of samples collected on slow clock               6
# Number of pulses tarnsmitted on slow clock             7
# Number of samples collected on slow clock               7
# Number of pulses tarnsmitted on slow clock             8
# Number of samples collected on slow clock               8
# Number of pulses tarnsmitted on slow clock             9
# Number of samples collected on slow clock               9
# Number of pulses tarnsmitted on slow clock            10
# Number of samples collected on slow clock              10
# Number of Sample Matches          1
# Number of Sample Matches          2
# Number of Sample Matches          3
# Number of Sample Matches          4
# Number of Sample Matches          5
# Number of Sample Matches          6
# Number of Sample Matches          7
# Number of Sample Matches          8
# Number of Sample Matches          9
# Number of Sample Matches         10
# ****************************************************
# *****_____TEST PASS !!!!!!!____________________*****
# *****_____Matches ::          10__________________*****
# *****_____Mismatches ::           0____________*****
# ****************************************************
# ****************************************************
# *****_____FINISH_SIMULATION____________________*****
# ****************************************************
# ** Note: $stop    : ../../tb/tb_bus_sync.sv(201)
#    Time: 1310 ns  Iteration: 1  Instance: /tb_bus_sync
# Break in Module tb_bus_sync at ../../tb/tb_bus_sync.sv line 201
cd 
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit
# End time: 13:52:48 on Jul 28,2022, Elapsed time: 1:05:47
# Errors: 0, Warnings: 0
