0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/csv_file_dump.svh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/dataflow_monitor.sv,1706471857,systemVerilog,/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/dump_file_agent.svh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fifo_para.vh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw.autotb.v,1706471857,systemVerilog,,,/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fifo_para.vh,apatb_fw_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw.v,1706471846,systemVerilog,,,,fw,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_flow_control_loop_pipe_sequential_init.v,1706471847,systemVerilog,,,,fw_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2.v,1706471846,systemVerilog,,,,fw_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5.v,1706471846,systemVerilog,,,,fw_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_mul_5ns_5ns_8_1_1.v,1706471846,systemVerilog,,,,fw_mul_5ns_5ns_8_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_path_s12_20fixp_RAM_1WNR_AUTO_1R1W.v,1706471846,systemVerilog,,,,fw_path_s12_20fixp_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_urem_5ns_4ns_3_9_1.v,1706471846,systemVerilog,,,,fw_urem_5ns_4ns_3_9_1;fw_urem_5ns_4ns_3_9_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_urem_5ns_5ns_4_9_1.v,1706471846,systemVerilog,,,,fw_urem_5ns_5ns_4_9_1;fw_urem_5ns_5ns_4_9_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw_urem_8ns_4ns_3_12_1.v,1706471846,systemVerilog,,,,fw_urem_8ns_4ns_3_12_1;fw_urem_8ns_4ns_3_12_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/loop_sample_agent.svh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/nodf_module_interface.svh,1706471857,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/nodf_module_monitor.svh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/sample_agent.svh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/sample_manager.svh,1706471857,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/upc_loop_interface.svh,1706471857,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/upc_loop_monitor.svh,1706471857,verilog,,,,,,,,,,,,
