I 000059 55 2013          1461502266633 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461502266634 2016.04.24 15:51:06)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 72217373792525657375342921742474267426747b)
	(_entity
		(_time 1461502266631)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461502266682 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461502266683 2016.04.24 15:51:06)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0f3f6f7f6f7a1b7f2f2b2faa7a6f3a6f3a6a5a7a2)
	(_entity
		(_time 1461502266680)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461502266731 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461502266732 2016.04.24 15:51:06)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cf9c9e9a98999fd9cacbdd959fc99bc9cbc9cec8cb)
	(_entity
		(_time 1461502266729)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461502266768 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461502266769 2016.04.24 15:51:06)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efbcbbbcbab8b8f8eebdabb4bbe9bce9eee8ebe9b9)
	(_entity
		(_time 1461502266766)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461502266864 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461502266865 2016.04.24 15:51:06)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5c0f5e5f060b0b4b5d5e1a070d5b5e5a0a5a5f5a59)
	(_entity
		(_time 1461502266862)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461502267061 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461502267062 2016.04.24 15:51:07)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17474310194040001247514c461015114111141112)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000067 55 9058          1461502703871 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461502703872 2016.04.24 15:58:23)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 646b6164693333736134223f356366623262676261)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461502703882 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461502703883 2016.04.24 15:58:23)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 747b7175792323637573322f27722272207220727d)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9446          1461502703939 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461502703940 2016.04.24 15:58:23)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2bde0e6e6e5b3a5b6b4b0bcf4e8b0b4e1b4b7b5b0b4b1)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 155 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 167 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__182(_architecture 4 0 182 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 184 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 196 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 209 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 220 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 227 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 236 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 245 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__252(_architecture 12 0 252 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__253(_architecture 13 0 253 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__254(_architecture 14 0 254 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 256 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461502703992 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461502703993 2016.04.24 15:58:23)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1eeb4b2e1b7b1f7e4e5f3bbb1e7b5e7e5e7e0e6e5)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461502704023 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461502704024 2016.04.24 15:58:24)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 000f5306035757170152445b540653060107040656)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461502704059 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461502704060 2016.04.24 15:58:24)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1f101918404848081e1d59444e181d1949191c191a)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461508750205 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461508750206 2016.04.24 17:39:10)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dc8edb8e868b8bcbd98c9a878ddbdeda8adadfdad9)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461508750221 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461508750222 2016.04.24 17:39:10)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecbeebbfb6bbbbfbedebaab7bfeabaeab8eab8eae5)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9446          1461508750268 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461508750269 2016.04.24 17:39:10)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b494c1c1f4c1a0c1f1d191b5d41191d481d1e1c191d18)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 153 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 165 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__180(_architecture 4 0 180 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 182 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 194 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 207 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 218 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 225 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 234 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 243 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__250(_architecture 12 0 250 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__251(_architecture 13 0 251 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__252(_architecture 14 0 252 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 254 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461508750330 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461508750331 2016.04.24 17:39:10)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 590b095a510f094f5c5d4b03095f0d5f5d5f585e5d)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461508750377 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461508750378 2016.04.24 17:39:10)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 88dadd8683dfdf9f89daccd3dc8edb8e898f8c8ede)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461508750424 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461508750425 2016.04.24 17:39:10)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7e5b7e3b9e0e0a0b6b5f1ece6b0b5b1e1b1b4b1b2)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461509119432 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461509119433 2016.04.24 17:45:19)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e2f2c2a727979392b7e68757f292c2878282d282b)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461509119448 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461509119449 2016.04.24 17:45:19)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e3f3c3b626969293f3978656d3868386a386a3837)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9446          1461509119511 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461509119512 2016.04.24 17:45:19)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7c287c7f2a7c6a797b7f7d3b277f7b2e7b787a7f7b7e)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 153 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 165 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__180(_architecture 4 0 180 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 182 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 194 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 207 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 218 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 225 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 234 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 243 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__250(_architecture 12 0 250 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__251(_architecture 13 0 251 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__252(_architecture 14 0 252 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 254 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461509119573 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461509119574 2016.04.24 17:45:19)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bbbae9efe8edebadbebfa9e1ebbdefbdbfbdbabcbf)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461509119620 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461509119621 2016.04.24 17:45:19)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eaebbdb9b8bdbdfdebb8aeb1beecb9ecebedeeecbc)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461509119667 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461509119668 2016.04.24 17:45:19)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 19174d1e194e4e0e181b5f42481e1b1f4f1f1a1f1c)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461509437245 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461509437246 2016.04.24 17:50:37)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a3a0fff4a9f4f4b4a6f3e5f8f2a4a1a5f5a5a0a5a6)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461509437260 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461509437261 2016.04.24 17:50:37)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3b0efe7b9e4e4a4b2b4f5e8e0b5e5b5e7b5e7b5ba)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2696          1461509437323 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461509437324 2016.04.24 17:50:37)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1f2fda1f1a7a1e7f4f5e3aba1f7a5f7f5f7f0f6f5)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461509437370 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461509437371 2016.04.24 17:50:37)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 20232824237777372172647b742673262127242676)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461509437417 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461509437418 2016.04.24 17:50:37)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4f4c124d101818584e4d09141e484d4919494c494a)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461509445184 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461509445185 2016.04.24 17:50:45)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a4a5f7f3a9f3f3b3a1f4e2fff5a3a6a2f2a2a7a2a1)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461509445201 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461509445202 2016.04.24 17:50:45)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4b5e7e0b9e3e3a3b5b3f2efe7b2e2b2e0b2e0b2bd)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461509445262 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461509445263 2016.04.24 17:50:45)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3f2f7a3a6a4f2e4a1a1e1a9f4f5a0f5a0f5f6f4f1)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461509445340 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461509445341 2016.04.24 17:50:45)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 41404d43411711574445531b114715474547404645)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461509445387 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461509445388 2016.04.24 17:50:45)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 70717971732727677122342b247623767177747626)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461509445434 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461509445435 2016.04.24 17:50:45)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9e9fc291c2c9c9899f9cd8c5cf999c98c8989d989b)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461509842816 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461509842817 2016.04.24 17:57:22)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ddd3818f808a8acad88d9b868cdadfdb8bdbdedbd8)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461509842822 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461509842823 2016.04.24 17:57:22)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ddd3818f808a8acadcda9b868edb8bdb89db89dbd4)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461509842878 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461509842879 2016.04.24 17:57:22)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1c12161b194b1d0b4e4e0e461b1a4f1a4f1a191b1e)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461509842941 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461509842942 2016.04.24 17:57:22)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5a5457590a0c0a4c5f5e48000a5c0e5c5e5c5b5d5e)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4210          1461509842987 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461509842988 2016.04.24 17:57:22)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8987818783dede9e88dbcdd2dd8fda8f888e8d8fdf)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 47 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 59 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__76(_architecture 6 0 76 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461509843034 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461509843035 2016.04.24 17:57:23)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b8b6e5ecb9efefafb9bafee3e9bfbabeeebebbbebd)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510121924 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510121925 2016.04.24 18:02:01)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 237625272974743426736578722421257525202526)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510121939 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510121940 2016.04.24 18:02:01)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 32673437396565253335746961346434663466343b)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461510122002 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510122003 2016.04.24 18:02:01)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71242070262670662323632b767722772277747673)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510122064 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510122065 2016.04.24 18:02:02)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code affaf9f8f8f9ffb9aaabbdf5ffa9fba9aba9aea8ab)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510122111 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510122112 2016.04.24 18:02:02)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code de8b8d8c888989c9df8e9a858ad88dd8dfd9dad888)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510122158 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510122159 2016.04.24 18:02:02)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0d580a0b505a5a1a0c0f4b565c0a0f0b5b0b0e0b08)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510196665 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510196666 2016.04.24 18:03:16)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 21722325297676362471677a702623277727222724)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510196679 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510196680 2016.04.24 18:03:16)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30633235396767273137766b633666366436643639)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461510196744 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510196745 2016.04.24 18:03:16)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6f3c3a6f6f386e783d3d7d3568693c693c696a686d)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510196822 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510196823 2016.04.24 18:03:16)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdeeefe9e8ebedabb8b9afe7edbbe9bbb9bbbcbab9)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510196884 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510196885 2016.04.24 18:03:16)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcafabacacababebfdacb8a7a8faaffafdfbf8faaa)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510196947 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510196948 2016.04.24 18:03:16)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3a6a6e3f626d6d2d3b387c616b3d383c6c3c393c3f)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510358260 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510358261 2016.04.24 18:05:58)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b5b0958000c0c4c5e0b1d000a5c595d0d5d585d5e)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510358276 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510358277 2016.04.24 18:05:58)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6a6a386a323d3d7d6b6d2c31396c3c6c3e6c3e6c63)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461510358323 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510358324 2016.04.24 18:05:58)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 99999c96c6ce988ecbcb8bc39e9fca9fca9f9c9e9b)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510358369 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510358370 2016.04.24 18:05:58)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8c8ca9dc19e98decdccda9298ce9ccecccec9cfcc)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510358401 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510358402 2016.04.24 18:05:58)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7e7e0b4e3b0b0f0e6b7a3bcb3e1b4e1e6e0e3e1b1)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510358448 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510358449 2016.04.24 18:05:58)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 16164511194141011714504d471114104010151013)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510394996 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510394997 2016.04.24 18:06:34)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d989888bd98e8ecedc899f8288dedbdf8fdfdadfdc)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510395002 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510395003 2016.04.24 18:06:34)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e9b9b8bae9bebefee8eeafb2baefbfefbdefbdefe0)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461510395059 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510395060 2016.04.24 18:06:35)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17471210464016004545054d101144114411121015)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510395121 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510395122 2016.04.24 18:06:35)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56065455510006405352440c065002505250575152)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510395168 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510395169 2016.04.24 18:06:35)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 85d5828b83d2d29284d5c1ded183d68384828183d3)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510395215 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510395216 2016.04.24 18:06:35)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b4e4e6e0b9e3e3a3b5b6f2efe5b3b6b2e2b2b7b2b1)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510725985 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510725986 2016.04.24 18:12:05)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c1c79794c99696d6c491879a90c6c3c797c7c2c7c4)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510726000 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510726001 2016.04.24 18:12:05)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1d78783d98686c6d0d6978a82d787d785d785d7d8)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9456          1461510726047 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510726048 2016.04.24 18:12:06)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 00060006565701175251125a070653065306050702)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load load_indirect store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 146 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 158 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 175 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 187 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 200 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 211 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 218 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 227 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 236 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__245(_architecture 14 0 245 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 247 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510726094 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510726095 2016.04.24 18:12:06)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f29282b78797f392a2b3d757f297b292b292e282b)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510726125 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510726126 2016.04.24 18:12:06)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e484c4c181919594f1e0a151a481d484f494a4818)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510726172 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510726173 2016.04.24 18:12:06)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7d7b2a7c202a2a6a7c7f3b262c7a7f7b2b7b7e7b78)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510817856 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510817857 2016.04.24 18:13:37)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a4a4f9f3a9f3f3b3a1f4e2fff5a3a6a2f2a2a7a2a1)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510817874 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510817875 2016.04.24 18:13:37)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4b4e9e0b9e3e3a3b5b3f2efe7b2e2b2e0b2e0b2bd)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9456          1461510817921 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510817922 2016.04.24 18:13:37)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e3e3e9b0b6b4e2f4b1b2f1b9e4e5b0e5b0e5e6e4e1)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load load_indirect store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 146 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 158 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 175 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 187 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 200 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 211 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 218 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 227 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 236 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__245(_architecture 14 0 245 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 247 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510817983 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510817984 2016.04.24 18:13:37)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 21217425217771372425337b712775272527202625)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510818030 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510818031 2016.04.24 18:13:38)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 50500053530707475100140b045603565157545606)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510818077 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510818078 2016.04.24 18:13:38)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7f7f7a7e202828687e7d39242e787d7929797c797a)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461510901046 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461510901047 2016.04.24 18:15:01)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98cf999799cfcf8f9dc8dec3c99f9a9ece9e9b9e9d)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461510901061 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461510901062 2016.04.24 18:15:01)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a7f0a6f0a9f0f0b0a6a0e1fcf4a1f1a1f3a1f3a1ae)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9456          1461510901112 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461510901113 2016.04.24 18:15:01)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d68180848681d7c18487c48cd1d085d085d0d3d1d4)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load load_indirect store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 146 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 158 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 175 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 187 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 200 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 211 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 218 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 227 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 236 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__245(_architecture 14 0 245 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 247 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461510901147 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461510901148 2016.04.24 18:15:01)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05525703015355130001175f550351030103040201)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461510901194 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461510901195 2016.04.24 18:15:01)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 34636331336363233564706f603267323533303262)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461510901241 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461510901242 2016.04.24 18:15:01)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 633461636934347462612538326461653565606566)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461511223422 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461511223423 2016.04.24 18:20:23)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dfd0828d808888c8da8f99848ed8ddd989d9dcd9da)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461511223437 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461511223438 2016.04.24 18:20:23)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eee1b3bdb2b9b9f9efe9a8b5bde8b8e8bae8bae8e7)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9449          1461511223513 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461511223514 2016.04.24 18:20:23)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d326f383f6a3c2a6f6c2f673a3b6e3b6e3b383a3f)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load load_indirect store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 146 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 158 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 175 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 187 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 200 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 211 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 218 (_process (_simple)(_target(8))(_sensitivity(18)(23)))))
			(RAM_MODE_SET(_architecture 10 0 227 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 236 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__245(_architecture 14 0 245 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 247 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461511223562 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461511223563 2016.04.24 18:20:23)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b643e6b383d3b7d6e6f79313b6d3f6d6f6d6a6c6f)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461511223609 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461511223610 2016.04.24 18:20:23)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9a95ca95c8cdcd8d9bcadec1ce9cc99c9b9d9e9ccc)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461511223656 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461511223657 2016.04.24 18:20:23)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c9c6cc9cc99e9edec8cb8f9298cecbcf9fcfcacfcc)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461514858136 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461514858137 2016.04.24 19:20:58)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fef8fcaea2a9a9e9fbaeb8a5aff9fcf8a8f8fdf8fb)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461514858152 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461514858153 2016.04.24 19:20:58)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d0a590b505a5a1a0c0a4b565e0b5b0b590b590b04)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9456          1461514858230 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461514858231 2016.04.24 19:20:58)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b5c58585f0c5a4c090a49015c5d085d085d5e5c59)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load load_indirect store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 146 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 158 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 175 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 187 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 200 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 211 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 218 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 227 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 236 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__245(_architecture 14 0 245 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 247 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461514858308 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461514858309 2016.04.24 19:20:58)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9aeadfea1fff9bfacadbbf3f9affdafadafa8aead)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461514858370 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461514858371 2016.04.24 19:20:58)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8efe9bbe3bfbfffe9b8acb3bceebbeee9efeceebe)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461514858433 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461514858434 2016.04.24 19:20:58)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 26217322297171312724607d772124207020252023)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461515192792 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461515192793 2016.04.24 19:26:32)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e3a383b626969293b6e78656f393c3868383d383b)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461515192798 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461515192799 2016.04.24 19:26:32)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e3a383b626969293f3978656d3868386a386a3837)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9456          1461515192840 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461515192841 2016.04.24 19:26:32)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6d693c6d6f3a6c7a3f3c7f376a6b3e6b3e6b686a6f)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load load_indirect store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 146 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 158 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__173(_architecture 4 0 173 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 175 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 187 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 200 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 211 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 218 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 227 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 236 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__245(_architecture 14 0 245 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 247 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461515192903 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461515192904 2016.04.24 19:26:32)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code abaffdfcf8fdfbbdaeafb9f1fbadffadafadaaacaf)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461515192950 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461515192951 2016.04.24 19:26:32)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dade8988888d8dcddb8a9e818edc89dcdbdddedc8c)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461515192997 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461515192998 2016.04.24 19:26:32)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 090d0e0f095e5e1e080b4f52580e0b0f5f0f0a0f0c)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461515655448 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461515655449 2016.04.24 19:34:15)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e7b7b7f222929697b2e38252f797c7828787d787b)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461515655464 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461515655465 2016.04.24 19:34:15)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8e8b8b80d2d9d9998f89c8d5dd88d888da88da8887)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2696          1461515655542 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461515655543 2016.04.24 19:34:15)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcd9898e8e8a8ccad9d8ce868cda88dad8dadddbd8)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461515655589 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461515655590 2016.04.24 19:34:15)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b0e580d5a5c5c1c0a5b4f505f0d580d0a0c0f0d5d)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461515655651 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461515655652 2016.04.24 19:34:15)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 494c4f4b491e1e5e484b0f12184e4b4f1f4f4a4f4c)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461515677138 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461515677139 2016.04.24 19:34:37)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36383433396161213366706d673134306030353033)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461515677154 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461515677155 2016.04.24 19:34:37)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 454b4747491212524442031e16431343114311434c)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9442          1461515677217 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461515677218 2016.04.24 19:34:37)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 848ad18ad6d38593d6d696de8382d782d782818386)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461515677310 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461515677311 2016.04.24 19:34:37)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1efb3b2e1b7b1f7e4e5f3bbb1e7b5e7e5e7e0e6e5)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461515677357 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461515677358 2016.04.24 19:34:37)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 101f1117134747071140544b441643161117141646)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461515677404 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461515677405 2016.04.24 19:34:37)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3f306b3a606868283e3d79646e383d3969393c393a)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461516687842 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461516687843 2016.04.24 19:51:27)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 45154347491212524015031e144247431343464340)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461516687858 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461516687859 2016.04.24 19:51:27)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54045257590303435553120f07520252005200525d)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2696          1461516687919 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461516687920 2016.04.24 19:51:27)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 93c3c59c91c5c385969781c9c395c7959795929497)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461516687967 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461516687968 2016.04.24 19:51:27)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c2929197c39595d5c392869996c491c4c3c5c6c494)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461516688014 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461516688015 2016.04.24 19:51:28)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f1a1f7a1f9a6a6e6f0f3b7aaa0f6f3f7a7f7f2f7f4)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461516724909 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461516724910 2016.04.24 19:52:04)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b050c0d505c5c1c0e5b4d505a0c090d5d0d080d0e)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2013          1461516724915 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461516724916 2016.04.24 19:52:04)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b050c0d505c5c1c0a0c4d50580d5d0d5f0d5f0d02)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(197122 )
		(50463234 514 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9446          1461516725003 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461516725004 2016.04.24 19:52:05)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 69673969363e687e3b3b7b336e6f3a6f3a6f6c6e6b)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2696          1461516725097 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461516725098 2016.04.24 19:52:05)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c99092c19197d1c2c3d59d97c193c1c3c1c6c0c3)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 37 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 44 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__54(_architecture 2 0 54 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 59 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461516725159 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461516725160 2016.04.24 19:52:05)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 050b5003035252120455415e510356030402010353)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461516725237 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461516725238 2016.04.24 19:52:05)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 535d53505904044452511508025451550555505556)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461516875689 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461516875690 2016.04.24 19:54:35)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 085a550e095f5f1f0d584e53590f0a0e5e0e0b0e0d)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461516875695 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461516875696 2016.04.24 19:54:35)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 085a550e095f5f1f090f4e535b0e5e0e5c0e5c0e01)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9446          1461516875753 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461516875754 2016.04.24 19:54:35)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47154d45161046501515551d404114411441424045)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2754          1461516875800 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461516875801 2016.04.24 19:54:35)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 76247b77712026607375642c267022707270777172)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461516875847 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461516875848 2016.04.24 19:54:35)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5f7adf2a3f2f2b2a4f5e1fef1a3f6a3a4a2a1a3f3)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461516875894 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461516875895 2016.04.24 19:54:35)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d4868986d98383c3d5d6928f85d3d6d282d2d7d2d1)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000058 55 2754          1461517106585 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461517106586 2016.04.24 19:58:26)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 030051050155531506001159530557050705020407)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000067 55 9058          1461517113525 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461517113526 2016.04.24 19:58:33)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1c1d191b464b4b0b194c5a474d1b1e1a4a1a1f1a19)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461517113541 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461517113542 2016.04.24 19:58:33)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c2d2928767b7b3b2d2b6a777f2a7a2a782a782a25)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9446          1461517113587 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461517113588 2016.04.24 19:58:33)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b5a09585f0c5a4c090949015c5d085d085d5e5c59)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 52 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 63 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 64 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 65 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 66 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 67 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 68 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 81 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 84 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 87 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 96 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19)))))
			(RAM_ADDR_SET(_architecture 8 0 210 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_DATA_I(_architecture 9 0 217 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 10 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 11 0 235 (_process (_target(23))(_sensitivity(18)(10))(_dssslsensitivity 1))))
			(line__242(_architecture 12 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 13 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 14 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 15 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(67372036 1028 )
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000058 55 2754          1461517113650 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461517113651 2016.04.24 19:58:33)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9998cc9691cfc98f9c9a8bc3c99fcd9f9d9f989e9d)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461517113697 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461517113698 2016.04.24 19:58:33)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8c9989dc39f9fdfc9988c939cce9bcec9cfccce9e)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461517113744 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461517113745 2016.04.24 19:58:33)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f7f6f2a7f9a0a0e0f6f5b1aca6f0f5f1a1f1f4f1f2)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461532819658 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461532819659 2016.04.25 00:20:19)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a1f1a4f6a9f6f6b6a4f1e7faf0a6a3a7f7a7a2a7a4)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461532819697 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461532819698 2016.04.25 00:20:19)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c090c595c99797d7c1c7869b93c696c694c694c6c9)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2754          1461532819864 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461532819865 2016.04.25 00:20:19)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6c3c3a6c3e3a3c7a696f7e363c6a386a686a6d6b68)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461532819936 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461532819937 2016.04.25 00:20:19)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aafaf9fdf8fdfdbdabfaeef1feacf9acabadaeacfc)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461532820008 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461532820009 2016.04.25 00:20:20)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f9a9ffa9f9aeaeeef8fbbfa2a8fefbffaffffafffc)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461532827664 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461532827665 2016.04.25 00:20:27)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1e6bcb2e9b6b6f6e4b1a7bab0e6e3e7b7e7e2e7e4)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461532827670 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461532827671 2016.04.25 00:20:27)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1e6bcb2e9b6b6f6e0e6a7bab2e7b7e7b5e7b5e7e8)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2754          1461532827720 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461532827721 2016.04.25 00:20:27)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f184a1848494f091a1c0d454f194b191b191e181b)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461532827756 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461532827757 2016.04.25 00:20:27)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f386f3a6a6868283e6f7b646b396c393e383b3969)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461532827789 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461532827790 2016.04.25 00:20:27)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5e595b5d020909495f5c18050f595c5808585d585b)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461532833963 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461532833964 2016.04.25 00:20:33)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a7f2c7b222d2d6d7f2a3c212b7d787c2c7c797c7f)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461532833977 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461532833978 2016.04.25 00:20:33)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 898cdf8789dede9e888ecfd2da8fdf8fdd8fdd8f80)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9331          1461532834034 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461532834035 2016.04.25 00:20:34)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8cdc99d969fc9df9a9eda92cfce9bce9bcecdcfca)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 148 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 160 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 177 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 189 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 202 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 215 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 222 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 231 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__238(_architecture 11 0 238 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__239(_architecture 12 0 239 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__240(_architecture 13 0 240 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 242 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461532834096 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461532834097 2016.04.25 00:20:34)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f7f2f1a7f1a1a7e1f2f4e5ada7f1a3f1f3f1f6f0f3)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461532834145 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461532834146 2016.04.25 00:20:34)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35303730336262223465716e613366333432313363)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461532834191 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461532834192 2016.04.25 00:20:34)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 64613364693333736566223f356366623262676261)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461533348677 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461533348678 2016.04.25 00:29:08)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 181e181f194f4f0f1d485e43491f1a1e4e1e1b1e1d)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461533348683 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461533348684 2016.04.25 00:29:08)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 181e181f194f4f0f191f5e434b1e4e1e4c1e4c1e11)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9331          1461533348728 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461533348729 2016.04.25 00:29:08)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47411045161046501511551d404114411441424045)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 148 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 160 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 177 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 189 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 202 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 215 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 222 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 231 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__238(_architecture 11 0 238 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__239(_architecture 12 0 239 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__240(_architecture 13 0 240 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 242 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461533348781 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461533348782 2016.04.25 00:29:08)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 76702677712026607375642c267022707270777172)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461533348810 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461533348811 2016.04.25 00:29:08)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9593c09a93c2c28294c5d1cec193c69394929193c3)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461533348850 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461533348851 2016.04.25 00:29:08)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c4c2c491c99393d3c5c6829f95c3c6c292c2c7c2c1)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461533787928 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461533787929 2016.04.25 00:36:27)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eabfbeb9b2bdbdfdefbaacb1bbede8ecbcece9ecef)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461533787939 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461533787940 2016.04.25 00:36:27)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faafaeaaa2adadedfbfdbca1a9fcacfcaefcaefcf3)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9331          1461533787975 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461533787976 2016.04.25 00:36:27)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 194c1b1e464e180e4b4f0b431e1f4a1f4a1f1c1e1b)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 148 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 160 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 177 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 189 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 202 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 215 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 222 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 231 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__238(_architecture 11 0 238 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__239(_architecture 12 0 239 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__240(_architecture 13 0 240 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 242 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461533788018 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461533788019 2016.04.25 00:36:28)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 396c3c3c316f692f3c3a2b63693f6d3f3d3f383e3d)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461533788049 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461533788050 2016.04.25 00:36:28)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 67326767633030706637233c336134616660636131)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461533788081 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461533788082 2016.04.25 00:36:28)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 87d2d28989d0d0908685c1dcd6808581d181848182)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461533797079 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461533797080 2016.04.25 00:36:37)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code affcfff8f0f8f8b8aaffe9f4fea8ada9f9a9aca9aa)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2032          1461533797088 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461533797089 2016.04.25 00:36:37)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code affcfff8f0f8f8b8aea8e9f4fca9f9a9fba9fba9a6)
	(_entity
		(_time 1461502266630)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 4 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9331          1461533797136 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461533797137 2016.04.25 00:36:37)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code de8dd98cdd89dfc98c88cc84d9d88dd88dd8dbd9dc)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 148 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 160 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 177 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 189 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 202 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 215 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 222 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 231 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__238(_architecture 11 0 238 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__239(_architecture 12 0 239 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__240(_architecture 13 0 240 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 242 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461533797179 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461533797180 2016.04.25 00:36:37)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0c5f0d0a5e5a5c1a090f1e565c0a580a080a0d0b08)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4444          1461533797208 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461533797209 2016.04.25 00:36:37)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c7f28287c7b7b3b2d7c6877782a7f2a2d2b282a7a)
	(_entity
		(_time 1461502266765)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~134 0 31 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~136 0 32 (_architecture (_string \"011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461533797247 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461533797248 2016.04.25 00:36:37)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4b181a49101c1c5c4a490d101a4c494d1d4d484d4e)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000063 55 9331          1461533986324 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461533986325 2016.04.25 00:39:46)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1b4e5b2b6b6e0f6b3b7f3bbe6e7b2e7b2e7e4e6e3)
	(_entity
		(_time 1461502266679)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{8~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 12)))))
		(_signal (_internal next_state states 0 53 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{8~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{2~downto~0}~132 0 62 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{2~downto~0}~136 0 64 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{2~downto~0}~138 0 65 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 66 (_architecture (_string \"100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 67 (_architecture (_string \"101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 68 (_architecture (_string \"110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_architecture (_string \"111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 82 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{8~downto~0}~1320 0 83 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 85 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 88 (_process (_target(18))(_sensitivity(17)(0)(1)))))
			(FSM_COMB(_architecture 1 0 97 (_process (_simple)(_target(17))(_sensitivity(18)(21)(2)))))
			(STOP_PROCESS(_architecture 2 0 148 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 160 (_process (_target(20))(_sensitivity(18)(0)(1)(20)(22)(15)(16))(_dssslsensitivity 3))))
			(line__175(_architecture 4 0 175 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 177 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 189 (_process (_simple)(_target(19))(_sensitivity(18)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 202 (_process (_simple)(_target(21)(22))(_sensitivity(17)(19)(1))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 215 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 222 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 231 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__238(_architecture 11 0 238 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__239(_architecture 12 0 239 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__240(_architecture 13 0 240 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 242 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000059 55 2035          1461537590263 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461537590264 2016.04.25 01:39:50)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3969296c99494d4c2c4859890c595c597c597c5ca)
	(_entity
		(_time 1461537590261)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2754          1461537590376 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461537590377 2016.04.25 01:39:50)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40154242411610564543521a104614464446414744)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461537590444 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461537590445 2016.04.25 01:39:50)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e2b797f282929697f2e3a252a782d787f797a7828)
	(_entity
		(_time 1461537590440)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461537590534 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461537590535 2016.04.25 01:39:50)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dc898e8e868b8bcbddde9a878ddbdeda8adadfdad9)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461537616901 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461537616902 2016.04.25 01:40:16)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d3d7d381d98484c4d683958882d4d1d585d5d0d5d6)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2035          1461537616910 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461537616911 2016.04.25 01:40:16)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e3e7e3b0e9b4b4f4e2e4a5b8b0e5b5e5b7e5b7e5ea)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2754          1461537616975 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461537616976 2016.04.25 01:40:16)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 21257025217771372422337b712775272527202625)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461537617020 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461537617021 2016.04.25 01:40:17)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 50540453530707475100140b045603565157545606)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461537617066 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461537617067 2016.04.25 01:40:17)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7f7b7e7e202828687e7d39242e787d7929797c797a)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461537640410 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461537640411 2016.04.25 01:40:40)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa1f2f8f0f8f8b8aaffe9f4fea8ada9f9a9aca9aa)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2035          1461537640417 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461537640418 2016.04.25 01:40:40)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa1f2f8f0f8f8b8aea8e9f4fca9f9a9fba9fba9a6)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2754          1461537640465 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461537640466 2016.04.25 01:40:40)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ded0d38c8a888ec8dbddcc848ed88ad8dad8dfd9da)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461537640503 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461537640504 2016.04.25 01:40:40)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d035d0b5a5a5a1a0c5d4956590b5e0b0c0a090b5b)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461537640530 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461537640531 2016.04.25 01:40:40)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1c12191b464b4b0b1d1e5a474d1b1e1a4a1a1f1a19)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461537679075 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461537679076 2016.04.25 01:41:19)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afabfbf8f0f8f8b8aaffe9f4fea8ada9f9a9aca9aa)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2035          1461537679085 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461537679086 2016.04.25 01:41:19)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfbbebebe0e8e8a8beb8f9e4ecb9e9b9ebb9ebb9b6)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(131587 )
		(33686018 514 )
		(197379 )
		(33686018 770 )
		(197122 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9595          1461537679156 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461537679157 2016.04.25 01:41:19)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fdf9feadffaafceaafafefa7fafbaefbaefbf8faff)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 152 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 164 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__179(_architecture 4 0 179 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 181 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 193 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 206 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 235 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__242(_architecture 11 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461537679241 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461537679242 2016.04.25 01:41:19)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b5f5e58080d0b4d5e5849010b5d0f5d5f5d5a5c5f)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461537679303 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461537679304 2016.04.25 01:41:19)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 999d999693cece8e98c9ddc2cd9fca9f989e9d9fcf)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461537679376 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461537679377 2016.04.25 01:41:19)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d8dc8d8ad98f8fcfd9da9e8389dfdade8ededbdedd)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461537755581 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461537755582 2016.04.25 01:42:35)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8381858d89d4d49486d3c5d8d2848185d585808586)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2054          1461537755600 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461537755601 2016.04.25 01:42:35)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2a0a4f5a9f5f5b5a3a5e4f9f1a4f4a4f6a4f6a4ab)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(131587 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(50463234 )
		(50463234 770 )
		(33686274 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9595          1461537755652 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461537755653 2016.04.25 01:42:35)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1d380838686d0c68383c38bd6d782d782d7d4d6d3)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 152 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 164 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__179(_architecture 4 0 179 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 181 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 193 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 206 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 235 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__242(_architecture 11 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461537755700 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461537755701 2016.04.25 01:42:35)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 00025706015650160503125a500654060406010704)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461537755752 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461537755753 2016.04.25 01:42:35)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f3d6d3a6a6868283e6f7b646b396c393e383b3969)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461537755786 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461537755787 2016.04.25 01:42:35)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5e5c595d020909495f5c18050f595c5808585d585b)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461537892167 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461537892168 2016.04.25 01:44:52)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15154012194242021045534e441217134313161310)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2041          1461537892184 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461537892185 2016.04.25 01:44:52)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 24247120297373332523627f77227222702270222d)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686274 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(50463234 )
		(50463234 770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9595          1461537892261 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461537892262 2016.04.25 01:44:52)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 737371722624726421216129747520752075767471)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 152 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 164 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__179(_architecture 4 0 179 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 181 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 193 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 206 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 235 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__242(_architecture 11 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2754          1461537892330 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461537892331 2016.04.25 01:44:52)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b1b4e5b1e7e1a7b4b2a3ebe1b7e5b7b5b7b0b6b5)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 38 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 39 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 45 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 60 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461537892397 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461537892398 2016.04.25 01:44:52)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ffffffafaaa8a8e8feafbba4abf9acf9fef8fbf9a9)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461537892516 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461537892517 2016.04.25 01:44:52)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6d6d3b6d303a3a7a6c6f2b363c6a6f6b3b6b6e6b68)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461538129355 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461538129356 2016.04.25 01:48:49)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98c89a9799cfcf8f9dc8dec3c99f9a9ece9e9b9e9d)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2041          1461538129363 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461538129364 2016.04.25 01:48:49)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98c89a9799cfcf8f999fdec3cb9ece9ecc9ecc9e91)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686274 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(50463234 )
		(50463234 515 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9595          1461538129403 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461538129404 2016.04.25 01:48:49)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c79792929690c6d09595d59dc0c194c194c1c2c0c5)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 152 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 164 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__179(_architecture 4 0 179 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 181 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 193 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 206 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 235 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__242(_architecture 11 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2986          1461538129441 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461538129442 2016.04.25 01:48:49)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f6a6a4a6f1a0a6e0f3f9e4aca6f0a2f0f2f0f7f1f2)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 42 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 43 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 49 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461538129483 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461538129484 2016.04.25 01:48:49)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15131412134242021445514e411346131412111343)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461538129513 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461538129514 2016.04.25 01:48:49)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 35336130396262223437736e643237336333363330)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461538219162 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461538219163 2016.04.25 01:50:19)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6d6e6c6d303a3a7a683d2b363c6a6f6b3b6b6e6b68)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2041          1461538219174 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461538219175 2016.04.25 01:50:19)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7f7d7d262b2b6b7d7b3a272f7a2a7a287a287a75)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686274 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(50529027 )
		(50463234 515 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9595          1461538219226 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461538219227 2016.04.25 01:50:19)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aba8fdfcaffcaabcf9f9b9f1acadf8adf8adaeaca9)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 152 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 164 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__179(_architecture 4 0 179 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 181 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 193 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 206 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 226 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 235 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__242(_architecture 11 0 242 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__243(_architecture 12 0 243 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__244(_architecture 13 0 244 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 246 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2986          1461538219302 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461538219303 2016.04.25 01:50:19)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f9faa8a9f1afa9effcf6eba3a9ffadfffdfff8fefd)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 42 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 43 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 49 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461538219352 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461538219353 2016.04.25 01:50:19)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 282b7f2c237f7f3f29786c737c2e7b2e292f2c2e7e)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461538219409 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461538219410 2016.04.25 01:50:19)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 67646567693030706665213c366065613161646162)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461538469690 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461538469691 2016.04.25 01:54:29)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10154517194747071540564b411712164616131615)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2041          1461538469701 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461538469702 2016.04.25 01:54:29)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10154517194747071117564b431646164416441619)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686274 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(50529027 )
		(50463234 515 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000058 55 2986          1461538469762 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461538469763 2016.04.25 01:54:29)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f4a4a4d18191f594a405d151f491b494b494e484b)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 42 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 43 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 49 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461538469804 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461538469805 2016.04.25 01:54:29)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d787d7c2a2a2a6a7c2d3926297b2e7b7c7a797b2b)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461538469845 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461538469846 2016.04.25 01:54:29)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code aca9f9fbf6fbfbbbadaeeaf7fdabaeaafaaaafaaa9)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000067 55 9058          1461538494155 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461538494156 2016.04.25 01:54:54)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 959ac19a99c2c28290c5d3cec4929793c393969390)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2041          1461538494164 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461538494165 2016.04.25 01:54:54)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5aaf1f2a9f2f2b2a4a2e3fef6a3f3a3f1a3f1a3ac)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686274 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(50529027 )
		(50463234 515 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000063 55 9599          1461538494203 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461538494204 2016.04.25 01:54:54)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c4cbc7919693c5d3c0c2c6c2829ec6c297c2c1c3c6c2c7)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 154 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 166 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__181(_architecture 4 0 181 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 183 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 195 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 208 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 221 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 248 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
I 000058 55 2986          1461538494251 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461538494252 2016.04.25 01:54:54)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3fcf7a3f1a5a3e5f6fce1a9a3f5a7f5f7f5f2f4f7)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 42 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 43 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 49 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
I 000072 55 4448          1461538494285 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461538494286 2016.04.25 01:54:54)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 222d22262375753523726679762471242325262474)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
I 000056 55 2133          1461538494333 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461538494334 2016.04.25 01:54:54)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 515e0452590606465053170a005653570757525754)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000067 55 9058          1461538781760 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1461538781761 2016.04.25 01:59:41)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0f5f5f09505858180a5f49545e080d0959090c090a)
	(_entity
		(_time 1461502266625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(AccumulatorDataPath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 88 (_entity . DataRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((address)(mp_ram_address))
			((data_input)(mp_ram_data_input))
			((data_output)(mp_ram_data_output))
		)
	)
	(_instantiation U_ROM 0 95 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 100 (_component AccumulatorDataPath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand)(mp_datapath_operand))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . AccumulatorDataPath)
		)
	)
	(_instantiation U_CONTROLLER 0 108 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_address)(mp_ram_address))
			((ram_data_input)(mp_ram_data_input))
			((ram_data_output)(mp_ram_data_output))
			((datapath_operand)(mp_datapath_operand))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_sign_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 73 (_architecture (_uni ))))
		(_signal (_internal mp_ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 74 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 78 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000059 55 2041          1461538781774 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1461538781775 2016.04.25 01:59:41)
	(_source (\./src/Components/MicroROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e4e4e19424949091f1958454d1848184a184a1817)
	(_entity
		(_time 1461537590260)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal instruction_subType 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_type 0 21 (_array instruction_subType ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 26 (_architecture (_code 2))))
		(_signal (_internal data instruction_subType 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686274 )
		(33686018 514 )
		(50529026 )
		(33686018 770 )
		(33686019 )
		(50463234 515 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
V 000063 55 9599          1461538781813 Controller_Behavioural
(_unit VHDL (controller 0 11 (controller_behavioural 0 36 ))
	(_version v98)
	(_time 1461538781814 2016.04.25 01:59:41)
	(_source (\./src/Components/Controller.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d6d3a383f6a3c2a393b3f3b7b673f3b6e3b383a3f3b3e)
	(_entity
		(_time 1461537590341)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 20 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal states 0 37 (_enum1 idle fetch decode read read_indirect load_indirect load store store_indirect add sub halt jump_if_not_zero jump_if_not_sign_bit_set (_to (i 0)(i 13)))))
		(_signal (_internal next_state states 0 54 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{9~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal data_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD_OP ~STD_LOGIC_VECTOR{3~downto~0}~132 0 63 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STORE_OP ~STD_LOGIC_VECTOR{3~downto~0}~134 0 64 (_architecture (_string \"0001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP ~STD_LOGIC_VECTOR{3~downto~0}~136 0 65 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal SUB_OP ~STD_LOGIC_VECTOR{3~downto~0}~138 0 66 (_architecture (_string \"0011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal HALT_OP ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 67 (_architecture (_string \"0100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNZ_OP ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68 (_architecture (_string \"0101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal JNSB_OP ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 69 (_architecture (_string \"0110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 70 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal STOREI_OP ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 71 (_architecture (_string \"1000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 84 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 85 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 87 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 90 (_process (_target(18))(_sensitivity(0)(1)(17)))))
			(FSM_COMB(_architecture 1 0 99 (_process (_simple)(_target(17))(_sensitivity(2)(18)(21)))))
			(STOP_PROCESS(_architecture 2 0 154 (_process (_simple)(_target(3))(_sensitivity(18)))))
			(INSTR_COUNTER(_architecture 3 0 166 (_process (_target(20))(_sensitivity(0)(1)(18)(15)(16)(20)(22))(_dssslsensitivity 3))))
			(line__181(_architecture 4 0 181 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(20)))))
			(ROM_READ_SET(_architecture 5 0 183 (_process (_simple)(_target(4))(_sensitivity(17)(18)))))
			(ROM_READ(_architecture 6 0 195 (_process (_simple)(_target(19))(_sensitivity(1)(6)(18)))))
			(REGS_CONTROL(_architecture 7 0 208 (_process (_simple)(_target(21)(22))(_sensitivity(1)(17)(19))(_read(23(d_5_0))))))
			(RAM_ADDR_SET(_architecture 8 0 221 (_process (_simple)(_target(8))(_sensitivity(22)(23))(_read(18)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(18)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(23))(_sensitivity(18))(_read(10)))))
			(line__244(_architecture 11 0 244 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__245(_architecture 12 0 245 (_assignment (_simple)(_alias((datapath_operand)(data)))(_target(11))(_sensitivity(23)))))
			(line__246(_architecture 13 0 246 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(12))(_sensitivity(21)))))
			(DATAPATH_SET(_architecture 14 0 248 (_process (_simple)(_target(13))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Controller_Behavioural 15 -1
	)
)
V 000058 55 2986          1461538781859 DataRAM_Bevioural
(_unit VHDL (dataram 0 13 (dataram_bevioural 0 22 ))
	(_version v98)
	(_time 1461538781860 2016.04.25 01:59:41)
	(_source (\./src/Components/DataRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6c3c6c6c3e3a3c7a69637e363c6a386a686a6d6b68)
	(_entity
		(_time 1461502266728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 18 (_entity (_out ))))
		(_type (_internal byte 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 24 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM RAM_t 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 42 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 43 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((data_in)(data_input)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 49 (_process (_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . DataRAM_Bevioural 4 -1
	)
)
V 000072 55 4448          1461538781893 AccumulatorDataPath_Behavioural
(_unit VHDL (accumulatordatapath 0 8 (accumulatordatapath_behavioural 0 19 ))
	(_version v98)
	(_time 1461538781894 2016.04.25 01:59:41)
	(_source (\./src/Components/AccumulatorDataPath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9bcb9e94cacccc8c9acbdfc0cf9dc89d9a9c9f9dcd)
	(_entity
		(_time 1461537590439)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal accumulator ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal accumulator_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal accumulator_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_string \"0000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal LOADI ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30 (_architecture (_string \"0111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~136 0 32 (_architecture (_string \"0011"\))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(6))(_monitor))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(8))(_sensitivity(2)(6))(_monitor))))
			(REGISTER_ACCUMULATOR(_architecture 2 0 48 (_process (_target(6))(_sensitivity(0)(1)(2)(7)(8)))))
			(FLAGS_PROCESS(_architecture 3 0 61 (_process (_simple)(_target(9)(10))(_sensitivity(6)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((result)(accumulator)))(_target(3))(_sensitivity(6)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_alias((zero_flag)(accumulator_zero_flag)))(_simpleassign BUF)(_target(4))(_sensitivity(9)))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((significant_bit_flag)(accumulator_significant_bit_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . AccumulatorDataPath_Behavioural 7 -1
	)
)
V 000056 55 2133          1461538781933 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1461538781934 2016.04.25 01:59:41)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code baeaeaeee2ededadbbb8fce1ebbdb8bcecbcb9bcbf)
	(_entity
		(_time 1461502266861)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
