
---------- Begin Simulation Statistics ----------
final_tick                                27896706250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    394                       # Simulator instruction rate (inst/s)
host_mem_usage                               10350252                       # Number of bytes of host memory used
host_op_rate                                      403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43065.89                       # Real time elapsed on the host
host_tick_rate                                 480996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16980184                       # Number of instructions simulated
sim_ops                                      17363563                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020715                       # Number of seconds simulated
sim_ticks                                 20714531875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.005216                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  833945                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               850919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1027                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7145                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871510                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9554                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1527                       # Number of indirect misses.
system.cpu.branchPred.lookups                  947336                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28936                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5864904                       # Number of instructions committed
system.cpu.committedOps                       5950638                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.091253                       # CPI: cycles per instruction
system.cpu.discardedOps                         16512                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3294535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            177247                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1571637                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5497405                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.323493                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      986                       # number of quiesce instructions executed
system.cpu.numCycles                         18129902                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       986                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4140447     69.58%     69.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3114      0.05%     69.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 196030      3.29%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1611047     27.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5950638                       # Class of committed instruction
system.cpu.quiesceCycles                     15013349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12632497                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         2176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1492741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471303                       # Transaction distribution
system.membus.trans_dist::ReadResp             480655                       # Transaction distribution
system.membus.trans_dist::WriteReq             275433                       # Transaction distribution
system.membus.trans_dist::WriteResp            275433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          601                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8881                       # Transaction distribution
system.membus.trans_dist::ReadExReq               325                       # Transaction distribution
system.membus.trans_dist::ReadExResp              325                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       736786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        736786                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1476521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1496478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1473572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1473572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2995884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       555264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       555264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22291                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47154044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47154044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47842423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2230386                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000983                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031334                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2228194     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                    2192      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2230386                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3730935293                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20269624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            25279468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4151000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16685360                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2868060005                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           45010500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3163769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       790942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3954712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       790942                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3163769                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3954712                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3954712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3954712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7909423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       956182                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       956182                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9954                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2908162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2908162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2993708                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22291                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46530564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46530564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47667855                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5049097000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4046879108                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2578966000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3163769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2372827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3163769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8700366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3163769                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2372827                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5536596                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3163769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5536596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5536596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14236962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2372827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5536596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7909423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2372827                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       815852                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3188679                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2372827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7909423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       815852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11098103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       266496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       266496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1454082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1473572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46530564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47154044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       910506                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       910506    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       910506                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2109135875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2617935000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    578421375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15818846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    594240221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15818846                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15836805                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31655651                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    594240221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31655651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    625895872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48168964                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29884420                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47841284                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8372225                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       933889                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5423105                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3163769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1515445688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803597402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3163769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2325370628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    866872788                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1442678994                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2309551782                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3163769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2382318476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2246276396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3163769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4634922410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       555328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       556864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       555328                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       555328                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8677                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8701                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26808619                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74151                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26882770                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26808619                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26808619                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26808619                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74151                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26882770                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30160828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17094400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267100                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9509266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1442678994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       815852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3018557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1456022670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1866130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15818846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803597402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3163769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       790942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825237090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1866130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25328113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2246276396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3163769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       790942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       815852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3018557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2281259759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    727006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000448648250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              849107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             284597                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267100                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15219455490                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2356160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27589295490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32297.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58547.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    783                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.297960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.246815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.748800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1121      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1082      2.16%      4.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          941      1.88%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          691      1.38%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          790      1.58%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          717      1.43%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          920      1.84%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          746      1.49%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43086     86.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1597.457627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    778.629682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            36     12.20%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.34%     12.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     22.03%     34.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.34%     34.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          187     63.39%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.68%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     905.440678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    685.490705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    314.728015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             27      9.15%      9.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.02%     10.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.34%     10.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.34%     10.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.34%     11.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.68%     11.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.34%     12.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.34%     12.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.68%     13.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.34%     13.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      6.44%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30158848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17094720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30160828                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17094400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1455.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1456.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20714693125                       # Total gap between requests
system.mem_ctrls.avgGap                      28054.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29882180                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16645056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9509266.305831011385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1442570857.035116910934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 815852.373685369617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3018557.232059099711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1934101.153806547169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15818846.497587094083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 803544878.563662886620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3163769.299517419189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 790942.324879354797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179834470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27343420815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23965225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42074980                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15414451940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3429356250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 359851613125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2591147875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    434877500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58387.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58558.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90434.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43065.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25520615.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    669796.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1383533.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2530417.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1698740.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10901886955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1120560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8692331295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1972                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           986                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9516962.728195                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2577979.523640                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          986    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1053375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             986                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18512981000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9383725250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2877101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2877101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2877101                       # number of overall hits
system.cpu.icache.overall_hits::total         2877101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8677                       # number of overall misses
system.cpu.icache.overall_misses::total          8677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    379515000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    379515000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    379515000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    379515000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2885778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2885778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2885778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2885778                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43738.043102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43738.043102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43738.043102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43738.043102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    366272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    366272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    366272000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    366272000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42211.824363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42211.824363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42211.824363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42211.824363                       # average overall mshr miss latency
system.cpu.icache.replacements                   8481                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2877101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2877101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    379515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    379515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2885778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2885778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43738.043102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43738.043102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    366272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    366272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42211.824363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42211.824363                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           472.868721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2392238                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            282.070275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   472.868721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5780232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5780232                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       324218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           324218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       324218                       # number of overall hits
system.cpu.dcache.overall_hits::total          324218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1292                       # number of overall misses
system.cpu.dcache.overall_misses::total          1292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97597125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97597125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97597125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97597125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       325510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       325510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003969                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75539.570433                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75539.570433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75539.570433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75539.570433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          601                       # number of writebacks
system.cpu.dcache.writebacks::total               601                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75125000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75125000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22055500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22055500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003075                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003075                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003075                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75049.950050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75049.950050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75049.950050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75049.950050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.633166                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.633166                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1001                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       196846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          196846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55481875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55481875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       197572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76421.315427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76421.315427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1013                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1013                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51554375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51554375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22055500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22055500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76263.868343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76263.868343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21772.458045                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21772.458045                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       127372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       127938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       127938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74408.568905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74408.568905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23570625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23570625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        72525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        72525                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       736786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       736786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7709650500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7709650500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10463.893858                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10463.893858                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        96255                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        96255                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       640531                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       640531                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7407745418                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7407745418                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11565.006874                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11565.006874                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.737673                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               24513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.415339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.737673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7197329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7197329                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27896706250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27896981250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    394                       # Simulator instruction rate (inst/s)
host_mem_usage                               10350252                       # Number of bytes of host memory used
host_op_rate                                      403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43066.00                       # Real time elapsed on the host
host_tick_rate                                 481001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16980193                       # Number of instructions simulated
sim_ops                                      17363578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020715                       # Number of seconds simulated
sim_ticks                                 20714806875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.004990                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  833947                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               850923                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1028                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7147                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871510                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9554                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1527                       # Number of indirect misses.
system.cpu.branchPred.lookups                  947343                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28939                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5864913                       # Number of instructions committed
system.cpu.committedOps                       5950653                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.091323                       # CPI: cycles per instruction
system.cpu.discardedOps                         16519                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3294554                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            177247                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1571640                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5497783                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.323486                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      986                       # number of quiesce instructions executed
system.cpu.numCycles                         18130342                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       986                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4140455     69.58%     69.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3114      0.05%     69.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 196036      3.29%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1611047     27.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5950653                       # Class of committed instruction
system.cpu.quiesceCycles                     15013349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12632559                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         2177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1492750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471303                       # Transaction distribution
system.membus.trans_dist::ReadResp             480660                       # Transaction distribution
system.membus.trans_dist::WriteReq             275433                       # Transaction distribution
system.membus.trans_dist::WriteResp            275433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          602                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8885                       # Transaction distribution
system.membus.trans_dist::ReadExReq               325                       # Transaction distribution
system.membus.trans_dist::ReadExResp              325                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           678                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       736786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        736786                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1476527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1496484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1473572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1473572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2995898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       555456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       555456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22291                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47154044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47154044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47842807                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2230390                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000983                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031334                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2228198     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                    2192      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2230390                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3730944918                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20269624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            25286718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4151000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16696860                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2868060005                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           45025500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3163727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       790932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3954659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       790932                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3163727                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3954659                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3954659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3954659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7909318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       956182                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       956182                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9954                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2908162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2908162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2993708                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22291                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46530564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46530564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47667855                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5049097000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4046879108                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2578966000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3163727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2372795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3163727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8700250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3163727                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2372795                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5536523                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3163727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5536523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5536523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14236773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2372795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5536523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7909318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2372795                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       815842                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3188637                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2372795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7909318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       815842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11097955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       266496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       266496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1454082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1473572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46530564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47154044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       910506                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       910506    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       910506                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2109135875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2617935000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    578413696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15818636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    594232332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15818636                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15836595                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31655231                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    594232332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31655231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    625887563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48168964                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29884420                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47841284                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8372225                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       933889                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5423105                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3163727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1515425569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803586734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3163727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2325339758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    866861280                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1442659841                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2309521121                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3163727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2382286849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2246246575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3163727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4634860879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       555456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       556992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       555456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       555456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8679                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8703                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26814443                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74150                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26888592                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26814443                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26814443                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26814443                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74150                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26888592                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30160956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17094464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9509140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1442659841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       815842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3024696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1456009519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1869194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15818636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803586734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3163727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       790932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825229224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1869194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25327777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2246246575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3163727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       790932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       815842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3024696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2281238743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    727006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000448648250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              849112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             284597                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471269                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267101                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471269                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15219455490                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2356170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27589347990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32297.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58547.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    783                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.297960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.246815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.748800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1121      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1082      2.16%      4.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          941      1.88%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          691      1.38%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          790      1.58%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          717      1.43%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          920      1.84%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          746      1.49%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43086     86.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1597.457627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    778.629682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            36     12.20%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.34%     12.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     22.03%     34.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.34%     34.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          187     63.39%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.68%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     905.440678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    685.490705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    314.728015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             27      9.15%      9.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.02%     10.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.34%     10.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.34%     10.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.34%     11.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.68%     11.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.34%     12.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.34%     12.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.68%     13.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.34%     13.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      6.44%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30158976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17094720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30160956                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17094464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1455.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1456.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20715135625                       # Total gap between requests
system.mem_ctrls.avgGap                      28055.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29882180                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16645056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9509140.065299306065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1442551706.145220994949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 815841.542814287124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3024696.313998341560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1934075.477592402371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15818636.494046485052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 803534211.081077337265                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3163727.298809296917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 790931.824702324229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179834470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27343420815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23965225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42127480                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15414451940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3429356250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 359851613125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2591147875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    434877500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58387.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58558.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90434.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43031.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25478432.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    669796.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1383533.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2530417.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1698740.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10901886955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1120560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8692606295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1972                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           986                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9516962.728195                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2577979.523640                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          986    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1053375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             986                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18513256000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9383725250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2877113                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2877113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2877113                       # number of overall hits
system.cpu.icache.overall_hits::total         2877113                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8679                       # number of overall misses
system.cpu.icache.overall_misses::total          8679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    379643750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    379643750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    379643750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    379643750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2885792                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2885792                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2885792                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2885792                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43742.798710                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43742.798710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43742.798710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43742.798710                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8679                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    366396375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    366396375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    366396375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    366396375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42216.427584                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42216.427584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42216.427584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42216.427584                       # average overall mshr miss latency
system.cpu.icache.replacements                   8484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2877113                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2877113                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    379643750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    379643750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2885792                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2885792                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43742.798710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43742.798710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    366396375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    366396375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42216.427584                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42216.427584                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           472.868736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6043139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            674.608060                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   472.868736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5780263                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5780263                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       324222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           324222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       324222                       # number of overall hits
system.cpu.dcache.overall_hits::total          324222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1294                       # number of overall misses
system.cpu.dcache.overall_misses::total          1294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97717750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97717750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97717750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97717750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       325516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       325516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003975                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75516.035549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75516.035549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75516.035549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75516.035549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          602                       # number of writebacks
system.cpu.dcache.writebacks::total               602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9950                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75242375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75242375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75242375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75242375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22055500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22055500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75017.323031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75017.323031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75017.323031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75017.323031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.633166                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.633166                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1003                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       196850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          196850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55602500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55602500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       197578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       197578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76377.060440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76377.060440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1013                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1013                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51671750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51671750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22055500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22055500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76212.020649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76212.020649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21772.458045                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21772.458045                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       127372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       127938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       127938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74408.568905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74408.568905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23570625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23570625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        72525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        72525                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       736786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       736786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7709650500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7709650500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10463.893858                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10463.893858                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        96255                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        96255                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       640531                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       640531                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7407745418                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7407745418                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11565.006874                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11565.006874                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.737636                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              328697                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            216.961716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.737636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7197355                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7197355                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27896981250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
