[connectivity]
sp=mpr16b_32_32_opt_accel_1.in_update_0_read_pipe0:DDR[0]
sp=mpr16b_32_32_opt_accel_1.mpr16b_32_32_update_0_write_pipe0:DDR[1]
