# FIFO
synchronous FIFO(First In First Out)  Design using Verilog
