{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677758868479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677758868484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 17:37:48 2023 " "Processing started: Thu Mar 02 17:37:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677758868484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677758868484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SB_1135_intergratedCode -c SB_1135_intergratedCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off SB_1135_intergratedCode -c SB_1135_intergratedCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677758868484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677758868682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677758868683 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1135_intergratedCode.v(114) " "Verilog HDL information at SB_1135_intergratedCode.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677758875362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 SB_1135_intergratedCode.v(564) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(564): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 SB_1135_intergratedCode.v(565) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(565): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 565 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 SB_1135_intergratedCode.v(566) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(566): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 566 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f SB_1135_intergratedCode.v(24) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(24): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b SB_1135_intergratedCode.v(25) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(25): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f SB_1135_intergratedCode.v(26) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(26): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b SB_1135_intergratedCode.v(27) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(27): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDL ledl SB_1135_intergratedCode.v(31) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(31): object \"LEDL\" differs only in case from object \"ledl\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDC ledc SB_1135_intergratedCode.v(32) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(32): object \"LEDC\" differs only in case from object \"ledc\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr SB_1135_intergratedCode.v(33) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(33): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT0 bit0 SB_1135_intergratedCode.v(37) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(37): object \"BIT0\" differs only in case from object \"bit0\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT1 bit1 SB_1135_intergratedCode.v(38) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(38): object \"BIT1\" differs only in case from object \"bit1\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT2 bit2 SB_1135_intergratedCode.v(39) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(39): object \"BIT2\" differs only in case from object \"bit2\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BIT3 bit3 SB_1135_intergratedCode.v(42) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(42): object \"BIT3\" differs only in case from object \"bit3\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hash_letter hash_letter SB_1135_intergratedCode.v(955) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(955): object \"Hash_letter\" differs only in case from object \"hash_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 955 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P_letter p_letter SB_1135_intergratedCode.v(966) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(966): object \"P_letter\" differs only in case from object \"p_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 966 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C_letter c_letter SB_1135_intergratedCode.v(968) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(968): object \"C_letter\" differs only in case from object \"c_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 968 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K_letter k_letter SB_1135_intergratedCode.v(969) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(969): object \"K_letter\" differs only in case from object \"k_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 969 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z_letter z_letter SB_1135_intergratedCode.v(983) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(983): object \"Z_letter\" differs only in case from object \"z_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 983 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "U_letter u_letter SB_1135_intergratedCode.v(987) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(987): object \"U_letter\" differs only in case from object \"u_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 987 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_letter m_letter SB_1135_intergratedCode.v(988) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(988): object \"M_letter\" differs only in case from object \"m_letter\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 988 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEFT_SERVO left_servo SB_1135_intergratedCode.v(20) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(20): object \"LEFT_SERVO\" differs only in case from object \"left_servo\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRIPPER_SERVO gripper_servo SB_1135_intergratedCode.v(21) " "Verilog HDL Declaration information at SB_1135_intergratedCode.v(21): object \"GRIPPER_SERVO\" differs only in case from object \"gripper_servo\" in the same scope" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677758875365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1135_intergratedcode.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1135_intergratedcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1135_intergratedCode " "Found entity 1: SB_1135_intergratedCode" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677758875398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677758875398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX SB_1135_intergratedCode.v(937) " "Verilog HDL Implicit Net warning at SB_1135_intergratedCode.v(937): created implicit net for \"TX\"" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 937 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677758875399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SB_1135_intergratedCode " "Elaborating entity \"SB_1135_intergratedCode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677758875466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX SB_1135_intergratedCode.v(937) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(937): object \"TX\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 937 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875543 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg SB_1135_intergratedCode.v(66) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(66): object \"avg\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875543 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_servo_mov SB_1135_intergratedCode.v(110) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(110): object \"count_servo_mov\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875544 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cumt_dis SB_1135_intergratedCode.v(849) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(849): object \"cumt_dis\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turns SB_1135_intergratedCode.v(866) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(866): object \"turns\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwm_up SB_1135_intergratedCode.v(918) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(918): object \"pwm_up\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 918 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwm_thres SB_1135_intergratedCode.v(919) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(919): object \"pwm_thres\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_slight_thres SB_1135_intergratedCode.v(920) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(920): object \"cnt_slight_thres\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_force_thres SB_1135_intergratedCode.v(921) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(921): object \"cnt_force_thres\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 921 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_wait_thres SB_1135_intergratedCode.v(922) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(922): object \"cnt_wait_thres\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_kunji2 SB_1135_intergratedCode.v(927) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(927): object \"flag_kunji2\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 927 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_dump SB_1135_intergratedCode.v(1024) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(1024): object \"flag_dump\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1024 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875549 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_to_pick SB_1135_intergratedCode.v(1028) " "Verilog HDL or VHDL warning at SB_1135_intergratedCode.v(1028): object \"counter_to_pick\" assigned a value but never read" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677758875550 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 SB_1135_intergratedCode.v(534) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(534): truncated value with size 2 to match size of target (1)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875611 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 SB_1135_intergratedCode.v(755) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(755): truncated value with size 16 to match size of target (12)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875615 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 SB_1135_intergratedCode.v(756) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(756): truncated value with size 16 to match size of target (12)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875615 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 SB_1135_intergratedCode.v(757) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(757): truncated value with size 16 to match size of target (12)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875615 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1135_intergratedCode.v(792) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(792): truncated value with size 32 to match size of target (5)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875615 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(793) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(793): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875615 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(995) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(995): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875617 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(996) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(996): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875617 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(997) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(997): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875617 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_intergratedCode.v(1221) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1221): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875654 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 SB_1135_intergratedCode.v(1251) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1251): truncated value with size 11 to match size of target (5)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875656 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SB_1135_intergratedCode.v(1262) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1262): truncated value with size 32 to match size of target (11)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875657 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SB_1135_intergratedCode.v(1356) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1356): truncated value with size 32 to match size of target (26)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875664 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1403) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1403): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875666 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1437) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1437): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875666 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1470) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1470): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875667 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1502) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1502): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875667 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1534) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1534): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875668 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1567) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1567): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875669 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1601) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1601): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875669 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1634) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1634): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875670 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(1667) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1667): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875671 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SB_1135_intergratedCode.v(1714) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1714): truncated value with size 32 to match size of target (16)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875672 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SB_1135_intergratedCode.v(1745) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1745): truncated value with size 32 to match size of target (16)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875672 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SB_1135_intergratedCode.v(1777) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1777): truncated value with size 32 to match size of target (16)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875672 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SB_1135_intergratedCode.v(1809) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1809): truncated value with size 32 to match size of target (16)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875673 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1825) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1825): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875673 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1843) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1843): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875673 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1867) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1867): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875674 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1885) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1885): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875674 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1911) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1911): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875675 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1930) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1930): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875675 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1955) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1955): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875676 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1974) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1974): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875676 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(1999) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(1999): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 1999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875677 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 SB_1135_intergratedCode.v(2018) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2018): truncated value with size 32 to match size of target (31)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875677 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SB_1135_intergratedCode.v(2099) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2099): truncated value with size 32 to match size of target (6)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875680 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SB_1135_intergratedCode.v(2134) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2134): truncated value with size 32 to match size of target (6)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875680 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SB_1135_intergratedCode.v(2164) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2164): truncated value with size 32 to match size of target (6)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875681 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SB_1135_intergratedCode.v(2198) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2198): truncated value with size 32 to match size of target (6)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875681 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SB_1135_intergratedCode.v(2230) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2230): truncated value with size 32 to match size of target (6)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875681 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SB_1135_intergratedCode.v(2251) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2251): truncated value with size 32 to match size of target (21)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2270) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2270): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2277) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2277): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2283) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2283): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2290) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2290): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2298) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2298): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2302) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2302): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875682 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2309) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2309): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2313) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2313): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2320) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2320): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2324) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2324): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2331) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2331): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2335) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2335): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2342) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2342): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2346) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2346): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2353) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2353): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2357) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2357): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875683 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2364) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2364): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875684 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2368) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2368): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875684 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2375) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2375): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875684 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2379) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2379): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875684 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2387) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2387): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875684 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2391) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2391): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875684 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2410) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2410): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875687 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2417) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2417): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875687 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2423) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2423): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875687 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2430) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2430): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2438) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2438): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2442) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2442): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2449) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2449): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2453) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2453): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2461) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2461): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2465) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2465): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2472) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2472): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2476) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2476): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2483) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2483): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2487) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2487): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875688 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2494) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2494): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2498) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2498): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2505) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2505): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2509) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2509): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2518) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2518): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2522) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2522): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2531) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2531): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2535) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2535): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2545) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2545): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2549) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2549): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875689 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2559) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2559): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875690 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2563) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2563): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875690 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2572) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2572): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875690 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2576) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2576): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875690 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2585) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2585): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875690 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2589) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2589): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875690 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2607) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2607): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875694 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2614) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2614): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2620) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2620): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2627) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2627): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2635) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2635): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2639) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2639): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2646) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2646): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2650) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2650): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2658) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2658): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2662) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2662): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875695 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2670) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2670): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2674) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2674): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2681) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2681): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2685) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2685): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2692) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2692): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2696) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2696): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2703) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2703): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2707) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2707): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2716) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2716): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875696 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2720) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2720): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2729) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2729): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2733) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2733): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2743) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2743): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2747) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2747): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2757) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2757): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2761) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2761): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2770) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2770): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2774) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2774): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875697 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2782) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2782): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2786) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2786): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2794) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2794): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2798) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2798): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2805) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2805): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2809) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2809): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2817) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2817): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2821) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2821): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875698 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SB_1135_intergratedCode.v(2835) " "Verilog HDL assignment warning at SB_1135_intergratedCode.v(2835): truncated value with size 32 to match size of target (9)" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 2835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677758875701 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[4\]\[6..5\] 0 SB_1135_intergratedCode.v(287) " "Net \"turns_map\[4\]\[6..5\]\" at SB_1135_intergratedCode.v(287) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677758875791 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[6..5\] 0 SB_1135_intergratedCode.v(287) " "Net \"turns_map\[6..5\]\" at SB_1135_intergratedCode.v(287) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677758875791 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[3\]\[6..5\] 0 SB_1135_intergratedCode.v(287) " "Net \"turns_map\[3\]\[6..5\]\" at SB_1135_intergratedCode.v(287) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677758875791 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[2\]\[6..5\] 0 SB_1135_intergratedCode.v(287) " "Net \"turns_map\[2\]\[6..5\]\" at SB_1135_intergratedCode.v(287) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677758875791 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[1\]\[6..5\] 0 SB_1135_intergratedCode.v(287) " "Net \"turns_map\[1\]\[6..5\]\" at SB_1135_intergratedCode.v(287) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677758875791 "|SB_1135_intergratedCode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "turns_map\[0\]\[6..5\] 0 SB_1135_intergratedCode.v(287) " "Net \"turns_map\[0\]\[6..5\]\" at SB_1135_intergratedCode.v(287) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677758875791 "|SB_1135_intergratedCode"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adjacent_nodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adjacent_nodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677758876469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "path_of_adjacent_nodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"path_of_adjacent_nodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677758876469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_heading " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_heading\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677758876469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "turn_to_reach " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"turn_to_reach\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677758876469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "turns_map " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"turns_map\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1677758876469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_chip_select GND " "Pin \"adc_chip_select\" is stuck at GND" {  } { { "SB_1135_intergratedCode.v" "" { Text "E:/E-yantra/Task 5/SB_1135_intergratedCode.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677758893355 "|SB_1135_intergratedCode|adc_chip_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677758893355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677758893717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677758899131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E-yantra/Task 5/output_files/SB_1135_intergratedCode.map.smsg " "Generated suppressed messages file E:/E-yantra/Task 5/output_files/SB_1135_intergratedCode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677758899454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677758900201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677758900201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8697 " "Implemented 8697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677758901291 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677758901291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8673 " "Implemented 8673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677758901291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677758901291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677758901314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 17:38:21 2023 " "Processing ended: Thu Mar 02 17:38:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677758901314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677758901314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677758901314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677758901314 ""}
