Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr  5 17:33:56 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           33 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |              80 |           26 |
| Yes          | No                    | No                     |             272 |           63 |
| Yes          | No                    | Yes                    |             135 |           21 |
| Yes          | Yes                   | No                     |             152 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                            | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                            | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                            | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                          |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o                                                                        | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o                                                                        | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/current_clock_count                                                                              | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count                                                                              | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/current_clock_count                                                                              | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o                                                                        | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o[21]_i_1_n_0                                                                  | design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o[21]_i_1_n_0                                                                  | design_1_i/echo_pulse_measurer_0/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o[21]_i_1_n_0                                                                  | design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[0]_0                                                |                3 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/blink_0/U0/output_sig_i_2_n_0                                                                                                 |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                           | design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/p_0_in                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                          |               34 |            103 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 5      |                     3 |
| 6      |                     1 |
| 8      |                     5 |
| 12     |                     1 |
| 13     |                     3 |
| 14     |                     2 |
| 16+    |                    21 |
+--------+-----------------------+


