Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 18:30:30 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                         Path #1                                                                         |          WorstPath from Dst         |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                  12.500 |                              12.500 |
| Path Delay                |                0.686 |                                                                                                                                                  12.967 |                               0.561 |
| Logic Delay               | 0.098(15%)           | 3.788(30%)                                                                                                                                              | 0.483(87%)                          |
| Net Delay                 | 0.588(85%)           | 9.179(70%)                                                                                                                                              | 0.078(13%)                          |
| Clock Skew                |               -0.097 |                                                                                                                                                   0.127 |                              -0.402 |
| Slack                     |               11.709 |                                                                                                                                                  -0.425 |                              11.529 |
| Timing Exception          |                      |                                                                                                                                                         |                                     |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                 | 0% x 0%                             |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                  | (0, 0)                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                     223 |                                   1 |
| Fixed Loc                 |                    0 |                                                                                                                                                       0 |                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                       0 |                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                       0 |                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                       0 |                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                            | Safely Timed                        |
| Logic Levels              |                    0 |                                                                                                                                                      28 |                                   0 |
| Routes                    |                    1 |                                                                                                                                                      29 |                                   0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                         |
| Start Point Clock         | clk                  | clk                                                                                                                                                     | clk                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                     | clk                                 |
| DSP Block                 | None                 | None                                                                                                                                                    | None                                |
| BRAM                      | None                 | None                                                                                                                                                    | None                                |
| IO Crossings              |                    0 |                                                                                                                                                       0 |                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                       0 |                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                       0 |                                   0 |
| High Fanout               |                    1 |                                                                                                                                                      27 |                                   1 |
| Dont Touch                |                    0 |                                                                                                                                                       0 |                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                       0 |                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                  | SRL16E/CLK                          |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                | FDRE/D                              |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                    | sr_3_8.sector_0_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.sector_0_sr_3_0.sector_1/D                                                                                                                       | sr_p.sr_1[131]/D                    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #2                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                0.686 |                                                                                                                                                       12.961 |                            0.547 |
| Logic Delay               | 0.098(15%)           | 3.696(29%)                                                                                                                                                   | 0.483(89%)                       |
| Net Delay                 | 0.588(85%)           | 9.265(71%)                                                                                                                                                   | 0.064(11%)                       |
| Clock Skew                |               -0.097 |                                                                                                                                                        0.127 |                           -0.402 |
| Slack                     |               11.709 |                                                                                                                                                       -0.420 |                           11.543 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                      | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          222 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           27 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                         | sr_3_8.roi_6_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.roi_6_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[140]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                   Path #3                                                                                   |          WorstPath from Dst         |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                      12.500 |                              12.500 |
| Path Delay                |                0.686 |                                                                                                                                                                      12.956 |                               0.542 |
| Logic Delay               | 0.098(15%)           | 3.991(31%)                                                                                                                                                                  | 0.473(88%)                          |
| Net Delay                 | 0.588(85%)           | 8.965(69%)                                                                                                                                                                  | 0.069(12%)                          |
| Clock Skew                |               -0.097 |                                                                                                                                                                       0.127 |                              -0.402 |
| Slack                     |               11.709 |                                                                                                                                                                      -0.420 |                              11.548 |
| Timing Exception          |                      |                                                                                                                                                                             |                                     |
| Bounding Box Size         | 0% x 0%              | 6% x 3%                                                                                                                                                                     | 0% x 0%                             |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                      | (0, 0)                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                         226 |                                   1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                           0 |                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                           0 |                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                           0 |                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                           0 |                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                | Safely Timed                        |
| Logic Levels              |                    0 |                                                                                                                                                                          32 |                                   0 |
| Routes                    |                    1 |                                                                                                                                                                          33 |                                   0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                         |
| Start Point Clock         | clk                  | clk                                                                                                                                                                         | clk                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                         | clk                                 |
| DSP Block                 | None                 | None                                                                                                                                                                        | None                                |
| BRAM                      | None                 | None                                                                                                                                                                        | None                                |
| IO Crossings              |                    0 |                                                                                                                                                                           0 |                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                           0 |                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                           0 |                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                          27 |                                   1 |
| Dont Touch                |                    0 |                                                                                                                                                                           0 |                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                           0 |                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                      | SRL16E/CLK                          |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                    | FDRE/D                              |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                                        | sr_3_8.sector_1_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.sector_1_sr_3_0.sector_1/D                                                                                                                                           | sr_p.sr_1[130]/D                    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                   Path #4                                                                                   |        WorstPath from Dst        |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                      12.500 |                           12.500 |
| Path Delay                |                0.686 |                                                                                                                                                                      12.854 |                            0.549 |
| Logic Delay               | 0.098(15%)           | 4.117(33%)                                                                                                                                                                  | 0.486(89%)                       |
| Net Delay                 | 0.588(85%)           | 8.737(67%)                                                                                                                                                                  | 0.063(11%)                       |
| Clock Skew                |               -0.097 |                                                                                                                                                                       0.034 |                           -0.279 |
| Slack                     |               11.709 |                                                                                                                                                                      -0.404 |                           11.663 |
| Timing Exception          |                      |                                                                                                                                                                             |                                  |
| Bounding Box Size         | 0% x 0%              | 6% x 3%                                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                      | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                         224 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                           0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                           0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                           0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                           0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                          32 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                          33 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                         | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                         | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                        | None                             |
| BRAM                      | None                 | None                                                                                                                                                                        | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                           0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                           0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                           0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                          27 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                           0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                           0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                      | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                    | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                                        | sr_3_8.roi_1_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.roi_1_sr_3_0.sector_1/D                                                                                                                                              | sr_p.sr_1[137]/D                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #5                                                                           |         WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                            12.500 |
| Path Delay                |                0.686 |                                                                                                                                                       12.803 |                             0.565 |
| Logic Delay               | 0.098(15%)           | 3.684(29%)                                                                                                                                                   | 0.488(87%)                        |
| Net Delay                 | 0.588(85%)           | 9.119(71%)                                                                                                                                                   | 0.077(13%)                        |
| Clock Skew                |               -0.097 |                                                                                                                                                       -0.002 |                            -0.231 |
| Slack                     |               11.709 |                                                                                                                                                       -0.388 |                            11.695 |
| Timing Exception          |                      |                                                                                                                                                              |                                   |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                      | 0% x 0%                           |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                          224 |                                 1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                      |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                 0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                 0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 SRL16E | SRL16E FDRE                       |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                               |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                               |
| DSP Block                 | None                 | None                                                                                                                                                         | None                              |
| BRAM                      | None                 | None                                                                                                                                                         | None                              |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                 0 |
| High Fanout               |                    1 |                                                                                                                                                           27 |                                 1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                        |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                            |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                         | sr_3_8.sector_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.sector_sr_3_0.sector_1/D                                                                                                                              | sr_p.sr_1[128]/D                  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                   Path #6                                                                                   |        WorstPath from Dst        |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                                      12.500 |                           12.500 |
| Path Delay                |                0.686 |                                                                                                                                                                      12.932 |                            0.549 |
| Logic Delay               | 0.098(15%)           | 3.983(31%)                                                                                                                                                                  | 0.486(89%)                       |
| Net Delay                 | 0.588(85%)           | 8.949(69%)                                                                                                                                                                  | 0.063(11%)                       |
| Clock Skew                |               -0.097 |                                                                                                                                                                       0.127 |                           -0.402 |
| Slack                     |               11.709 |                                                                                                                                                                      -0.388 |                           11.541 |
| Timing Exception          |                      |                                                                                                                                                                             |                                  |
| Bounding Box Size         | 0% x 0%              | 6% x 3%                                                                                                                                                                     | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                      | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                         224 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                           0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                           0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                           0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                           0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                          32 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                          33 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                         | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                         | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                        | None                             |
| BRAM                      | None                 | None                                                                                                                                                                        | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                           0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                           0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                           0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                          27 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                           0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                           0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                      | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                    | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                                        | sr_3_8.roi_0_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.roi_0_sr_3_0.sector_1/D                                                                                                                                              | sr_p.sr_1[138]/D                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #7                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                0.686 |                                                                                                                                                       12.928 |                            0.558 |
| Logic Delay               | 0.098(15%)           | 3.411(27%)                                                                                                                                                   | 0.488(88%)                       |
| Net Delay                 | 0.588(85%)           | 9.517(73%)                                                                                                                                                   | 0.070(12%)                       |
| Clock Skew                |               -0.097 |                                                                                                                                                        0.127 |                           -0.402 |
| Slack                     |               11.709 |                                                                                                                                                       -0.385 |                           11.532 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                      | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          226 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           27 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                         | sr_3_8.roi_2_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.roi_2_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[136]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                            Path #8                                                                           |        WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                           12.500 |
| Path Delay                |                0.686 |                                                                                                                                                       12.919 |                            0.565 |
| Logic Delay               | 0.098(15%)           | 3.562(28%)                                                                                                                                                   | 0.488(87%)                       |
| Net Delay                 | 0.588(85%)           | 9.357(72%)                                                                                                                                                   | 0.077(13%)                       |
| Clock Skew                |               -0.097 |                                                                                                                                                        0.127 |                           -0.402 |
| Slack                     |               11.709 |                                                                                                                                                       -0.375 |                           11.525 |
| Timing Exception          |                      |                                                                                                                                                              |                                  |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                      | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                          222 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                                0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                         | None                             |
| BRAM                      | None                 | None                                                                                                                                                         | None                             |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                           27 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                         | sr_3_8.roi_3_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.roi_3_sr_3_0.sector_1/D                                                                                                                               | sr_p.sr_1[143]/D                 |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                         Path #9                                                                         |        WorstPath from Dst        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               12.500 |                                                                                                                                                  12.500 |                           12.500 |
| Path Delay                |                0.686 |                                                                                                                                                  12.834 |                            0.562 |
| Logic Delay               | 0.098(15%)           | 3.532(28%)                                                                                                                                              | 0.480(86%)                       |
| Net Delay                 | 0.588(85%)           | 9.302(72%)                                                                                                                                              | 0.082(14%)                       |
| Clock Skew                |               -0.097 |                                                                                                                                                   0.127 |                           -0.402 |
| Slack                     |               11.709 |                                                                                                                                                  -0.290 |                           11.528 |
| Timing Exception          |                      |                                                                                                                                                         |                                  |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                 | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                  | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                     223 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                       0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                       0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                       0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                       0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                            | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                      28 |                                0 |
| Routes                    |                    1 |                                                                                                                                                      29 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                     | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                     | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                    | None                             |
| BRAM                      | None                 | None                                                                                                                                                    | None                             |
| IO Crossings              |                    0 |                                                                                                                                                       0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                       0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                       0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                      27 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                       0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                       0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                  | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                    | sr_3_8.roi_5_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.roi_5_sr_3_0.sector_1/D                                                                                                                          | sr_p.sr_1[141]/D                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                           Path #10                                                                           |        WorstPath from Dst       |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Requirement               |               12.500 |                                                                                                                                                       12.500 |                          12.500 |
| Path Delay                |                0.686 |                                                                                                                                                       13.012 |                           0.549 |
| Logic Delay               | 0.098(15%)           | 3.708(29%)                                                                                                                                                   | 0.486(89%)                      |
| Net Delay                 | 0.588(85%)           | 9.304(71%)                                                                                                                                                   | 0.063(11%)                      |
| Clock Skew                |               -0.097 |                                                                                                                                                        0.314 |                          -0.588 |
| Slack                     |               11.709 |                                                                                                                                                       -0.281 |                          11.355 |
| Timing Exception          |                      |                                                                                                                                                              |                                 |
| Bounding Box Size         | 0% x 0%              | 7% x 3%                                                                                                                                                      | 0% x 0%                         |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                       | (0, 0)                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                          222 |                               1 |
| Fixed Loc                 |                    0 |                                                                                                                                                            0 |                               0 |
| Fixed Route               |                    0 |                                                                                                                                                            0 |                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                            0 |                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                            0 |                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                 | Safely Timed                    |
| Logic Levels              |                    0 |                                                                                                                                                           29 |                               0 |
| Routes                    |                    1 |                                                                                                                                                           30 |                               0 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 SRL16E | SRL16E FDRE                     |
| Start Point Clock         | clk                  | clk                                                                                                                                                          | clk                             |
| End Point Clock           | clk                  | clk                                                                                                                                                          | clk                             |
| DSP Block                 | None                 | None                                                                                                                                                         | None                            |
| BRAM                      | None                 | None                                                                                                                                                         | None                            |
| IO Crossings              |                    0 |                                                                                                                                                            0 |                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                            0 |                               0 |
| PBlocks                   |                    0 |                                                                                                                                                            0 |                               0 |
| High Fanout               |                    1 |                                                                                                                                                           27 |                               1 |
| Dont Touch                |                    0 |                                                                                                                                                            0 |                               0 |
| Mark Debug                |                    0 |                                                                                                                                                            0 |                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                       | SRL16E/CLK                      |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                     | FDRE/D                          |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                                         | sr_3_8.pt_0_sr_3_0.sector_1/CLK |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_3_8.pt_0_sr_3_0.sector_1/D                                                                                                                                | sr_p.sr_1[132]/D                |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 4 | 5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 32 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 538 | 4 | 4 | 12 | 11 | 17 | 18 |  9 |  7 | 14 | 21 |  8 | 17 | 14 | 29 |  2 |  5 | 12 | 35 | 22 | 28 | 83 | 39 | 19 | 17 |  9 |  6 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.88 |           3.81 |            9084 | 0(0.0%) | 195(3.3%) | 201(3.4%) | 537(9.1%) | 1357(23.0%) | 3600(61.1%) |        144 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D003_SHORTSR-freq80retfan16_rev_1 | 0.81 |           4.26 |            6605 | 0(0.0%) | 194(3.3%) | 201(3.5%) | 452(7.8%) | 1357(23.4%) | 3600(62.0%) |        144 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       100% | (CLEL_R_X63Y351,CLEM_X64Y352) | wrapper(100%) |            0% |             5 | 100%         | 0%         |  23% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       116% | (CLEL_R_X62Y334,CLEM_X64Y337) | wrapper(100%) |            0% |             6 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       108% | (CLEL_R_X62Y324,CLEM_X66Y331) | wrapper(100%) |            0% |       5.69643 | 99%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                2 |       111% | (CLEL_R_X62Y327,CLEM_X64Y330) | wrapper(100%) |            0% |       5.71094 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.065% | (CLEL_R_X62Y326,CLEM_X65Y333) | wrapper(100%) |            0% |       5.77812 | 100%         | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                0 |           0.001% | (CLEM_X65Y350,CLEM_X65Y350)   | wrapper(100%) |            0% |         4.625 | 100%         | 0%         |  62% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.036% | (CLEM_X60Y332,CLEM_X63Y339)   | wrapper(100%) |            0% |       5.79375 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.062% | (CLEM_X60Y340,CLEM_X63Y343)   | wrapper(100%) |            0% |         5.825 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X57Y341,CLEM_X57Y341)   | wrapper(100%) |            0% |          4.25 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.208% | (NULL_X354Y335,CLEM_X65Y354)  | wrapper(100%) |            0% |       5.06875 | 88%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.017% | (CLEM_X63Y348,CLEM_X66Y352)   | wrapper(100%) |            0% |       5.03333 | 95%          | 0%         |  18% |   0% | NA   | NA   | 0%  |    0% |  3% |
| East      | Short  |                4 |           0.127% | (NULL_X354Y332,CLEM_X65Y351)  | wrapper(100%) |            0% |       5.34062 | 93%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.193% | (NULL_X354Y333,CLEM_X65Y352)  | wrapper(100%) |            0% |       5.29375 | 92%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X60Y336   | 363             | 583          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X60Y338   | 363             | 581          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X60Y337   | 363             | 582          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X60Y341   | 363             | 578          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y336 | 365             | 583          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y338 | 365             | 581          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y337 | 365             | 582          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X60Y339   | 363             | 580          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X60Y335   | 363             | 584          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X60Y340   | 363             | 579          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y347 | 379             | 572          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y337 | 365             | 582          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y336 | 365             | 583          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X64Y325   | 380             | 595          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X60Y337   | 363             | 582          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X63Y333   | 377             | 586          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y333 | 374             | 586          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y335 | 374             | 584          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y347   | 377             | 572          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X61Y335   | 368             | 584          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


