<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1848" height="930" x="72" y="27" />
 <generation path="_PROJECT_NAME_/" synthesis="VERILOG" />
 <hdlexample language="VHDL" />
</preferences>
