<!DOCTYPE html SYSTEM "about:legacy-compat">
<html lang="en-US" data-preset="contrast" data-primary-color="#307FFF"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta charset="UTF-8"><meta name="robots" content="noindex"><meta name="built-on" content="2025-03-24T00:20:16.919975513"><title>6 Portas L&oacute;gicas | Arquiteture Computer</title><script type="application/json" id="virtual-toc-data">[{"id":"lgebra-de-comuta-o","level":0,"title":"Álgebra de Comutação","anchor":"#lgebra-de-comuta-o"}]</script><script type="application/json" id="topic-shortcuts"></script><link href="https://resources.jetbrains.com/writerside/apidoc/6.22.0-b725/app.css" rel="stylesheet"><link rel="icon" type="image/svg" sizes="16x16" href="images/logo-primary.svg"><meta name="image" content=""><!-- Open Graph --><meta property="og:title" content="6 Portas L&oacute;gicas | Arquiteture Computer"><meta property="og:description" content=""><meta property="og:image" content=""><meta property="og:site_name" content="Arquiteture Computer Help"><meta property="og:type" content="website"><meta property="og:locale" content="en_US"><meta property="og:url" content="writerside-documentation/04.html"><!-- End Open Graph --><!-- Twitter Card --><meta name="twitter:card" content="summary_large_image"><meta name="twitter:site" content=""><meta name="twitter:title" content="6 Portas L&oacute;gicas | Arquiteture Computer"><meta name="twitter:description" content=""><meta name="twitter:creator" content=""><meta name="twitter:image:src" content=""><!-- End Twitter Card --><!-- Schema.org WebPage --><script type="application/ld+json">{
    "@context": "http://schema.org",
    "@type": "WebPage",
    "@id": "writerside-documentation/04.html#webpage",
    "url": "writerside-documentation/04.html",
    "name": "6 Portas L&oacute;gicas | Arquiteture Computer",
    "description": "",
    "image": "",
    "inLanguage":"en-US"
}</script><!-- End Schema.org --><!-- Schema.org WebSite --><script type="application/ld+json">{
    "@type": "WebSite",
    "@id": "writerside-documentation/#website",
    "url": "writerside-documentation/",
    "name": "Arquiteture Computer Help"
}</script><!-- End Schema.org --></head><body data-id="04" data-main-title="6 Portas Lógicas" data-article-props="{&quot;seeAlsoStyle&quot;:&quot;links&quot;}" data-template="article" data-breadcrumbs="Domus 1"><div class="wrapper"><main class="panel _main"><header class="panel__header"><div class="container"><h3>Arquiteture Computer  Help</h3><div class="panel-trigger"></div></div></header><section class="panel__content"><div class="container"><article class="article" data-shortcut-switcher="inactive"><h1 data-toc="04" id="04.md">6 Portas Lógicas</h1><p id="vwhrrs_3">Os computadores s&atilde;o constitu&iacute;dos de elementos eletr&ocirc;nicos como: <span class="control" id="vwhrrs_8">capacitores</span>, <span class="control" id="vwhrrs_9">resistores</span> e <span class="control" id="vwhrrs_10">transistores</span>.</p><ul class="list _bullet" id="vwhrrs_4"><li class="list__item" id="vwhrrs_11"><p id="vwhrrs_14"><span class="control" id="vwhrrs_15">Capacitores:</span> s&atilde;o os componentes respons&aacute;veis por armazenar e liberar carga el&eacute;trica, realizando a filtragem de ru&iacute;do e a estabiliza&ccedil;&atilde;o de tens&otilde;es.</p></li><li class="list__item" id="vwhrrs_12"><p id="vwhrrs_16"><span class="control" id="vwhrrs_17">Resistores:</span> limitam a passagem de corrente el&eacute;trica e s&atilde;o usados para controlar a voltagem da corrente el&eacute;trica.</p></li><li class="list__item" id="vwhrrs_13"><p id="vwhrrs_18"><span class="control" id="vwhrrs_19">Transistores:</span> amplificam sinais e controlam o fluxo da corrente dentro do circuito. Eles permitem ou n&atilde;o a passagem de sinais bin&aacute;rios para realizarem opera&ccedil;&otilde;es atrav&eacute;s das portas l&oacute;gicas, formando assim os <code class="code" id="vwhrrs_20">circuitos l&oacute;gicos</code>.</p></li></ul><p id="vwhrrs_5">Portas L&oacute;gicas s&atilde;o a base para a constru&ccedil;&atilde;o de um processador. Elas s&atilde;o embutidas em um CI (Circuito Integrado) com o objetivo de realizar tarefas espec&iacute;ficas. Podem ser encontradas tanto em <span class="control" id="vwhrrs_21">ULSI (Ultra Large Scale Integration)</span> quanto em circuitos mais simples.</p><section class="chapter"><h2 id="lgebra-de-comuta-o" data-toc="lgebra-de-comuta-o">&Aacute;lgebra de Comuta&ccedil;&atilde;o</h2><p id="vwhrrs_22">Assim como a &aacute;lgebra b&aacute;sica da escola, criou-se a necessidade de fazer opera&ccedil;&otilde;es com os d&iacute;gitos bin&aacute;rios. Surge ent&atilde;o a <span class="control" id="vwhrrs_31">&Aacute;lgebra de Comuta&ccedil;&atilde;o</span>.</p><p id="vwhrrs_23">Para tal, era necess&aacute;rio primeiro definir as representa&ccedil;&otilde;es gr&aacute;ficas. Adotou-se ent&atilde;o 0 (falso) e 1 (verdadeiro).</p><section class="chapter"><h3 id="porta-and" data-toc="porta-and">Porta AND</h3><p id="vwhrrs_32">Esta porta aceita dois operandos: A e B, sendo bin&aacute;rios 0 e 1. A opera&ccedil;&atilde;o AND simula a multiplica&ccedil;&atilde;o bin&aacute;ria, possuindo a finalidade de garantir que o mesmo bit de entrada seja o mesmo da sa&iacute;da (transfer&ecirc;ncia de bit, ou seja, &eacute; usado para transferir dados da mem&oacute;ria para a CPU).</p><ul class="list _bullet" id="vwhrrs_33"><li class="list__item" id="vwhrrs_35"><p id="vwhrrs_36">Porta L&oacute;gica <span class="control" id="vwhrrs_37">AND</span>:</p></li></ul><div class="table-wrapper"><table class="wide" id="vwhrrs_34"><thead><tr class="ijRowHead" id="vwhrrs_38"><th id="vwhrrs_44"><p>Entrada</p></th><th id="vwhrrs_45"><p>Sa&iacute;da</p></th><th id="vwhrrs_46"></th></tr></thead><tbody><tr id="vwhrrs_39"><td id="vwhrrs_47"><p>A</p></td><td id="vwhrrs_48"><p>B</p></td><td id="vwhrrs_49"><p>Y = AB</p></td></tr><tr id="vwhrrs_40"><td id="vwhrrs_50"><p>1</p></td><td id="vwhrrs_51"><p>0</p></td><td id="vwhrrs_52"><p>0</p></td></tr><tr id="vwhrrs_41"><td id="vwhrrs_53"><p>0</p></td><td id="vwhrrs_54"><p>1</p></td><td id="vwhrrs_55"><p>0</p></td></tr><tr id="vwhrrs_42"><td id="vwhrrs_56"><p>1</p></td><td id="vwhrrs_57"><p>1</p></td><td id="vwhrrs_58"><p>1</p></td></tr><tr id="vwhrrs_43"><td id="vwhrrs_59"><p>0</p></td><td id="vwhrrs_60"><p>0</p></td><td id="vwhrrs_61"><p>0</p></td></tr></tbody></table></div></section><section class="chapter"><h3 id="porta-or" data-toc="porta-or">Porta OR</h3><p id="vwhrrs_62">Esta porta aceita dois operandos: A e B, sendo bin&aacute;rios 0 e 1. Ela simula a soma bin&aacute;ria, ou seja, s&oacute; resultar&aacute; em verdadeiro (1) se pelo menos um dos operandos for igual a 1.</p><ul class="list _bullet" id="vwhrrs_63"><li class="list__item" id="vwhrrs_65"><p id="vwhrrs_66">Porta L&oacute;gica <span class="control" id="vwhrrs_67">OR</span>:</p></li></ul><div class="table-wrapper"><table class="wide" id="vwhrrs_64"><thead><tr class="ijRowHead" id="vwhrrs_68"><th id="vwhrrs_74"><p>Entrada</p></th><th id="vwhrrs_75"><p>Sa&iacute;da</p></th><th id="vwhrrs_76"></th></tr></thead><tbody><tr id="vwhrrs_69"><td id="vwhrrs_77"><p>A</p></td><td id="vwhrrs_78"><p>B</p></td><td id="vwhrrs_79"><p>Y = A+B</p></td></tr><tr id="vwhrrs_70"><td id="vwhrrs_80"><p>1</p></td><td id="vwhrrs_81"><p>0</p></td><td id="vwhrrs_82"><p>1</p></td></tr><tr id="vwhrrs_71"><td id="vwhrrs_83"><p>0</p></td><td id="vwhrrs_84"><p>1</p></td><td id="vwhrrs_85"><p>1</p></td></tr><tr id="vwhrrs_72"><td id="vwhrrs_86"><p>1</p></td><td id="vwhrrs_87"><p>1</p></td><td id="vwhrrs_88"><p>1</p></td></tr><tr id="vwhrrs_73"><td id="vwhrrs_89"><p>0</p></td><td id="vwhrrs_90"><p>0</p></td><td id="vwhrrs_91"><p>0</p></td></tr></tbody></table></div></section><section class="chapter"><h3 id="porta-xor-exclusive-or" data-toc="porta-xor-exclusive-or">Porta XOR (exclusive or)</h3><p id="vwhrrs_92">Esta porta aceita dois operandos: A e B, sendo bin&aacute;rios 0 e 1. Ela serve como uma verifica&ccedil;&atilde;o de desigualdade, em que se os operandos tiverem valores bin&aacute;rios diferentes, a opera&ccedil;&atilde;o resultar&aacute; em verdadeiro (1). Caso contr&aacute;rio, resultar&aacute; em falso (0).</p><ul class="list _bullet" id="vwhrrs_93"><li class="list__item" id="vwhrrs_96"><p id="vwhrrs_97">Porta L&oacute;gica <span class="control" id="vwhrrs_98">XOR</span>:</p></li></ul><div class="table-wrapper"><table class="wide" id="vwhrrs_94"><thead><tr class="ijRowHead" id="vwhrrs_99"><th id="vwhrrs_105"><p>Entrada</p></th><th id="vwhrrs_106"><p>Sa&iacute;da</p></th><th id="vwhrrs_107"></th></tr></thead><tbody><tr id="vwhrrs_100"><td id="vwhrrs_108"><p>A</p></td><td id="vwhrrs_109"><p>B</p></td><td id="vwhrrs_110"><p>Y = A XOR B</p></td></tr><tr id="vwhrrs_101"><td id="vwhrrs_111"><p>1</p></td><td id="vwhrrs_112"><p>1</p></td><td id="vwhrrs_113"><p>0</p></td></tr><tr id="vwhrrs_102"><td id="vwhrrs_114"><p>0</p></td><td id="vwhrrs_115"><p>1</p></td><td id="vwhrrs_116"><p>1</p></td></tr><tr id="vwhrrs_103"><td id="vwhrrs_117"><p>1</p></td><td id="vwhrrs_118"><p>0</p></td><td id="vwhrrs_119"><p>1</p></td></tr><tr id="vwhrrs_104"><td id="vwhrrs_120"><p>0</p></td><td id="vwhrrs_121"><p>0</p></td><td id="vwhrrs_122"><p>0</p></td></tr></tbody></table></div></section><section class="chapter"><h3 id="porta-not" data-toc="porta-not">Porta NOT</h3><p id="vwhrrs_123">Esta porta aceita um operando: A, sendo bin&aacute;rio 0 ou 1. Ela faz uma invers&atilde;o de valores, ou seja, se o valor do operando for 1, ele se torna 0, e se for 0, ele se torna 1.</p><ul class="list _bullet" id="vwhrrs_124"><li class="list__item" id="vwhrrs_126"><p id="vwhrrs_127">Porta L&oacute;gica <span class="control" id="vwhrrs_128">NOT</span>:</p></li></ul><div class="table-wrapper"><table class="wide" id="vwhrrs_125"><thead><tr class="ijRowHead" id="vwhrrs_129"><th id="vwhrrs_133"><p>Entrada</p></th><th id="vwhrrs_134"><p>Sa&iacute;da</p></th></tr></thead><tbody><tr id="vwhrrs_130"><td id="vwhrrs_135"><p>A</p></td><td id="vwhrrs_136"><p>NOT A</p></td></tr><tr id="vwhrrs_131"><td id="vwhrrs_137"><p>1</p></td><td id="vwhrrs_138"><p>0</p></td></tr><tr id="vwhrrs_132"><td id="vwhrrs_139"><p>0</p></td><td id="vwhrrs_140"><p>1</p></td></tr></tbody></table></div></section><section class="chapter"><h3 id="portas-derivadas" data-toc="portas-derivadas">Portas Derivadas</h3><aside class="prompt" data-type="tip" data-title="" id="vwhrrs_141"><p id="vwhrrs_142">A execu&ccedil;&atilde;o dessas portas se d&aacute; em duas etapas, ou seja, ir&aacute; executar primeiro uma opera&ccedil;&atilde;o e depois a outra.</p></aside></section><section class="chapter"><h3 id="porta-nand" data-toc="porta-nand">Porta NAND</h3><p id="vwhrrs_143">Esta porta aceita dois operandos: A e B, sendo bin&aacute;rios 0 e 1. Ela faz a opera&ccedil;&atilde;o AND e em seguida realiza a execu&ccedil;&atilde;o do NOT.</p><ul class="list _bullet" id="vwhrrs_144"><li class="list__item" id="vwhrrs_146"><p id="vwhrrs_147">Porta L&oacute;gica <span class="control" id="vwhrrs_148">NAND</span>:</p></li></ul><div class="table-wrapper"><table class="wide" id="vwhrrs_145"><thead><tr class="ijRowHead" id="vwhrrs_149"><th id="vwhrrs_155"><p>Entrada</p></th><th id="vwhrrs_156"><p>Sa&iacute;da</p></th><th id="vwhrrs_157"></th></tr></thead><tbody><tr id="vwhrrs_150"><td id="vwhrrs_158"><p>A</p></td><td id="vwhrrs_159"><p>B</p></td><td id="vwhrrs_160"><p>Y = A NAND B</p></td></tr><tr id="vwhrrs_151"><td id="vwhrrs_161"><p>1</p></td><td id="vwhrrs_162"><p>0</p></td><td id="vwhrrs_163"><p>1</p></td></tr><tr id="vwhrrs_152"><td id="vwhrrs_164"><p>0</p></td><td id="vwhrrs_165"><p>1</p></td><td id="vwhrrs_166"><p>1</p></td></tr><tr id="vwhrrs_153"><td id="vwhrrs_167"><p>1</p></td><td id="vwhrrs_168"><p>1</p></td><td id="vwhrrs_169"><p>0</p></td></tr><tr id="vwhrrs_154"><td id="vwhrrs_170"><p>0</p></td><td id="vwhrrs_171"><p>0</p></td><td id="vwhrrs_172"><p>1</p></td></tr></tbody></table></div></section><section class="chapter"><h3 id="porta-nor" data-toc="porta-nor">Porta NOR</h3><p id="vwhrrs_173">Esta porta aceita dois operandos: A e B, sendo bin&aacute;rios 0 e 1. Ela faz primeiro o OR e em seguida opera o NOT.</p><ul class="list _bullet" id="vwhrrs_174"><li class="list__item" id="vwhrrs_176"><p id="vwhrrs_177">Porta L&oacute;gica <span class="control" id="vwhrrs_178">NOR</span>:</p></li></ul><div class="table-wrapper"><table class="wide" id="vwhrrs_175"><thead><tr class="ijRowHead" id="vwhrrs_179"><th id="vwhrrs_185"><p>Entrada</p></th><th id="vwhrrs_186"></th><th id="vwhrrs_187"><p>Sa&iacute;da</p></th></tr></thead><tbody><tr id="vwhrrs_180"><td id="vwhrrs_188"><p>A</p></td><td id="vwhrrs_189"><p>B</p></td><td id="vwhrrs_190"><p>Y = A+B</p></td></tr><tr id="vwhrrs_181"><td id="vwhrrs_191"><p>1</p></td><td id="vwhrrs_192"><p>0</p></td><td id="vwhrrs_193"><p>0</p></td></tr><tr id="vwhrrs_182"><td id="vwhrrs_194"><p>0</p></td><td id="vwhrrs_195"><p>1</p></td><td id="vwhrrs_196"><p>0</p></td></tr><tr id="vwhrrs_183"><td id="vwhrrs_197"><p>1</p></td><td id="vwhrrs_198"><p>1</p></td><td id="vwhrrs_199"><p>0</p></td></tr><tr id="vwhrrs_184"><td id="vwhrrs_200"><p>0</p></td><td id="vwhrrs_201"><p>0</p></td><td id="vwhrrs_202"><p>1</p></td></tr></tbody></table></div></section></section><div class="last-modified">Last modified: 24 março 2025</div><div data-feedback-placeholder="true"></div><div class="navigation-links _bottom"><a href="03.html" class="navigation-links__prev">5 Tabela Verdade</a><a href="05.html" class="navigation-links__next">7 Tipos de Mem&oacute;ria</a></div></article><div id="disqus_thread"></div></div></section></main></div><script src="https://resources.jetbrains.com/writerside/apidoc/6.22.0-b725/app.js"></script></body></html>