{
    signal: [
	["system",
	 {name: 's_clk'            , wave: 'p................'},
	 {name: 'sys_clk'          , wave: 'h.l.h.l.h.l.h.l.h'},
	 {name: 'ad_ram0_addr'     , wave: '010.....10.......'},
	],
	{},
	["AD RAM",
	 {name: 'ad_latch_en'      , wave: '0.1....0.1....0..'},
	 {name: 'count_ad_ram_clr' , wave: '0.10.............'},
	 {name: 'count_ad_ram_ce'  , wave: '0......10.....10.'},
	 {name: 'ad_ram_ena'       , wave: '0..1...0..1...0..'},
	 {name: 'ad_ram_wea'       , wave: '0..1...0..1...0..'},
	 {name: 'ad_ram_enb'       , wave: '0......10.....10.'},
	],
	{},
	["RAM0",
	 {name: 'mux_ram0_sel'     , wave: '0......10.....10.'},
	 {name: 'count_ram0_clr'   , wave: '0.10.............'},
	 {name: 'count_ram0_ce'    , wave: '0......10.....10.'},
	 {name: 'ad_ram_ena'       , wave: '0......10.....10.'},
	 {name: 'ad_ram_wea'       , wave: '0......10.....10.'},
	],
    ],
    config: { hscale: 1 }
}
