Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 18:53:30 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_135_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 DUT/ModCount131_instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No1_instance/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.289ns (7.216%)  route 3.716ns (92.784%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 6.814 - 4.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.167ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.060ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=94436, routed)       2.169     3.120    DUT/ModCount131_instance/clk_IBUF_BUFG
    SLICE_X103Y322       FDCE                                         r  DUT/ModCount131_instance/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y322       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.199 r  DUT/ModCount131_instance/count_reg[2]/Q
                         net (fo=5753, routed)        3.675     6.874    DUT/MUX_Product108_0_impl_1_instance/out[2]
    SLICE_X130Y388       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     7.020 r  DUT/MUX_Product108_0_impl_1_instance/Y[31]_i_3/O
                         net (fo=1, routed)           0.010     7.030    DUT/MUX_Product108_0_impl_1_instance/Y[31]_i_3_n_0
    SLICE_X130Y388       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     7.094 r  DUT/MUX_Product108_0_impl_1_instance/Y_reg[31]_i_1/O
                         net (fo=1, routed)           0.031     7.125    DUT/Delay1No1_instance/D[31]
    SLICE_X130Y388       FDCE                                         r  DUT/Delay1No1_instance/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=94436, routed)       2.154     6.814    DUT/Delay1No1_instance/clk_IBUF_BUFG
    SLICE_X130Y388       FDCE                                         r  DUT/Delay1No1_instance/Y_reg[31]/C
                         clock pessimism              0.398     7.212    
                         clock uncertainty           -0.035     7.176    
    SLICE_X130Y388       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.201    DUT/Delay1No1_instance/Y_reg[31]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  0.077    




