Summary
Top-level Name:,ram_inst_tdp_no_split_36_out_reg

Clocks
Enabled,,I/O,clock0,
Enabled,,I/O,clock1,

Fabric Logic Element
Enabled,,1,,clock0,0.125,Typical
Enabled,,1,,clock1,0.125,Typical
Enabled,,,36,clock0,0.125,Typical,1.000
Enabled,,,36,clock1,0.125,Typical,1.000

BRAM
Enabled,,36k TDP,1,clock0,36,.5,.5,,,,,clock1,36,.5,.5

DSP

I/O
Enabled,addrA,10,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,addrB,10,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,clock0,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock0
Enabled,clock1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock1
Enabled,dinA,36,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,dinB,36,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,doutA,36,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,doutB,36,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,weA,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,weB,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
