

================================================================
== Vitis HLS Report for 'sha256Accel_Pipeline_VITIS_LOOP_12_2'
================================================================
* Date:           Tue Jul 22 19:55:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha256Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      450|      450|  4.500 us|  4.500 us|  449|  449|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_2  |      448|      448|         2|          1|          1|   448|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32 1" [sha256Accel.cpp:4]   --->   Operation 5 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sha256Accel.cpp:11]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%addSize_1 = alloca i32 1" [sha256Accel.cpp:8]   --->   Operation 7 'alloca' 'addSize_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bitstream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%counter_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %counter"   --->   Operation 10 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%addSize_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %addSize"   --->   Operation 11 'read' 'addSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln8 = store i1 %addSize_read, i1 %addSize_1" [sha256Accel.cpp:8]   --->   Operation 12 'store' 'store_ln8' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln11 = store i9 0, i9 %j" [sha256Accel.cpp:11]   --->   Operation 13 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln4 = store i64 %counter_read, i64 %counter_1" [sha256Accel.cpp:4]   --->   Operation 14 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [sha256Accel.cpp:12]   --->   Operation 15 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%counter_3 = load i64 %counter_1" [sha256Accel.cpp:12]   --->   Operation 16 'load' 'counter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_3 = load i9 %j" [sha256Accel.cpp:12]   --->   Operation 17 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%icmp_ln12 = icmp_eq  i9 %j_3, i9 448" [sha256Accel.cpp:12]   --->   Operation 18 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.65ns)   --->   "%add_ln12 = add i9 %j_3, i9 1" [sha256Accel.cpp:12]   --->   Operation 19 'add' 'add_ln12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.body.split, void %for.end.exitStub" [sha256Accel.cpp:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i9 %j_3" [sha256Accel.cpp:12]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha256Accel.cpp:4]   --->   Operation 22 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448" [sha256Accel.cpp:4]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sha256Accel.cpp:12]   --->   Operation 24 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_3, i32 4, i32 8" [sha256Accel.cpp:4]   --->   Operation 25 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %lshr_ln4" [sha256Accel.cpp:4]   --->   Operation 26 'zext' 'zext_ln4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.92ns)   --->   "%icmp_ln13 = icmp_ult  i64 %counter_3, i64 %size_read" [sha256Accel.cpp:13]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 2.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 28 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 29 'getelementptr' 'buffer_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 30 'getelementptr' 'buffer_2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 31 'getelementptr' 'buffer_3_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 32 'getelementptr' 'buffer_4_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 33 'getelementptr' 'buffer_5_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 34 'getelementptr' 'buffer_6_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 35 'getelementptr' 'buffer_7_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 36 'getelementptr' 'buffer_8_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 37 'getelementptr' 'buffer_9_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 38 'getelementptr' 'buffer_10_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 39 'getelementptr' 'buffer_11_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 40 'getelementptr' 'buffer_12_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 41 'getelementptr' 'buffer_13_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 42 'getelementptr' 'buffer_14_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln4" [sha256Accel.cpp:14]   --->   Operation 43 'getelementptr' 'buffer_15_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.else, void %if.then" [sha256Accel.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.92ns)   --->   "%icmp_ln15 = icmp_eq  i64 %counter_3, i64 %size_read" [sha256Accel.cpp:15]   --->   Operation 45 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln12 & !icmp_ln13)> <Delay = 2.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %if.else12, void %if.then9" [sha256Accel.cpp:15]   --->   Operation 46 'br' 'br_ln15' <Predicate = (!icmp_ln12 & !icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%switch_ln18 = switch i4 %trunc_ln12, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [sha256Accel.cpp:18]   --->   Operation 47 'switch' 'switch_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15)> <Delay = 1.56>
ST_2 : Operation 48 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_14_addr" [sha256Accel.cpp:18]   --->   Operation 48 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 49 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_13_addr" [sha256Accel.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 51 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_12_addr" [sha256Accel.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 53 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_11_addr" [sha256Accel.cpp:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 55 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_10_addr" [sha256Accel.cpp:18]   --->   Operation 56 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 57 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_9_addr" [sha256Accel.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 59 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_8_addr" [sha256Accel.cpp:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 61 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_7_addr" [sha256Accel.cpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 63 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_6_addr" [sha256Accel.cpp:18]   --->   Operation 64 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 65 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_5_addr" [sha256Accel.cpp:18]   --->   Operation 66 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 67 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_4_addr" [sha256Accel.cpp:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 69 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_3_addr" [sha256Accel.cpp:18]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 71 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_2_addr" [sha256Accel.cpp:18]   --->   Operation 72 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 73 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_1_addr" [sha256Accel.cpp:18]   --->   Operation 74 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 75 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_addr" [sha256Accel.cpp:18]   --->   Operation 76 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 77 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln18 = store i1 0, i5 %buffer_15_addr" [sha256Accel.cpp:18]   --->   Operation 78 'store' 'store_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx.exit" [sha256Accel.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (!icmp_ln12 & !icmp_ln13 & !icmp_ln15 & trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.56ns)   --->   "%switch_ln16 = switch i4 %trunc_ln12, void %arrayidx.case.1575, i4 0, void %arrayidx.case.060, i4 1, void %arrayidx.case.161, i4 2, void %arrayidx.case.262, i4 3, void %arrayidx.case.363, i4 4, void %arrayidx.case.464, i4 5, void %arrayidx.case.565, i4 6, void %arrayidx.case.666, i4 7, void %arrayidx.case.767, i4 8, void %arrayidx.case.868, i4 9, void %arrayidx.case.969, i4 10, void %arrayidx.case.1070, i4 11, void %arrayidx.case.1171, i4 12, void %arrayidx.case.1272, i4 13, void %arrayidx.case.1373, i4 14, void %arrayidx.case.1474" [sha256Accel.cpp:16]   --->   Operation 80 'switch' 'switch_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15)> <Delay = 1.56>
ST_2 : Operation 81 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_14_addr" [sha256Accel.cpp:16]   --->   Operation 81 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 82 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_13_addr" [sha256Accel.cpp:16]   --->   Operation 83 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 84 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_12_addr" [sha256Accel.cpp:16]   --->   Operation 85 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 86 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_11_addr" [sha256Accel.cpp:16]   --->   Operation 87 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 88 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_10_addr" [sha256Accel.cpp:16]   --->   Operation 89 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 90 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_9_addr" [sha256Accel.cpp:16]   --->   Operation 91 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 92 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_8_addr" [sha256Accel.cpp:16]   --->   Operation 93 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 94 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_7_addr" [sha256Accel.cpp:16]   --->   Operation 95 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 96 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_6_addr" [sha256Accel.cpp:16]   --->   Operation 97 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 98 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_5_addr" [sha256Accel.cpp:16]   --->   Operation 99 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 100 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_4_addr" [sha256Accel.cpp:16]   --->   Operation 101 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 102 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_3_addr" [sha256Accel.cpp:16]   --->   Operation 103 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 104 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_2_addr" [sha256Accel.cpp:16]   --->   Operation 105 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 106 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_1_addr" [sha256Accel.cpp:16]   --->   Operation 107 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 108 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_addr" [sha256Accel.cpp:16]   --->   Operation 109 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 110 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln16 = store i1 1, i5 %buffer_15_addr" [sha256Accel.cpp:16]   --->   Operation 111 'store' 'store_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx.exit59" [sha256Accel.cpp:16]   --->   Operation 112 'br' 'br_ln16' <Predicate = (!icmp_ln12 & !icmp_ln13 & icmp_ln15 & trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.56ns)   --->   "%switch_ln14 = switch i4 %trunc_ln12, void %arrayidx.case.1592, i4 0, void %arrayidx.case.077, i4 1, void %arrayidx.case.178, i4 2, void %arrayidx.case.279, i4 3, void %arrayidx.case.380, i4 4, void %arrayidx.case.481, i4 5, void %arrayidx.case.582, i4 6, void %arrayidx.case.683, i4 7, void %arrayidx.case.784, i4 8, void %arrayidx.case.885, i4 9, void %arrayidx.case.986, i4 10, void %arrayidx.case.1087, i4 11, void %arrayidx.case.1188, i4 12, void %arrayidx.case.1289, i4 13, void %arrayidx.case.1390, i4 14, void %arrayidx.case.1491" [sha256Accel.cpp:14]   --->   Operation 113 'switch' 'switch_ln14' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.56>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 114 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 115 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 116 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 117 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 118 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 120 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 121 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 122 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 123 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 124 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 125 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 126 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 127 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 128 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit76" [sha256Accel.cpp:14]   --->   Operation 129 'br' 'br_ln14' <Predicate = (!icmp_ln12 & icmp_ln13 & trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.92ns)   --->   "%counter_4 = add i64 %counter_3, i64 1" [sha256Accel.cpp:12]   --->   Operation 130 'add' 'counter_4' <Predicate = (!icmp_ln12)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.29ns)   --->   "%store_ln11 = store i9 %add_ln12, i9 %j" [sha256Accel.cpp:11]   --->   Operation 131 'store' 'store_ln11' <Predicate = (!icmp_ln12)> <Delay = 1.29>
ST_2 : Operation 132 [1/1] (1.29ns)   --->   "%store_ln4 = store i64 %counter_4, i64 %counter_1" [sha256Accel.cpp:4]   --->   Operation 132 'store' 'store_ln4' <Predicate = (!icmp_ln12)> <Delay = 1.29>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [sha256Accel.cpp:12]   --->   Operation 133 'br' 'br_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%addSize_1_load = load i1 %addSize_1"   --->   Operation 155 'load' 'addSize_1_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %addSize_1_out, i1 %addSize_1_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.01>
ST_3 : Operation 134 [1/1] (1.29ns)   --->   "%store_ln8 = store i1 1, i1 %addSize_1" [sha256Accel.cpp:8]   --->   Operation 134 'store' 'store_ln8' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 1.29>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln13 & !icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [sha256Accel.cpp:17]   --->   Operation 136 'br' 'br_ln17' <Predicate = (!icmp_ln13 & icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] ( I:3.24ns O:3.24ns )   --->   "%bitstream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %bitstream" [sha256Accel.cpp:14]   --->   Operation 137 'read' 'bitstream_read' <Predicate = (icmp_ln13)> <Delay = 3.24> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 138 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_14_addr" [sha256Accel.cpp:14]   --->   Operation 138 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 139 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_13_addr" [sha256Accel.cpp:14]   --->   Operation 139 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_12_addr" [sha256Accel.cpp:14]   --->   Operation 140 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_11_addr" [sha256Accel.cpp:14]   --->   Operation 141 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 142 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_10_addr" [sha256Accel.cpp:14]   --->   Operation 142 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 143 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_9_addr" [sha256Accel.cpp:14]   --->   Operation 143 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_8_addr" [sha256Accel.cpp:14]   --->   Operation 144 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 145 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_7_addr" [sha256Accel.cpp:14]   --->   Operation 145 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_6_addr" [sha256Accel.cpp:14]   --->   Operation 146 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 147 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_5_addr" [sha256Accel.cpp:14]   --->   Operation 147 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_4_addr" [sha256Accel.cpp:14]   --->   Operation 148 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 149 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_3_addr" [sha256Accel.cpp:14]   --->   Operation 149 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 150 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_2_addr" [sha256Accel.cpp:14]   --->   Operation 150 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 151 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_1_addr" [sha256Accel.cpp:14]   --->   Operation 151 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 152 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_addr" [sha256Accel.cpp:14]   --->   Operation 152 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 153 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln14 = store i1 %bitstream_read, i5 %buffer_15_addr" [sha256Accel.cpp:14]   --->   Operation 153 'store' 'store_ln14' <Predicate = (icmp_ln13 & trunc_ln12 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [sha256Accel.cpp:15]   --->   Operation 154 'br' 'br_ln15' <Predicate = (icmp_ln13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitstream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addSize_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter_1             (alloca           ) [ 0110]
j                     (alloca           ) [ 0110]
addSize_1             (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
size_read             (read             ) [ 0110]
counter_read          (read             ) [ 0000]
addSize_read          (read             ) [ 0000]
store_ln8             (store            ) [ 0000]
store_ln11            (store            ) [ 0000]
store_ln4             (store            ) [ 0000]
br_ln12               (br               ) [ 0000]
counter_3             (load             ) [ 0000]
j_3                   (load             ) [ 0000]
icmp_ln12             (icmp             ) [ 0110]
add_ln12              (add              ) [ 0000]
br_ln12               (br               ) [ 0000]
trunc_ln12            (trunc            ) [ 0111]
specpipeline_ln4      (specpipeline     ) [ 0000]
speclooptripcount_ln4 (speclooptripcount) [ 0000]
specloopname_ln12     (specloopname     ) [ 0000]
lshr_ln4              (partselect       ) [ 0000]
zext_ln4              (zext             ) [ 0000]
icmp_ln13             (icmp             ) [ 0111]
buffer_addr           (getelementptr    ) [ 0101]
buffer_1_addr         (getelementptr    ) [ 0101]
buffer_2_addr         (getelementptr    ) [ 0101]
buffer_3_addr         (getelementptr    ) [ 0101]
buffer_4_addr         (getelementptr    ) [ 0101]
buffer_5_addr         (getelementptr    ) [ 0101]
buffer_6_addr         (getelementptr    ) [ 0101]
buffer_7_addr         (getelementptr    ) [ 0101]
buffer_8_addr         (getelementptr    ) [ 0101]
buffer_9_addr         (getelementptr    ) [ 0101]
buffer_10_addr        (getelementptr    ) [ 0101]
buffer_11_addr        (getelementptr    ) [ 0101]
buffer_12_addr        (getelementptr    ) [ 0101]
buffer_13_addr        (getelementptr    ) [ 0101]
buffer_14_addr        (getelementptr    ) [ 0101]
buffer_15_addr        (getelementptr    ) [ 0101]
br_ln13               (br               ) [ 0000]
icmp_ln15             (icmp             ) [ 0111]
br_ln15               (br               ) [ 0000]
switch_ln18           (switch           ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln18               (br               ) [ 0000]
switch_ln16           (switch           ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
switch_ln14           (switch           ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
br_ln14               (br               ) [ 0000]
counter_4             (add              ) [ 0000]
store_ln11            (store            ) [ 0000]
store_ln4             (store            ) [ 0000]
br_ln12               (br               ) [ 0000]
store_ln8             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
br_ln17               (br               ) [ 0000]
bitstream_read        (read             ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
br_ln15               (br               ) [ 0000]
addSize_1_load        (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addSize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addSize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="counter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitstream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitstream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_15"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_14"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_13"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_12"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_11"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_10"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_9"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_8"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_7"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_6"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_5"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_4"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer_r">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="size">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="addSize_1_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addSize_1_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="counter_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="addSize_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addSize_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="size_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="counter_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="addSize_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addSize_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bitstream_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitstream_read/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buffer_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buffer_1_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buffer_2_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buffer_3_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_3_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buffer_4_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_4_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buffer_5_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_5_addr/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buffer_6_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_6_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buffer_7_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_7_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="buffer_8_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_8_addr/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buffer_9_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_9_addr/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="buffer_10_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_10_addr/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buffer_11_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_11_addr/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="buffer_12_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_12_addr/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="buffer_13_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_13_addr/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="buffer_14_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_14_addr/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buffer_15_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_15_addr/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="0"/>
<pin id="282" dir="0" index="4" bw="5" slack="0"/>
<pin id="283" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="285" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="0"/>
<pin id="293" dir="0" index="4" bw="5" slack="0"/>
<pin id="294" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="296" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="5" slack="0"/>
<pin id="305" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="307" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="5" slack="0"/>
<pin id="316" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="318" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="0"/>
<pin id="326" dir="0" index="4" bw="5" slack="0"/>
<pin id="327" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="328" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="329" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="337" dir="0" index="4" bw="5" slack="0"/>
<pin id="338" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="340" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="0"/>
<pin id="348" dir="0" index="4" bw="5" slack="0"/>
<pin id="349" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="351" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="0"/>
<pin id="359" dir="0" index="4" bw="5" slack="0"/>
<pin id="360" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="362" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="0" slack="0"/>
<pin id="370" dir="0" index="4" bw="5" slack="0"/>
<pin id="371" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="372" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="373" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="0"/>
<pin id="381" dir="0" index="4" bw="5" slack="0"/>
<pin id="382" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="384" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="0"/>
<pin id="392" dir="0" index="4" bw="5" slack="0"/>
<pin id="393" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="394" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="395" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="0"/>
<pin id="403" dir="0" index="4" bw="5" slack="0"/>
<pin id="404" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="406" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="1"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="0" slack="0"/>
<pin id="414" dir="0" index="4" bw="5" slack="0"/>
<pin id="415" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="416" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="417" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="0" slack="0"/>
<pin id="425" dir="0" index="4" bw="5" slack="0"/>
<pin id="426" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="427" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="428" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="0" slack="0"/>
<pin id="436" dir="0" index="4" bw="5" slack="0"/>
<pin id="437" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="438" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="439" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="1"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="0" slack="0"/>
<pin id="447" dir="0" index="4" bw="5" slack="0"/>
<pin id="448" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="450" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln16/2 store_ln14/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="3" slack="0"/>
<pin id="490" dir="0" index="4" bw="3" slack="0"/>
<pin id="491" dir="0" index="5" bw="4" slack="0"/>
<pin id="492" dir="0" index="6" bw="4" slack="0"/>
<pin id="493" dir="0" index="7" bw="4" slack="0"/>
<pin id="494" dir="0" index="8" bw="4" slack="0"/>
<pin id="495" dir="0" index="9" bw="4" slack="0"/>
<pin id="496" dir="0" index="10" bw="4" slack="0"/>
<pin id="497" dir="0" index="11" bw="4" slack="0"/>
<pin id="498" dir="0" index="12" bw="4" slack="0"/>
<pin id="499" dir="0" index="13" bw="3" slack="0"/>
<pin id="500" dir="0" index="14" bw="3" slack="0"/>
<pin id="501" dir="0" index="15" bw="2" slack="0"/>
<pin id="502" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln18/2 switch_ln16/2 switch_ln14/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln8_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln11_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="9" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln4_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="counter_3_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_3/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="j_3_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="1"/>
<pin id="538" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln12_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln12_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln12_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="lshr_ln4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="9" slack="0"/>
<pin id="559" dir="0" index="2" bw="4" slack="0"/>
<pin id="560" dir="0" index="3" bw="5" slack="0"/>
<pin id="561" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln13_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="1"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln15_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="1"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="counter_4_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_4/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln11_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="0" index="1" bw="9" slack="1"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln4_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="1"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln8_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="2"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="addSize_1_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addSize_1_load/2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="counter_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="j_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="635" class="1005" name="addSize_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="addSize_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="size_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln12_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln13_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="659" class="1005" name="buffer_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="1"/>
<pin id="661" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="buffer_1_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="buffer_2_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="1"/>
<pin id="671" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_2_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="buffer_3_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="1"/>
<pin id="676" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_3_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="buffer_4_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="1"/>
<pin id="681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_4_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="buffer_5_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_5_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="buffer_6_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="1"/>
<pin id="691" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="buffer_7_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="1"/>
<pin id="696" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_7_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="buffer_8_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_8_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="buffer_9_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="1"/>
<pin id="706" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_9_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="buffer_10_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="1"/>
<pin id="711" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_10_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="buffer_11_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="1"/>
<pin id="716" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_11_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="buffer_12_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="1"/>
<pin id="721" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_12_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="buffer_13_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="1"/>
<pin id="726" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_13_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="buffer_14_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="1"/>
<pin id="731" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_14_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="buffer_15_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="1"/>
<pin id="736" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_15_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="icmp_ln15_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="118" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="120" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="80" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="80" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="80" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="80" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="80" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="80" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="80" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="80" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="286"><net_src comp="112" pin="0"/><net_sink comp="277" pin=4"/></net>

<net id="287"><net_src comp="263" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="297"><net_src comp="112" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="298"><net_src comp="256" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="308"><net_src comp="112" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="309"><net_src comp="249" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="319"><net_src comp="112" pin="0"/><net_sink comp="310" pin=4"/></net>

<net id="320"><net_src comp="242" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="330"><net_src comp="112" pin="0"/><net_sink comp="321" pin=4"/></net>

<net id="331"><net_src comp="235" pin="3"/><net_sink comp="321" pin=2"/></net>

<net id="341"><net_src comp="112" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="342"><net_src comp="228" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="352"><net_src comp="112" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="353"><net_src comp="221" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="363"><net_src comp="112" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="364"><net_src comp="214" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="374"><net_src comp="112" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="375"><net_src comp="207" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="385"><net_src comp="112" pin="0"/><net_sink comp="376" pin=4"/></net>

<net id="386"><net_src comp="200" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="396"><net_src comp="112" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="397"><net_src comp="193" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="407"><net_src comp="112" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="408"><net_src comp="186" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="418"><net_src comp="112" pin="0"/><net_sink comp="409" pin=4"/></net>

<net id="419"><net_src comp="179" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="429"><net_src comp="112" pin="0"/><net_sink comp="420" pin=4"/></net>

<net id="430"><net_src comp="172" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="440"><net_src comp="112" pin="0"/><net_sink comp="431" pin=4"/></net>

<net id="441"><net_src comp="165" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="451"><net_src comp="112" pin="0"/><net_sink comp="442" pin=4"/></net>

<net id="452"><net_src comp="270" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="114" pin="0"/><net_sink comp="277" pin=4"/></net>

<net id="454"><net_src comp="114" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="455"><net_src comp="114" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="456"><net_src comp="114" pin="0"/><net_sink comp="310" pin=4"/></net>

<net id="457"><net_src comp="114" pin="0"/><net_sink comp="321" pin=4"/></net>

<net id="458"><net_src comp="114" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="459"><net_src comp="114" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="460"><net_src comp="114" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="461"><net_src comp="114" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="462"><net_src comp="114" pin="0"/><net_sink comp="376" pin=4"/></net>

<net id="463"><net_src comp="114" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="464"><net_src comp="114" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="465"><net_src comp="114" pin="0"/><net_sink comp="409" pin=4"/></net>

<net id="466"><net_src comp="114" pin="0"/><net_sink comp="420" pin=4"/></net>

<net id="467"><net_src comp="114" pin="0"/><net_sink comp="431" pin=4"/></net>

<net id="468"><net_src comp="114" pin="0"/><net_sink comp="442" pin=4"/></net>

<net id="469"><net_src comp="152" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="470"><net_src comp="152" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="471"><net_src comp="152" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="472"><net_src comp="152" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="473"><net_src comp="152" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="474"><net_src comp="152" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="475"><net_src comp="152" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="476"><net_src comp="152" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="477"><net_src comp="152" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="478"><net_src comp="152" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="479"><net_src comp="152" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="480"><net_src comp="152" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="481"><net_src comp="152" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="482"><net_src comp="152" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="483"><net_src comp="152" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="484"><net_src comp="152" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="504"><net_src comp="84" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="505"><net_src comp="86" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="506"><net_src comp="88" pin="0"/><net_sink comp="485" pin=4"/></net>

<net id="507"><net_src comp="90" pin="0"/><net_sink comp="485" pin=5"/></net>

<net id="508"><net_src comp="92" pin="0"/><net_sink comp="485" pin=6"/></net>

<net id="509"><net_src comp="94" pin="0"/><net_sink comp="485" pin=7"/></net>

<net id="510"><net_src comp="96" pin="0"/><net_sink comp="485" pin=8"/></net>

<net id="511"><net_src comp="98" pin="0"/><net_sink comp="485" pin=9"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="485" pin=10"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="485" pin=11"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="485" pin=12"/></net>

<net id="515"><net_src comp="106" pin="0"/><net_sink comp="485" pin=13"/></net>

<net id="516"><net_src comp="108" pin="0"/><net_sink comp="485" pin=14"/></net>

<net id="517"><net_src comp="110" pin="0"/><net_sink comp="485" pin=15"/></net>

<net id="522"><net_src comp="146" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="140" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="60" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="536" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="536" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="562"><net_src comp="74" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="536" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="78" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="556" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="573"><net_src comp="566" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="577"><net_src comp="566" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="578"><net_src comp="566" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="579"><net_src comp="566" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="580"><net_src comp="566" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="581"><net_src comp="566" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="582"><net_src comp="566" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="583"><net_src comp="566" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="584"><net_src comp="566" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="585"><net_src comp="566" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="590"><net_src comp="533" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="533" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="533" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="116" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="545" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="596" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="114" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="624"><net_src comp="122" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="631"><net_src comp="126" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="638"><net_src comp="130" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="645"><net_src comp="134" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="654"><net_src comp="551" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="586" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="165" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="667"><net_src comp="172" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="672"><net_src comp="179" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="677"><net_src comp="186" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="682"><net_src comp="193" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="687"><net_src comp="200" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="692"><net_src comp="207" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="697"><net_src comp="214" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="702"><net_src comp="221" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="707"><net_src comp="228" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="712"><net_src comp="235" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="717"><net_src comp="242" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="722"><net_src comp="249" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="727"><net_src comp="256" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="732"><net_src comp="263" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="737"><net_src comp="270" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="742"><net_src comp="591" pin="2"/><net_sink comp="739" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_15 | {2 3 }
	Port: buffer_14 | {2 3 }
	Port: buffer_13 | {2 3 }
	Port: buffer_12 | {2 3 }
	Port: buffer_11 | {2 3 }
	Port: buffer_10 | {2 3 }
	Port: buffer_9 | {2 3 }
	Port: buffer_8 | {2 3 }
	Port: buffer_7 | {2 3 }
	Port: buffer_6 | {2 3 }
	Port: buffer_5 | {2 3 }
	Port: buffer_4 | {2 3 }
	Port: buffer_3 | {2 3 }
	Port: buffer_2 | {2 3 }
	Port: buffer_1 | {2 3 }
	Port: buffer_r | {2 3 }
	Port: addSize_1_out | {2 }
 - Input state : 
	Port: sha256Accel_Pipeline_VITIS_LOOP_12_2 : addSize | {1 }
	Port: sha256Accel_Pipeline_VITIS_LOOP_12_2 : counter | {1 }
	Port: sha256Accel_Pipeline_VITIS_LOOP_12_2 : bitstream | {3 }
	Port: sha256Accel_Pipeline_VITIS_LOOP_12_2 : size | {1 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		trunc_ln12 : 1
		lshr_ln4 : 1
		zext_ln4 : 2
		icmp_ln13 : 1
		buffer_addr : 3
		buffer_1_addr : 3
		buffer_2_addr : 3
		buffer_3_addr : 3
		buffer_4_addr : 3
		buffer_5_addr : 3
		buffer_6_addr : 3
		buffer_7_addr : 3
		buffer_8_addr : 3
		buffer_9_addr : 3
		buffer_10_addr : 3
		buffer_11_addr : 3
		buffer_12_addr : 3
		buffer_13_addr : 3
		buffer_14_addr : 3
		buffer_15_addr : 3
		br_ln13 : 2
		icmp_ln15 : 1
		br_ln15 : 2
		switch_ln18 : 2
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		switch_ln16 : 2
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		store_ln16 : 4
		switch_ln14 : 2
		counter_4 : 1
		store_ln11 : 2
		store_ln4 : 2
		write_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln12_fu_539      |    0    |    16   |
|   icmp   |      icmp_ln13_fu_586      |    0    |    71   |
|          |      icmp_ln15_fu_591      |    0    |    71   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln12_fu_545      |    0    |    16   |
|          |      counter_4_fu_596      |    0    |    71   |
|----------|----------------------------|---------|---------|
|          |    size_read_read_fu_134   |    0    |    0    |
|   read   |  counter_read_read_fu_140  |    0    |    0    |
|          |  addSize_read_read_fu_146  |    0    |    0    |
|          | bitstream_read_read_fu_152 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln0_write_fu_158   |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |         grp_fu_485         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln12_fu_551     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln4_fu_556      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       zext_ln4_fu_566      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   245   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   addSize_1_reg_635  |    1   |
|buffer_10_addr_reg_709|    5   |
|buffer_11_addr_reg_714|    5   |
|buffer_12_addr_reg_719|    5   |
|buffer_13_addr_reg_724|    5   |
|buffer_14_addr_reg_729|    5   |
|buffer_15_addr_reg_734|    5   |
| buffer_1_addr_reg_664|    5   |
| buffer_2_addr_reg_669|    5   |
| buffer_3_addr_reg_674|    5   |
| buffer_4_addr_reg_679|    5   |
| buffer_5_addr_reg_684|    5   |
| buffer_6_addr_reg_689|    5   |
| buffer_7_addr_reg_694|    5   |
| buffer_8_addr_reg_699|    5   |
| buffer_9_addr_reg_704|    5   |
|  buffer_addr_reg_659 |    5   |
|   counter_1_reg_621  |   64   |
|   icmp_ln13_reg_655  |    1   |
|   icmp_ln15_reg_739  |    1   |
|       j_reg_628      |    9   |
|   size_read_reg_642  |   64   |
|  trunc_ln12_reg_651  |    4   |
+----------------------+--------+
|         Total        |   224  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|-------------------|------|------|------|--------||---------|
| grp_access_fu_277 |  p4  |   2  |   5  |   10   |
| grp_access_fu_288 |  p4  |   2  |   5  |   10   |
| grp_access_fu_299 |  p4  |   2  |   5  |   10   |
| grp_access_fu_310 |  p4  |   2  |   5  |   10   |
| grp_access_fu_321 |  p4  |   2  |   5  |   10   |
| grp_access_fu_332 |  p4  |   2  |   5  |   10   |
| grp_access_fu_343 |  p4  |   2  |   5  |   10   |
| grp_access_fu_354 |  p4  |   2  |   5  |   10   |
| grp_access_fu_365 |  p4  |   2  |   5  |   10   |
| grp_access_fu_376 |  p4  |   2  |   5  |   10   |
| grp_access_fu_387 |  p4  |   2  |   5  |   10   |
| grp_access_fu_398 |  p4  |   2  |   5  |   10   |
| grp_access_fu_409 |  p4  |   2  |   5  |   10   |
| grp_access_fu_420 |  p4  |   2  |   5  |   10   |
| grp_access_fu_431 |  p4  |   2  |   5  |   10   |
| grp_access_fu_442 |  p4  |   2  |   5  |   10   |
|-------------------|------|------|------|--------||---------|
|       Total       |      |      |      |   160  ||  20.704 |
|-------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   245  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |    -   |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   224  |   245  |
+-----------+--------+--------+--------+
