// Seed: 3060762690
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  logic id_5;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7
    , id_16,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12
    , id_17,
    output wand id_13,
    output wire id_14
);
  logic id_18 = id_11;
  assign id_18 = id_0;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17
  );
  wire id_20;
endmodule
