#[doc = "Register `_0TX_LINK` reader"]
pub type R = crate::R<_0TX_LINK_SPEC>;
#[doc = "Register `_0TX_LINK` writer"]
pub type W = crate::W<_0TX_LINK_SPEC>;
#[doc = "Field `SLC0_TXLINK_ADDR` reader - "]
pub type SLC0_TXLINK_ADDR_R = crate::FieldReader<u32>;
#[doc = "Field `SLC0_TXLINK_ADDR` writer - "]
pub type SLC0_TXLINK_ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32>;
#[doc = "Field `SLC0_TXLINK_STOP` reader - "]
pub type SLC0_TXLINK_STOP_R = crate::BitReader;
#[doc = "Field `SLC0_TXLINK_STOP` writer - "]
pub type SLC0_TXLINK_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TXLINK_START` reader - "]
pub type SLC0_TXLINK_START_R = crate::BitReader;
#[doc = "Field `SLC0_TXLINK_START` writer - "]
pub type SLC0_TXLINK_START_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TXLINK_RESTART` reader - "]
pub type SLC0_TXLINK_RESTART_R = crate::BitReader;
#[doc = "Field `SLC0_TXLINK_RESTART` writer - "]
pub type SLC0_TXLINK_RESTART_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TXLINK_PARK` reader - "]
pub type SLC0_TXLINK_PARK_R = crate::BitReader;
impl R {
    #[doc = "Bits 0:19"]
    #[inline(always)]
    pub fn slc0_txlink_addr(&self) -> SLC0_TXLINK_ADDR_R {
        SLC0_TXLINK_ADDR_R::new(self.bits & 0x000f_ffff)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    pub fn slc0_txlink_stop(&self) -> SLC0_TXLINK_STOP_R {
        SLC0_TXLINK_STOP_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn slc0_txlink_start(&self) -> SLC0_TXLINK_START_R {
        SLC0_TXLINK_START_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn slc0_txlink_restart(&self) -> SLC0_TXLINK_RESTART_R {
        SLC0_TXLINK_RESTART_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    pub fn slc0_txlink_park(&self) -> SLC0_TXLINK_PARK_R {
        SLC0_TXLINK_PARK_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("_0TX_LINK")
            .field("slc0_txlink_addr", &self.slc0_txlink_addr())
            .field("slc0_txlink_stop", &self.slc0_txlink_stop())
            .field("slc0_txlink_start", &self.slc0_txlink_start())
            .field("slc0_txlink_restart", &self.slc0_txlink_restart())
            .field("slc0_txlink_park", &self.slc0_txlink_park())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:19"]
    #[inline(always)]
    pub fn slc0_txlink_addr(&mut self) -> SLC0_TXLINK_ADDR_W<_0TX_LINK_SPEC> {
        SLC0_TXLINK_ADDR_W::new(self, 0)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    pub fn slc0_txlink_stop(&mut self) -> SLC0_TXLINK_STOP_W<_0TX_LINK_SPEC> {
        SLC0_TXLINK_STOP_W::new(self, 28)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn slc0_txlink_start(&mut self) -> SLC0_TXLINK_START_W<_0TX_LINK_SPEC> {
        SLC0_TXLINK_START_W::new(self, 29)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn slc0_txlink_restart(&mut self) -> SLC0_TXLINK_RESTART_W<_0TX_LINK_SPEC> {
        SLC0_TXLINK_RESTART_W::new(self, 30)
    }
}
#[doc = "\n\nYou can [`read`](crate::Reg::read) this register and get [`_0tx_link::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`_0tx_link::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct _0TX_LINK_SPEC;
impl crate::RegisterSpec for _0TX_LINK_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`_0tx_link::R`](R) reader structure"]
impl crate::Readable for _0TX_LINK_SPEC {}
#[doc = "`write(|w| ..)` method takes [`_0tx_link::W`](W) writer structure"]
impl crate::Writable for _0TX_LINK_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets _0TX_LINK to value 0"]
impl crate::Resettable for _0TX_LINK_SPEC {
    const RESET_VALUE: u32 = 0;
}
