ResetXOR_right_pad
GND
BC_right_padN
BC_right_padP
DRC_right_padN
DRC_right_padP
LO_CMD_right_padN
LO_CMD_right_padP
R3s_L1_right_padN
R3s_L1_right_padP
HybGNDmon_right_pad
HVCurMon_right_pad
NTCmon_right_pad
Bandgap_right_pad
padID_right<4>
padID_right<3>
padID_right<2>
padID_right<1>
padID_right<0>
RegulatorEnable0_right_pad
RegulatorEnable1_right_pad
XOFF3_padN
XOFF3_padP
DataIn3_padN
DataIn3_padP
padTerm_right
padRSTB_right
DataIn2_padP
DataIn2_padN
XOFF2_padP
XOFF2_padN
GND
GND
GND
GND
GND
GND
GND
XOFF1_padN
XOFF1_padP
DataIn1_padN
DataIn1_padP
padRSTM_left
padTerm_left
DataIn0_padP
DataIn0_padN
XOFF0_padP
XOFF0_padN
RegulatorEnable1_left_pad
RegulatorEnable0_left_pad
padID_left<0>
padID_left<1>
padID_left<2>
padID_left<3>
padID_left<4>
Bandgap_left_pad
NTCmon_left_pad
HVCurMon_left_pad
HybGNDmon_left_pad
R3s_L1_left_padP
R3s_L1_left_padN
L0_CMD_left_padP
L0_CMD_left_padN
DRC_left_padP
DRC_left_padN
BC_left_padP
BC_left_padN
GND
ResetXOR_left_pad
FastClock_left_padP
FastClock_left_padN
GND
BC_stave_padP
BCPstave_padN
L0_CMDin_padP
L0_CMDin_padN
R3_L1_padP
R3_L1_padN
Data1_padP
Data1_padN
FastClock_right_padP
FastClock_right_padN
Data2_padP
Data2_padN
halfVDD
halfVDD
VsenseMon_left_pad
VsenseMon_right_pad
GPO0_pad
GPO1_pad
VDD
VDD
VDD
DVDD
DVDD
DVDD
DVDD
VDD
VDD
