Source Block: hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@117:148@HdlStmProcess
  'hc: dma_wr_data <= i_q_filtered;
  'hd: dma_wr_data <= i_q_filtered;
  endcase
end

always @(posedge clk) begin
  if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin
    dma_wr_en <= 1'b0;
  end else begin
    case (count)
    'h0: dma_wr_en <= phase_valid;
    'h1: dma_wr_en <= data_valid;
    'h2: dma_wr_en <= data_filtered_valid;
    'h3: dma_wr_en <= i_q_valid;
    'h4: dma_wr_en <= i_q_valid;
    'h5: dma_wr_en <= i_q_filtered_valid;
    'h6: dma_wr_en <= i_q_filtered_valid;
    'h7: dma_wr_en <= phase_valid;
    'h8: dma_wr_en <= data_valid;
    'h9: dma_wr_en <= data_filtered_valid;
    'ha: dma_wr_en <= i_q_valid;
    'hb: dma_wr_en <= i_q_valid;
    'hc: dma_wr_en <= i_q_filtered_valid;
    'hd: dma_wr_en <= i_q_filtered_valid;
    endcase
  end
end

always @(posedge clk) begin
  if (count == 'h00) begin
    dma_wr_sync <= 1'b1;
  end else if (dma_wr_en == 1'b1) begin

Diff Content:
- 122 always @(posedge clk) begin
- 123   if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin
- 124     dma_wr_en <= 1'b0;
- 125   end else begin
- 127     'h0: dma_wr_en <= phase_valid;
- 128     'h1: dma_wr_en <= data_valid;
- 129     'h2: dma_wr_en <= data_filtered_valid;
- 130     'h3: dma_wr_en <= i_q_valid;
- 131     'h4: dma_wr_en <= i_q_valid;
- 132     'h5: dma_wr_en <= i_q_filtered_valid;
- 133     'h6: dma_wr_en <= i_q_filtered_valid;
- 134     'h7: dma_wr_en <= phase_valid;
- 135     'h8: dma_wr_en <= data_valid;
- 136     'h9: dma_wr_en <= data_filtered_valid;
- 137     'ha: dma_wr_en <= i_q_valid;
- 138     'hb: dma_wr_en <= i_q_valid;
- 139     'hc: dma_wr_en <= i_q_filtered_valid;
- 140     'hd: dma_wr_en <= i_q_filtered_valid;
- 143 end
+ 125   always @(*) begin
+ 140       'h1: data_ready <= 1'b1;
+ 140       'h8: data_ready <= 1'b1;
+ 140       default: data_ready <= 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@98:125
    'hd: if (i_q_filtered_valid) count <= 'h00;
    endcase
  end
end

always @(posedge clk) begin
  case (count)
  'h0: dma_wr_data <= phase;
  'h1: dma_wr_data <= {8'h00,data[23:0]};
  'h2: dma_wr_data <= data_filtered;
  'h3: dma_wr_data <= i_q;
  'h4: dma_wr_data <= i_q;
  'h5: dma_wr_data <= i_q_filtered;
  'h6: dma_wr_data <= i_q_filtered;
  'h7: dma_wr_data <= phase;
  'h8: dma_wr_data <= {8'h00,data[23:0]};
  'h9: dma_wr_data <= data_filtered;
  'ha: dma_wr_data <= i_q;
  'hb: dma_wr_data <= i_q;
  'hc: dma_wr_data <= i_q_filtered;
  'hd: dma_wr_data <= i_q_filtered;
  endcase
end

always @(posedge clk) begin
  if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin
    dma_wr_en <= 1'b0;
  end else begin

