vhdl work "CONCATENATE_26to32Bit.vhd"
verilog work "CONCATENATE_26to32Bit_TF.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
