{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501322512032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501322512032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 19:01:51 2017 " "Processing started: Sat Jul 29 19:01:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501322512032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501322512032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt_tb -c cnt_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnt_tb -c cnt_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501322512032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501322512282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501322512282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_cnt_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_cnt_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_cnt_tb-block_cnt_sim " "Found design unit 1: block_cnt_tb-block_cnt_sim" {  } { { "block_cnt_tb.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501322519282 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_core_tb " "Found entity 1: block_core_tb" {  } { { "block_cnt_tb.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501322519282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501322519282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_top-rtl " "Found design unit 1: cnt_top-rtl" {  } { { "cnt_tb.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/cnt_tb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501322519282 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_top " "Found entity 1: cnt_top" {  } { { "cnt_tb.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/cnt_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501322519282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501322519282 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "block_cnt_tb block_cnt_tb.vhd(11) " "VHDL error at block_cnt_tb.vhd(11): entity \"block_cnt_tb\" is used but not declared" {  } { { "block_cnt_tb.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt_tb.vhd" 11 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1501322519298 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501322519376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 29 19:01:59 2017 " "Processing ended: Sat Jul 29 19:01:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501322519376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501322519376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501322519376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501322519376 ""}
