digraph pic1 {
  RTLFlistSrc [label = "component flist: *.f"]
  RTLFlistTarget [label = "target flist: fpga_syn_dut.f..."]
  synFlistTcl [label = "target flist tcl: fpga_chip_syn_flist.tcl"]
  ipVivadoTcls [label = "*.vivado.tcl"]
  edfList [label = "*.edf"]
  dcpList [label = "*.dcp"]
  sdcConfigFile [label = "chip_syn_constrain.json5"]
  sdcFile [label = "chipSynConstrain.sdc"]
  xdcConfigFile [label = "chip_io_map.json5"]
  xdcFile [label = "chipImpConstrain.xdc"]
  result  [label = "*.log, chip.bit"]

  RTLFlistSrc    -> RTLFlistTarget [label="file", fontcolor=darkgreen]
  RTLFlistTarget -> synFlistTcl    [label="file", fontcolor=darkgreen]
  synFlistTcl    -> edfList        [label="syn", fontcolor=darkgreen]
  ipVivadoTcls   -> dcpList        [label="syn", fontcolor=darkgreen]
  sdcFile        -> edfList        [label="syn", fontcolor=darkgreen]
  sdcFile        -> dcpList        [label="syn", fontcolor=darkgreen]
  sdcConfigFile  -> sdcFile        [label="constrain", fontcolor=darkgreen]
  synFlistTcl    -> dcpList        [label="syn", fontcolor=darkgreen]
  edfList        -> result         [label="imp", fontcolor=darkgreen]
  dcpList        -> result         [label="imp", fontcolor=darkgreen]
  xdcConfigFile  -> xdcFile        [label="constrain", fontcolor=darkgreen]
  xdcFile        -> result         [label="imp", fontcolor=darkgreen]
}
