/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x01
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x02
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LED__0__MASK, 0x01
.set LED__0__PC, CYREG_PRT2_PC0
.set LED__0__PORT, 2
.set LED__0__SHIFT, 0
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x01
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 0
.set LED__SLW, CYREG_PRT2_SLW

/* RTC */
.set RTC_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RTC_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RTC_isr__INTC_MASK, 0x02
.set RTC_isr__INTC_NUMBER, 1
.set RTC_isr__INTC_PRIOR_NUM, 7
.set RTC_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RTC_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RTC_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* emFile */
.set emFile_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set emFile_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set emFile_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set emFile_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_Clock_1__INDEX, 0x00
.set emFile_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_Clock_1__PM_ACT_MSK, 0x01
.set emFile_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_Clock_1__PM_STBY_MSK, 0x01
.set emFile_miso0__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set emFile_miso0__0__MASK, 0x02
.set emFile_miso0__0__PC, CYREG_PRT2_PC1
.set emFile_miso0__0__PORT, 2
.set emFile_miso0__0__SHIFT, 1
.set emFile_miso0__AG, CYREG_PRT2_AG
.set emFile_miso0__AMUX, CYREG_PRT2_AMUX
.set emFile_miso0__BIE, CYREG_PRT2_BIE
.set emFile_miso0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set emFile_miso0__BYP, CYREG_PRT2_BYP
.set emFile_miso0__CTL, CYREG_PRT2_CTL
.set emFile_miso0__DM0, CYREG_PRT2_DM0
.set emFile_miso0__DM1, CYREG_PRT2_DM1
.set emFile_miso0__DM2, CYREG_PRT2_DM2
.set emFile_miso0__DR, CYREG_PRT2_DR
.set emFile_miso0__INP_DIS, CYREG_PRT2_INP_DIS
.set emFile_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set emFile_miso0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set emFile_miso0__LCD_EN, CYREG_PRT2_LCD_EN
.set emFile_miso0__MASK, 0x02
.set emFile_miso0__PORT, 2
.set emFile_miso0__PRT, CYREG_PRT2_PRT
.set emFile_miso0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set emFile_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set emFile_miso0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set emFile_miso0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set emFile_miso0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set emFile_miso0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set emFile_miso0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set emFile_miso0__PS, CYREG_PRT2_PS
.set emFile_miso0__SHIFT, 1
.set emFile_miso0__SLW, CYREG_PRT2_SLW
.set emFile_mosi0__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set emFile_mosi0__0__MASK, 0x10
.set emFile_mosi0__0__PC, CYREG_PRT3_PC4
.set emFile_mosi0__0__PORT, 3
.set emFile_mosi0__0__SHIFT, 4
.set emFile_mosi0__AG, CYREG_PRT3_AG
.set emFile_mosi0__AMUX, CYREG_PRT3_AMUX
.set emFile_mosi0__BIE, CYREG_PRT3_BIE
.set emFile_mosi0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_mosi0__BYP, CYREG_PRT3_BYP
.set emFile_mosi0__CTL, CYREG_PRT3_CTL
.set emFile_mosi0__DM0, CYREG_PRT3_DM0
.set emFile_mosi0__DM1, CYREG_PRT3_DM1
.set emFile_mosi0__DM2, CYREG_PRT3_DM2
.set emFile_mosi0__DR, CYREG_PRT3_DR
.set emFile_mosi0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_mosi0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_mosi0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_mosi0__MASK, 0x10
.set emFile_mosi0__PORT, 3
.set emFile_mosi0__PRT, CYREG_PRT3_PRT
.set emFile_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_mosi0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_mosi0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_mosi0__PS, CYREG_PRT3_PS
.set emFile_mosi0__SHIFT, 4
.set emFile_mosi0__SLW, CYREG_PRT3_SLW
.set emFile_sclk0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set emFile_sclk0__0__MASK, 0x20
.set emFile_sclk0__0__PC, CYREG_PRT3_PC5
.set emFile_sclk0__0__PORT, 3
.set emFile_sclk0__0__SHIFT, 5
.set emFile_sclk0__AG, CYREG_PRT3_AG
.set emFile_sclk0__AMUX, CYREG_PRT3_AMUX
.set emFile_sclk0__BIE, CYREG_PRT3_BIE
.set emFile_sclk0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_sclk0__BYP, CYREG_PRT3_BYP
.set emFile_sclk0__CTL, CYREG_PRT3_CTL
.set emFile_sclk0__DM0, CYREG_PRT3_DM0
.set emFile_sclk0__DM1, CYREG_PRT3_DM1
.set emFile_sclk0__DM2, CYREG_PRT3_DM2
.set emFile_sclk0__DR, CYREG_PRT3_DR
.set emFile_sclk0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_sclk0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_sclk0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_sclk0__MASK, 0x20
.set emFile_sclk0__PORT, 3
.set emFile_sclk0__PRT, CYREG_PRT3_PRT
.set emFile_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_sclk0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_sclk0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_sclk0__PS, CYREG_PRT3_PS
.set emFile_sclk0__SHIFT, 5
.set emFile_sclk0__SLW, CYREG_PRT3_SLW
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set emFile_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set emFile_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set emFile_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set emFile_SPI0_CS__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set emFile_SPI0_CS__0__MASK, 0x10
.set emFile_SPI0_CS__0__PC, CYREG_PRT2_PC4
.set emFile_SPI0_CS__0__PORT, 2
.set emFile_SPI0_CS__0__SHIFT, 4
.set emFile_SPI0_CS__AG, CYREG_PRT2_AG
.set emFile_SPI0_CS__AMUX, CYREG_PRT2_AMUX
.set emFile_SPI0_CS__BIE, CYREG_PRT2_BIE
.set emFile_SPI0_CS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set emFile_SPI0_CS__BYP, CYREG_PRT2_BYP
.set emFile_SPI0_CS__CTL, CYREG_PRT2_CTL
.set emFile_SPI0_CS__DM0, CYREG_PRT2_DM0
.set emFile_SPI0_CS__DM1, CYREG_PRT2_DM1
.set emFile_SPI0_CS__DM2, CYREG_PRT2_DM2
.set emFile_SPI0_CS__DR, CYREG_PRT2_DR
.set emFile_SPI0_CS__INP_DIS, CYREG_PRT2_INP_DIS
.set emFile_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set emFile_SPI0_CS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set emFile_SPI0_CS__LCD_EN, CYREG_PRT2_LCD_EN
.set emFile_SPI0_CS__MASK, 0x10
.set emFile_SPI0_CS__PORT, 2
.set emFile_SPI0_CS__PRT, CYREG_PRT2_PRT
.set emFile_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set emFile_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set emFile_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set emFile_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set emFile_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set emFile_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set emFile_SPI0_CS__PS, CYREG_PRT2_PS
.set emFile_SPI0_CS__SHIFT, 4
.set emFile_SPI0_CS__SLW, CYREG_PRT2_SLW

/* AN_VBAT */
.set AN_VBAT__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set AN_VBAT__0__MASK, 0x01
.set AN_VBAT__0__PC, CYREG_PRT0_PC0
.set AN_VBAT__0__PORT, 0
.set AN_VBAT__0__SHIFT, 0
.set AN_VBAT__AG, CYREG_PRT0_AG
.set AN_VBAT__AMUX, CYREG_PRT0_AMUX
.set AN_VBAT__BIE, CYREG_PRT0_BIE
.set AN_VBAT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AN_VBAT__BYP, CYREG_PRT0_BYP
.set AN_VBAT__CTL, CYREG_PRT0_CTL
.set AN_VBAT__DM0, CYREG_PRT0_DM0
.set AN_VBAT__DM1, CYREG_PRT0_DM1
.set AN_VBAT__DM2, CYREG_PRT0_DM2
.set AN_VBAT__DR, CYREG_PRT0_DR
.set AN_VBAT__INP_DIS, CYREG_PRT0_INP_DIS
.set AN_VBAT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AN_VBAT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AN_VBAT__LCD_EN, CYREG_PRT0_LCD_EN
.set AN_VBAT__MASK, 0x01
.set AN_VBAT__PORT, 0
.set AN_VBAT__PRT, CYREG_PRT0_PRT
.set AN_VBAT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AN_VBAT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AN_VBAT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AN_VBAT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AN_VBAT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AN_VBAT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AN_VBAT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AN_VBAT__PS, CYREG_PRT0_PS
.set AN_VBAT__SHIFT, 0
.set AN_VBAT__SLW, CYREG_PRT0_SLW

/* AN_VSOL */
.set AN_VSOL__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set AN_VSOL__0__MASK, 0x20
.set AN_VSOL__0__PC, CYREG_PRT0_PC5
.set AN_VSOL__0__PORT, 0
.set AN_VSOL__0__SHIFT, 5
.set AN_VSOL__AG, CYREG_PRT0_AG
.set AN_VSOL__AMUX, CYREG_PRT0_AMUX
.set AN_VSOL__BIE, CYREG_PRT0_BIE
.set AN_VSOL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AN_VSOL__BYP, CYREG_PRT0_BYP
.set AN_VSOL__CTL, CYREG_PRT0_CTL
.set AN_VSOL__DM0, CYREG_PRT0_DM0
.set AN_VSOL__DM1, CYREG_PRT0_DM1
.set AN_VSOL__DM2, CYREG_PRT0_DM2
.set AN_VSOL__DR, CYREG_PRT0_DR
.set AN_VSOL__INP_DIS, CYREG_PRT0_INP_DIS
.set AN_VSOL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AN_VSOL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AN_VSOL__LCD_EN, CYREG_PRT0_LCD_EN
.set AN_VSOL__MASK, 0x20
.set AN_VSOL__PORT, 0
.set AN_VSOL__PRT, CYREG_PRT0_PRT
.set AN_VSOL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AN_VSOL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AN_VSOL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AN_VSOL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AN_VSOL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AN_VSOL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AN_VSOL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AN_VSOL__PS, CYREG_PRT0_PS
.set AN_VSOL__SHIFT, 5
.set AN_VSOL__SLW, CYREG_PRT0_SLW

/* Debug_TX */
.set Debug_TX__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Debug_TX__0__MASK, 0x10
.set Debug_TX__0__PC, CYREG_IO_PC_PRT15_PC4
.set Debug_TX__0__PORT, 15
.set Debug_TX__0__SHIFT, 4
.set Debug_TX__AG, CYREG_PRT15_AG
.set Debug_TX__AMUX, CYREG_PRT15_AMUX
.set Debug_TX__BIE, CYREG_PRT15_BIE
.set Debug_TX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Debug_TX__BYP, CYREG_PRT15_BYP
.set Debug_TX__CTL, CYREG_PRT15_CTL
.set Debug_TX__DM0, CYREG_PRT15_DM0
.set Debug_TX__DM1, CYREG_PRT15_DM1
.set Debug_TX__DM2, CYREG_PRT15_DM2
.set Debug_TX__DR, CYREG_PRT15_DR
.set Debug_TX__INP_DIS, CYREG_PRT15_INP_DIS
.set Debug_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Debug_TX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Debug_TX__LCD_EN, CYREG_PRT15_LCD_EN
.set Debug_TX__MASK, 0x10
.set Debug_TX__PORT, 15
.set Debug_TX__PRT, CYREG_PRT15_PRT
.set Debug_TX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Debug_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Debug_TX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Debug_TX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Debug_TX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Debug_TX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Debug_TX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Debug_TX__PS, CYREG_PRT15_PS
.set Debug_TX__SHIFT, 4
.set Debug_TX__SLW, CYREG_PRT15_SLW

/* Rx_Telit */
.set Rx_Telit__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Rx_Telit__0__MASK, 0x40
.set Rx_Telit__0__PC, CYREG_PRT3_PC6
.set Rx_Telit__0__PORT, 3
.set Rx_Telit__0__SHIFT, 6
.set Rx_Telit__AG, CYREG_PRT3_AG
.set Rx_Telit__AMUX, CYREG_PRT3_AMUX
.set Rx_Telit__BIE, CYREG_PRT3_BIE
.set Rx_Telit__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_Telit__BYP, CYREG_PRT3_BYP
.set Rx_Telit__CTL, CYREG_PRT3_CTL
.set Rx_Telit__DM0, CYREG_PRT3_DM0
.set Rx_Telit__DM1, CYREG_PRT3_DM1
.set Rx_Telit__DM2, CYREG_PRT3_DM2
.set Rx_Telit__DR, CYREG_PRT3_DR
.set Rx_Telit__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_Telit__INTSTAT, CYREG_PICU3_INTSTAT
.set Rx_Telit__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_Telit__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_Telit__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_Telit__MASK, 0x40
.set Rx_Telit__PORT, 3
.set Rx_Telit__PRT, CYREG_PRT3_PRT
.set Rx_Telit__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_Telit__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_Telit__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_Telit__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_Telit__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_Telit__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_Telit__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_Telit__PS, CYREG_PRT3_PS
.set Rx_Telit__SHIFT, 6
.set Rx_Telit__SLW, CYREG_PRT3_SLW
.set Rx_Telit__SNAP, CYREG_PICU3_SNAP

/* Tx_Telit */
.set Tx_Telit__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Tx_Telit__0__MASK, 0x80
.set Tx_Telit__0__PC, CYREG_PRT3_PC7
.set Tx_Telit__0__PORT, 3
.set Tx_Telit__0__SHIFT, 7
.set Tx_Telit__AG, CYREG_PRT3_AG
.set Tx_Telit__AMUX, CYREG_PRT3_AMUX
.set Tx_Telit__BIE, CYREG_PRT3_BIE
.set Tx_Telit__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_Telit__BYP, CYREG_PRT3_BYP
.set Tx_Telit__CTL, CYREG_PRT3_CTL
.set Tx_Telit__DM0, CYREG_PRT3_DM0
.set Tx_Telit__DM1, CYREG_PRT3_DM1
.set Tx_Telit__DM2, CYREG_PRT3_DM2
.set Tx_Telit__DR, CYREG_PRT3_DR
.set Tx_Telit__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_Telit__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_Telit__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_Telit__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_Telit__MASK, 0x80
.set Tx_Telit__PORT, 3
.set Tx_Telit__PRT, CYREG_PRT3_PRT
.set Tx_Telit__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_Telit__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_Telit__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_Telit__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_Telit__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_Telit__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_Telit__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_Telit__PS, CYREG_PRT3_PS
.set Tx_Telit__SHIFT, 7
.set Tx_Telit__SLW, CYREG_PRT3_SLW

/* Clock_IMO */
.set Clock_IMO__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_IMO__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_IMO__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_IMO__CFG2_SRC_SEL_MASK, 0x07
.set Clock_IMO__INDEX, 0x04
.set Clock_IMO__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_IMO__PM_ACT_MSK, 0x10
.set Clock_IMO__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_IMO__PM_STBY_MSK, 0x10

/* isr_SDI12 */
.set isr_SDI12__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SDI12__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SDI12__INTC_MASK, 0x04
.set isr_SDI12__INTC_NUMBER, 2
.set isr_SDI12__INTC_PRIOR_NUM, 7
.set isr_SDI12__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_SDI12__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SDI12__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* AN_PRTRANS */
.set AN_PRTRANS__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set AN_PRTRANS__0__MASK, 0x04
.set AN_PRTRANS__0__PC, CYREG_PRT3_PC2
.set AN_PRTRANS__0__PORT, 3
.set AN_PRTRANS__0__SHIFT, 2
.set AN_PRTRANS__AG, CYREG_PRT3_AG
.set AN_PRTRANS__AMUX, CYREG_PRT3_AMUX
.set AN_PRTRANS__BIE, CYREG_PRT3_BIE
.set AN_PRTRANS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AN_PRTRANS__BYP, CYREG_PRT3_BYP
.set AN_PRTRANS__CTL, CYREG_PRT3_CTL
.set AN_PRTRANS__DM0, CYREG_PRT3_DM0
.set AN_PRTRANS__DM1, CYREG_PRT3_DM1
.set AN_PRTRANS__DM2, CYREG_PRT3_DM2
.set AN_PRTRANS__DR, CYREG_PRT3_DR
.set AN_PRTRANS__INP_DIS, CYREG_PRT3_INP_DIS
.set AN_PRTRANS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AN_PRTRANS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AN_PRTRANS__LCD_EN, CYREG_PRT3_LCD_EN
.set AN_PRTRANS__MASK, 0x04
.set AN_PRTRANS__PORT, 3
.set AN_PRTRANS__PRT, CYREG_PRT3_PRT
.set AN_PRTRANS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AN_PRTRANS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AN_PRTRANS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AN_PRTRANS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AN_PRTRANS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AN_PRTRANS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AN_PRTRANS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AN_PRTRANS__PS, CYREG_PRT3_PS
.set AN_PRTRANS__SHIFT, 2
.set AN_PRTRANS__SLW, CYREG_PRT3_SLW

/* Debug_UART */
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Debug_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set Debug_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Debug_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set Debug_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Debug_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set Debug_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set Debug_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set Debug_UART_BUART_sTX_TxSts__0__POS, 0
.set Debug_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set Debug_UART_BUART_sTX_TxSts__1__POS, 1
.set Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Debug_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set Debug_UART_BUART_sTX_TxSts__2__POS, 2
.set Debug_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set Debug_UART_BUART_sTX_TxSts__3__POS, 3
.set Debug_UART_BUART_sTX_TxSts__MASK, 0x0F
.set Debug_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Debug_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set Debug_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Debug_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Debug_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Debug_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Debug_UART_IntClock__INDEX, 0x02
.set Debug_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Debug_UART_IntClock__PM_ACT_MSK, 0x04
.set Debug_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Debug_UART_IntClock__PM_STBY_MSK, 0x04

/* Power_VDD1 */
.set Power_VDD1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Power_VDD1__0__MASK, 0x04
.set Power_VDD1__0__PC, CYREG_PRT0_PC2
.set Power_VDD1__0__PORT, 0
.set Power_VDD1__0__SHIFT, 2
.set Power_VDD1__AG, CYREG_PRT0_AG
.set Power_VDD1__AMUX, CYREG_PRT0_AMUX
.set Power_VDD1__BIE, CYREG_PRT0_BIE
.set Power_VDD1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Power_VDD1__BYP, CYREG_PRT0_BYP
.set Power_VDD1__CTL, CYREG_PRT0_CTL
.set Power_VDD1__DM0, CYREG_PRT0_DM0
.set Power_VDD1__DM1, CYREG_PRT0_DM1
.set Power_VDD1__DM2, CYREG_PRT0_DM2
.set Power_VDD1__DR, CYREG_PRT0_DR
.set Power_VDD1__INP_DIS, CYREG_PRT0_INP_DIS
.set Power_VDD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Power_VDD1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Power_VDD1__LCD_EN, CYREG_PRT0_LCD_EN
.set Power_VDD1__MASK, 0x04
.set Power_VDD1__PORT, 0
.set Power_VDD1__PRT, CYREG_PRT0_PRT
.set Power_VDD1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Power_VDD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Power_VDD1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Power_VDD1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Power_VDD1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Power_VDD1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Power_VDD1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Power_VDD1__PS, CYREG_PRT0_PS
.set Power_VDD1__SHIFT, 2
.set Power_VDD1__SLW, CYREG_PRT0_SLW

/* Power_VDD2 */
.set Power_VDD2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Power_VDD2__0__MASK, 0x08
.set Power_VDD2__0__PC, CYREG_PRT0_PC3
.set Power_VDD2__0__PORT, 0
.set Power_VDD2__0__SHIFT, 3
.set Power_VDD2__AG, CYREG_PRT0_AG
.set Power_VDD2__AMUX, CYREG_PRT0_AMUX
.set Power_VDD2__BIE, CYREG_PRT0_BIE
.set Power_VDD2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Power_VDD2__BYP, CYREG_PRT0_BYP
.set Power_VDD2__CTL, CYREG_PRT0_CTL
.set Power_VDD2__DM0, CYREG_PRT0_DM0
.set Power_VDD2__DM1, CYREG_PRT0_DM1
.set Power_VDD2__DM2, CYREG_PRT0_DM2
.set Power_VDD2__DR, CYREG_PRT0_DR
.set Power_VDD2__INP_DIS, CYREG_PRT0_INP_DIS
.set Power_VDD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Power_VDD2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Power_VDD2__LCD_EN, CYREG_PRT0_LCD_EN
.set Power_VDD2__MASK, 0x08
.set Power_VDD2__PORT, 0
.set Power_VDD2__PRT, CYREG_PRT0_PRT
.set Power_VDD2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Power_VDD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Power_VDD2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Power_VDD2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Power_VDD2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Power_VDD2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Power_VDD2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Power_VDD2__PS, CYREG_PRT0_PS
.set Power_VDD2__SHIFT, 3
.set Power_VDD2__SLW, CYREG_PRT0_SLW

/* SDI12_Data */
.set SDI12_Data__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SDI12_Data__0__MASK, 0x40
.set SDI12_Data__0__PC, CYREG_PRT0_PC6
.set SDI12_Data__0__PORT, 0
.set SDI12_Data__0__SHIFT, 6
.set SDI12_Data__AG, CYREG_PRT0_AG
.set SDI12_Data__AMUX, CYREG_PRT0_AMUX
.set SDI12_Data__BIE, CYREG_PRT0_BIE
.set SDI12_Data__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SDI12_Data__BYP, CYREG_PRT0_BYP
.set SDI12_Data__CTL, CYREG_PRT0_CTL
.set SDI12_Data__DM0, CYREG_PRT0_DM0
.set SDI12_Data__DM1, CYREG_PRT0_DM1
.set SDI12_Data__DM2, CYREG_PRT0_DM2
.set SDI12_Data__DR, CYREG_PRT0_DR
.set SDI12_Data__INP_DIS, CYREG_PRT0_INP_DIS
.set SDI12_Data__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SDI12_Data__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SDI12_Data__LCD_EN, CYREG_PRT0_LCD_EN
.set SDI12_Data__MASK, 0x40
.set SDI12_Data__PORT, 0
.set SDI12_Data__PRT, CYREG_PRT0_PRT
.set SDI12_Data__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SDI12_Data__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SDI12_Data__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SDI12_Data__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SDI12_Data__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SDI12_Data__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SDI12_Data__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SDI12_Data__PS, CYREG_PRT0_PS
.set SDI12_Data__SHIFT, 6
.set SDI12_Data__SLW, CYREG_PRT0_SLW

/* SDI12_UART */
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SDI12_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SDI12_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set SDI12_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SDI12_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SDI12_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SDI12_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set SDI12_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set SDI12_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SDI12_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set SDI12_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set SDI12_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SDI12_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SDI12_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set SDI12_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set SDI12_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SDI12_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SDI12_UART_BUART_sRX_RxSts__2__MASK, 0x04
.set SDI12_UART_BUART_sRX_RxSts__2__POS, 2
.set SDI12_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set SDI12_UART_BUART_sRX_RxSts__3__POS, 3
.set SDI12_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set SDI12_UART_BUART_sRX_RxSts__4__POS, 4
.set SDI12_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set SDI12_UART_BUART_sRX_RxSts__5__POS, 5
.set SDI12_UART_BUART_sRX_RxSts__MASK, 0x3C
.set SDI12_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set SDI12_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SDI12_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set SDI12_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set SDI12_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set SDI12_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set SDI12_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set SDI12_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set SDI12_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set SDI12_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set SDI12_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set SDI12_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SDI12_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set SDI12_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set SDI12_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set SDI12_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set SDI12_UART_BUART_sTX_TxSts__0__POS, 0
.set SDI12_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set SDI12_UART_BUART_sTX_TxSts__1__POS, 1
.set SDI12_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set SDI12_UART_BUART_sTX_TxSts__2__POS, 2
.set SDI12_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set SDI12_UART_BUART_sTX_TxSts__3__POS, 3
.set SDI12_UART_BUART_sTX_TxSts__MASK, 0x0F
.set SDI12_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set SDI12_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SDI12_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set SDI12_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set SDI12_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set SDI12_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set SDI12_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SDI12_UART_IntClock__INDEX, 0x05
.set SDI12_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SDI12_UART_IntClock__PM_ACT_MSK, 0x20
.set SDI12_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SDI12_UART_IntClock__PM_STBY_MSK, 0x20

/* UART_Telit */
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_Telit_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_Telit_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_Telit_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set UART_Telit_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_Telit_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_Telit_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_Telit_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_Telit_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_Telit_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_Telit_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_Telit_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_Telit_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_Telit_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_Telit_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_Telit_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_Telit_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_Telit_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_Telit_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_Telit_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_Telit_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_Telit_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_Telit_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Telit_BUART_sRX_RxSts__3__POS, 3
.set UART_Telit_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Telit_BUART_sRX_RxSts__4__POS, 4
.set UART_Telit_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Telit_BUART_sRX_RxSts__5__POS, 5
.set UART_Telit_BUART_sRX_RxSts__MASK, 0x38
.set UART_Telit_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_Telit_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_Telit_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_Telit_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_Telit_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_Telit_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_Telit_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_Telit_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_Telit_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_Telit_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_Telit_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_Telit_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_Telit_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_Telit_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_Telit_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Telit_BUART_sTX_TxSts__0__POS, 0
.set UART_Telit_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Telit_BUART_sTX_TxSts__1__POS, 1
.set UART_Telit_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_Telit_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_Telit_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Telit_BUART_sTX_TxSts__2__POS, 2
.set UART_Telit_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Telit_BUART_sTX_TxSts__3__POS, 3
.set UART_Telit_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Telit_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_Telit_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_Telit_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_Telit_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_Telit_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_Telit_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_Telit_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Telit_IntClock__INDEX, 0x03
.set UART_Telit_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Telit_IntClock__PM_ACT_MSK, 0x08
.set UART_Telit_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Telit_IntClock__PM_STBY_MSK, 0x08

/* Power_VBAT2 */
.set Power_VBAT2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Power_VBAT2__0__MASK, 0x02
.set Power_VBAT2__0__PC, CYREG_PRT0_PC1
.set Power_VBAT2__0__PORT, 0
.set Power_VBAT2__0__SHIFT, 1
.set Power_VBAT2__AG, CYREG_PRT0_AG
.set Power_VBAT2__AMUX, CYREG_PRT0_AMUX
.set Power_VBAT2__BIE, CYREG_PRT0_BIE
.set Power_VBAT2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Power_VBAT2__BYP, CYREG_PRT0_BYP
.set Power_VBAT2__CTL, CYREG_PRT0_CTL
.set Power_VBAT2__DM0, CYREG_PRT0_DM0
.set Power_VBAT2__DM1, CYREG_PRT0_DM1
.set Power_VBAT2__DM2, CYREG_PRT0_DM2
.set Power_VBAT2__DR, CYREG_PRT0_DR
.set Power_VBAT2__INP_DIS, CYREG_PRT0_INP_DIS
.set Power_VBAT2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Power_VBAT2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Power_VBAT2__LCD_EN, CYREG_PRT0_LCD_EN
.set Power_VBAT2__MASK, 0x02
.set Power_VBAT2__PORT, 0
.set Power_VBAT2__PRT, CYREG_PRT0_PRT
.set Power_VBAT2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Power_VBAT2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Power_VBAT2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Power_VBAT2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Power_VBAT2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Power_VBAT2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Power_VBAT2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Power_VBAT2__PS, CYREG_PRT0_PS
.set Power_VBAT2__SHIFT, 1
.set Power_VBAT2__SLW, CYREG_PRT0_SLW

/* SDI12_Power */
.set SDI12_Power__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SDI12_Power__0__MASK, 0x01
.set SDI12_Power__0__PC, CYREG_PRT12_PC0
.set SDI12_Power__0__PORT, 12
.set SDI12_Power__0__SHIFT, 0
.set SDI12_Power__AG, CYREG_PRT12_AG
.set SDI12_Power__BIE, CYREG_PRT12_BIE
.set SDI12_Power__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDI12_Power__BYP, CYREG_PRT12_BYP
.set SDI12_Power__DM0, CYREG_PRT12_DM0
.set SDI12_Power__DM1, CYREG_PRT12_DM1
.set SDI12_Power__DM2, CYREG_PRT12_DM2
.set SDI12_Power__DR, CYREG_PRT12_DR
.set SDI12_Power__INP_DIS, CYREG_PRT12_INP_DIS
.set SDI12_Power__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDI12_Power__MASK, 0x01
.set SDI12_Power__PORT, 12
.set SDI12_Power__PRT, CYREG_PRT12_PRT
.set SDI12_Power__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDI12_Power__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDI12_Power__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDI12_Power__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDI12_Power__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDI12_Power__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDI12_Power__PS, CYREG_PRT12_PS
.set SDI12_Power__SHIFT, 0
.set SDI12_Power__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDI12_Power__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDI12_Power__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDI12_Power__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDI12_Power__SLW, CYREG_PRT12_SLW

/* isr_telit_rx */
.set isr_telit_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_telit_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_telit_rx__INTC_MASK, 0x10
.set isr_telit_rx__INTC_NUMBER, 4
.set isr_telit_rx__INTC_PRIOR_NUM, 7
.set isr_telit_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_telit_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_telit_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Telit_pwr */
.set Pin_Telit_pwr__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pin_Telit_pwr__0__MASK, 0x10
.set Pin_Telit_pwr__0__PC, CYREG_PRT0_PC4
.set Pin_Telit_pwr__0__PORT, 0
.set Pin_Telit_pwr__0__SHIFT, 4
.set Pin_Telit_pwr__AG, CYREG_PRT0_AG
.set Pin_Telit_pwr__AMUX, CYREG_PRT0_AMUX
.set Pin_Telit_pwr__BIE, CYREG_PRT0_BIE
.set Pin_Telit_pwr__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Telit_pwr__BYP, CYREG_PRT0_BYP
.set Pin_Telit_pwr__CTL, CYREG_PRT0_CTL
.set Pin_Telit_pwr__DM0, CYREG_PRT0_DM0
.set Pin_Telit_pwr__DM1, CYREG_PRT0_DM1
.set Pin_Telit_pwr__DM2, CYREG_PRT0_DM2
.set Pin_Telit_pwr__DR, CYREG_PRT0_DR
.set Pin_Telit_pwr__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Telit_pwr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Telit_pwr__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Telit_pwr__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Telit_pwr__MASK, 0x10
.set Pin_Telit_pwr__PORT, 0
.set Pin_Telit_pwr__PRT, CYREG_PRT0_PRT
.set Pin_Telit_pwr__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Telit_pwr__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Telit_pwr__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Telit_pwr__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Telit_pwr__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Telit_pwr__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Telit_pwr__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Telit_pwr__PS, CYREG_PRT0_PS
.set Pin_Telit_pwr__SHIFT, 4
.set Pin_Telit_pwr__SLW, CYREG_PRT0_SLW

/* SD_Card_Power */
.set SD_Card_Power__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set SD_Card_Power__0__MASK, 0x20
.set SD_Card_Power__0__PC, CYREG_PRT2_PC5
.set SD_Card_Power__0__PORT, 2
.set SD_Card_Power__0__SHIFT, 5
.set SD_Card_Power__AG, CYREG_PRT2_AG
.set SD_Card_Power__AMUX, CYREG_PRT2_AMUX
.set SD_Card_Power__BIE, CYREG_PRT2_BIE
.set SD_Card_Power__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SD_Card_Power__BYP, CYREG_PRT2_BYP
.set SD_Card_Power__CTL, CYREG_PRT2_CTL
.set SD_Card_Power__DM0, CYREG_PRT2_DM0
.set SD_Card_Power__DM1, CYREG_PRT2_DM1
.set SD_Card_Power__DM2, CYREG_PRT2_DM2
.set SD_Card_Power__DR, CYREG_PRT2_DR
.set SD_Card_Power__INP_DIS, CYREG_PRT2_INP_DIS
.set SD_Card_Power__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SD_Card_Power__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SD_Card_Power__LCD_EN, CYREG_PRT2_LCD_EN
.set SD_Card_Power__MASK, 0x20
.set SD_Card_Power__PORT, 2
.set SD_Card_Power__PRT, CYREG_PRT2_PRT
.set SD_Card_Power__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SD_Card_Power__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SD_Card_Power__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SD_Card_Power__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SD_Card_Power__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SD_Card_Power__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SD_Card_Power__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SD_Card_Power__PS, CYREG_PRT2_PS
.set SD_Card_Power__SHIFT, 5
.set SD_Card_Power__SLW, CYREG_PRT2_SLW

/* SD_Chip_Detect */
.set SD_Chip_Detect__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SD_Chip_Detect__0__MASK, 0x80
.set SD_Chip_Detect__0__PC, CYREG_PRT2_PC7
.set SD_Chip_Detect__0__PORT, 2
.set SD_Chip_Detect__0__SHIFT, 7
.set SD_Chip_Detect__AG, CYREG_PRT2_AG
.set SD_Chip_Detect__AMUX, CYREG_PRT2_AMUX
.set SD_Chip_Detect__BIE, CYREG_PRT2_BIE
.set SD_Chip_Detect__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SD_Chip_Detect__BYP, CYREG_PRT2_BYP
.set SD_Chip_Detect__CTL, CYREG_PRT2_CTL
.set SD_Chip_Detect__DM0, CYREG_PRT2_DM0
.set SD_Chip_Detect__DM1, CYREG_PRT2_DM1
.set SD_Chip_Detect__DM2, CYREG_PRT2_DM2
.set SD_Chip_Detect__DR, CYREG_PRT2_DR
.set SD_Chip_Detect__INP_DIS, CYREG_PRT2_INP_DIS
.set SD_Chip_Detect__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SD_Chip_Detect__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SD_Chip_Detect__LCD_EN, CYREG_PRT2_LCD_EN
.set SD_Chip_Detect__MASK, 0x80
.set SD_Chip_Detect__PORT, 2
.set SD_Chip_Detect__PRT, CYREG_PRT2_PRT
.set SD_Chip_Detect__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SD_Chip_Detect__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SD_Chip_Detect__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SD_Chip_Detect__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SD_Chip_Detect__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SD_Chip_Detect__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SD_Chip_Detect__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SD_Chip_Detect__PS, CYREG_PRT2_PS
.set SD_Chip_Detect__SHIFT, 7
.set SD_Chip_Detect__SLW, CYREG_PRT2_SLW

/* isr_SleepTimer */
.set isr_SleepTimer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SleepTimer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SleepTimer__INTC_MASK, 0x08
.set isr_SleepTimer__INTC_NUMBER, 3
.set isr_SleepTimer__INTC_PRIOR_NUM, 7
.set isr_SleepTimer__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_SleepTimer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SleepTimer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Level_Sensor_RX */
.set Level_Sensor_RX__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Level_Sensor_RX__0__MASK, 0x08
.set Level_Sensor_RX__0__PC, CYREG_PRT12_PC3
.set Level_Sensor_RX__0__PORT, 12
.set Level_Sensor_RX__0__SHIFT, 3
.set Level_Sensor_RX__AG, CYREG_PRT12_AG
.set Level_Sensor_RX__BIE, CYREG_PRT12_BIE
.set Level_Sensor_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Level_Sensor_RX__BYP, CYREG_PRT12_BYP
.set Level_Sensor_RX__DM0, CYREG_PRT12_DM0
.set Level_Sensor_RX__DM1, CYREG_PRT12_DM1
.set Level_Sensor_RX__DM2, CYREG_PRT12_DM2
.set Level_Sensor_RX__DR, CYREG_PRT12_DR
.set Level_Sensor_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set Level_Sensor_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Level_Sensor_RX__MASK, 0x08
.set Level_Sensor_RX__PORT, 12
.set Level_Sensor_RX__PRT, CYREG_PRT12_PRT
.set Level_Sensor_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Level_Sensor_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Level_Sensor_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Level_Sensor_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Level_Sensor_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Level_Sensor_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Level_Sensor_RX__PS, CYREG_PRT12_PS
.set Level_Sensor_RX__SHIFT, 3
.set Level_Sensor_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Level_Sensor_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Level_Sensor_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Level_Sensor_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Level_Sensor_RX__SLW, CYREG_PRT12_SLW

/* Pin_Telit_ONOFF */
.set Pin_Telit_ONOFF__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Pin_Telit_ONOFF__0__MASK, 0x02
.set Pin_Telit_ONOFF__0__PC, CYREG_IO_PC_PRT15_PC1
.set Pin_Telit_ONOFF__0__PORT, 15
.set Pin_Telit_ONOFF__0__SHIFT, 1
.set Pin_Telit_ONOFF__AG, CYREG_PRT15_AG
.set Pin_Telit_ONOFF__AMUX, CYREG_PRT15_AMUX
.set Pin_Telit_ONOFF__BIE, CYREG_PRT15_BIE
.set Pin_Telit_ONOFF__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Telit_ONOFF__BYP, CYREG_PRT15_BYP
.set Pin_Telit_ONOFF__CTL, CYREG_PRT15_CTL
.set Pin_Telit_ONOFF__DM0, CYREG_PRT15_DM0
.set Pin_Telit_ONOFF__DM1, CYREG_PRT15_DM1
.set Pin_Telit_ONOFF__DM2, CYREG_PRT15_DM2
.set Pin_Telit_ONOFF__DR, CYREG_PRT15_DR
.set Pin_Telit_ONOFF__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Telit_ONOFF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_Telit_ONOFF__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Telit_ONOFF__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Telit_ONOFF__MASK, 0x02
.set Pin_Telit_ONOFF__PORT, 15
.set Pin_Telit_ONOFF__PRT, CYREG_PRT15_PRT
.set Pin_Telit_ONOFF__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Telit_ONOFF__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Telit_ONOFF__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Telit_ONOFF__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Telit_ONOFF__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Telit_ONOFF__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Telit_ONOFF__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Telit_ONOFF__PS, CYREG_PRT15_PS
.set Pin_Telit_ONOFF__SHIFT, 1
.set Pin_Telit_ONOFF__SLW, CYREG_PRT15_SLW

/* Pin_Telit_SWRDY */
.set Pin_Telit_SWRDY__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Pin_Telit_SWRDY__0__MASK, 0x01
.set Pin_Telit_SWRDY__0__PC, CYREG_IO_PC_PRT15_PC0
.set Pin_Telit_SWRDY__0__PORT, 15
.set Pin_Telit_SWRDY__0__SHIFT, 0
.set Pin_Telit_SWRDY__AG, CYREG_PRT15_AG
.set Pin_Telit_SWRDY__AMUX, CYREG_PRT15_AMUX
.set Pin_Telit_SWRDY__BIE, CYREG_PRT15_BIE
.set Pin_Telit_SWRDY__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Telit_SWRDY__BYP, CYREG_PRT15_BYP
.set Pin_Telit_SWRDY__CTL, CYREG_PRT15_CTL
.set Pin_Telit_SWRDY__DM0, CYREG_PRT15_DM0
.set Pin_Telit_SWRDY__DM1, CYREG_PRT15_DM1
.set Pin_Telit_SWRDY__DM2, CYREG_PRT15_DM2
.set Pin_Telit_SWRDY__DR, CYREG_PRT15_DR
.set Pin_Telit_SWRDY__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Telit_SWRDY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_Telit_SWRDY__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Telit_SWRDY__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Telit_SWRDY__MASK, 0x01
.set Pin_Telit_SWRDY__PORT, 15
.set Pin_Telit_SWRDY__PRT, CYREG_PRT15_PRT
.set Pin_Telit_SWRDY__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Telit_SWRDY__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Telit_SWRDY__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Telit_SWRDY__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Telit_SWRDY__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Telit_SWRDY__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Telit_SWRDY__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Telit_SWRDY__PS, CYREG_PRT15_PS
.set Pin_Telit_SWRDY__SHIFT, 0
.set Pin_Telit_SWRDY__SLW, CYREG_PRT15_SLW

/* Level_Sensor_ISR */
.set Level_Sensor_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Level_Sensor_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Level_Sensor_ISR__INTC_MASK, 0x01
.set Level_Sensor_ISR__INTC_NUMBER, 0
.set Level_Sensor_ISR__INTC_PRIOR_NUM, 7
.set Level_Sensor_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Level_Sensor_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Level_Sensor_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Telit_ControlReg */
.set Telit_ControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set Telit_ControlReg_Sync_ctrl_reg__0__POS, 0
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Telit_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Telit_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Telit_ControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Telit_ControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Telit_ControlReg_Sync_ctrl_reg__MASK, 0x01
.set Telit_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Level_Sensor_UART */
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Level_Sensor_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Level_Sensor_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Level_Sensor_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Level_Sensor_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set Level_Sensor_UART_BUART_sRX_RxSts__3__POS, 3
.set Level_Sensor_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set Level_Sensor_UART_BUART_sRX_RxSts__4__POS, 4
.set Level_Sensor_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set Level_Sensor_UART_BUART_sRX_RxSts__5__POS, 5
.set Level_Sensor_UART_BUART_sRX_RxSts__MASK, 0x38
.set Level_Sensor_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set Level_Sensor_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Level_Sensor_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST

/* Pin_Regulator_PWM */
.set Pin_Regulator_PWM__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_Regulator_PWM__0__MASK, 0x20
.set Pin_Regulator_PWM__0__PC, CYREG_PRT12_PC5
.set Pin_Regulator_PWM__0__PORT, 12
.set Pin_Regulator_PWM__0__SHIFT, 5
.set Pin_Regulator_PWM__AG, CYREG_PRT12_AG
.set Pin_Regulator_PWM__BIE, CYREG_PRT12_BIE
.set Pin_Regulator_PWM__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Regulator_PWM__BYP, CYREG_PRT12_BYP
.set Pin_Regulator_PWM__DM0, CYREG_PRT12_DM0
.set Pin_Regulator_PWM__DM1, CYREG_PRT12_DM1
.set Pin_Regulator_PWM__DM2, CYREG_PRT12_DM2
.set Pin_Regulator_PWM__DR, CYREG_PRT12_DR
.set Pin_Regulator_PWM__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Regulator_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_Regulator_PWM__MASK, 0x20
.set Pin_Regulator_PWM__PORT, 12
.set Pin_Regulator_PWM__PRT, CYREG_PRT12_PRT
.set Pin_Regulator_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Regulator_PWM__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Regulator_PWM__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Regulator_PWM__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Regulator_PWM__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Regulator_PWM__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Regulator_PWM__PS, CYREG_PRT12_PS
.set Pin_Regulator_PWM__SHIFT, 5
.set Pin_Regulator_PWM__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Regulator_PWM__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Regulator_PWM__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Regulator_PWM__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Regulator_PWM__SLW, CYREG_PRT12_SLW

/* SDI12_control_reg */
.set SDI12_control_reg_Sync_ctrl_reg__0__MASK, 0x01
.set SDI12_control_reg_Sync_ctrl_reg__0__POS, 0
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SDI12_control_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SDI12_control_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SDI12_control_reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set SDI12_control_reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SDI12_control_reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set SDI12_control_reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SDI12_control_reg_Sync_ctrl_reg__MASK, 0x01
.set SDI12_control_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SDI12_control_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SDI12_control_reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* Level_Sensor_Power */
.set Level_Sensor_Power__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Level_Sensor_Power__0__MASK, 0x10
.set Level_Sensor_Power__0__PC, CYREG_PRT12_PC4
.set Level_Sensor_Power__0__PORT, 12
.set Level_Sensor_Power__0__SHIFT, 4
.set Level_Sensor_Power__AG, CYREG_PRT12_AG
.set Level_Sensor_Power__BIE, CYREG_PRT12_BIE
.set Level_Sensor_Power__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Level_Sensor_Power__BYP, CYREG_PRT12_BYP
.set Level_Sensor_Power__DM0, CYREG_PRT12_DM0
.set Level_Sensor_Power__DM1, CYREG_PRT12_DM1
.set Level_Sensor_Power__DM2, CYREG_PRT12_DM2
.set Level_Sensor_Power__DR, CYREG_PRT12_DR
.set Level_Sensor_Power__INP_DIS, CYREG_PRT12_INP_DIS
.set Level_Sensor_Power__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Level_Sensor_Power__MASK, 0x10
.set Level_Sensor_Power__PORT, 12
.set Level_Sensor_Power__PRT, CYREG_PRT12_PRT
.set Level_Sensor_Power__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Level_Sensor_Power__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Level_Sensor_Power__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Level_Sensor_Power__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Level_Sensor_Power__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Level_Sensor_Power__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Level_Sensor_Power__PS, CYREG_PRT12_PS
.set Level_Sensor_Power__SHIFT, 4
.set Level_Sensor_Power__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Level_Sensor_Power__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Level_Sensor_Power__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Level_Sensor_Power__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Level_Sensor_Power__SLW, CYREG_PRT12_SLW

/* Battery_Voltage_Enable */
.set Battery_Voltage_Enable__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Battery_Voltage_Enable__0__MASK, 0x02
.set Battery_Voltage_Enable__0__PC, CYREG_PRT12_PC1
.set Battery_Voltage_Enable__0__PORT, 12
.set Battery_Voltage_Enable__0__SHIFT, 1
.set Battery_Voltage_Enable__AG, CYREG_PRT12_AG
.set Battery_Voltage_Enable__BIE, CYREG_PRT12_BIE
.set Battery_Voltage_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Battery_Voltage_Enable__BYP, CYREG_PRT12_BYP
.set Battery_Voltage_Enable__DM0, CYREG_PRT12_DM0
.set Battery_Voltage_Enable__DM1, CYREG_PRT12_DM1
.set Battery_Voltage_Enable__DM2, CYREG_PRT12_DM2
.set Battery_Voltage_Enable__DR, CYREG_PRT12_DR
.set Battery_Voltage_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set Battery_Voltage_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Battery_Voltage_Enable__MASK, 0x02
.set Battery_Voltage_Enable__PORT, 12
.set Battery_Voltage_Enable__PRT, CYREG_PRT12_PRT
.set Battery_Voltage_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Battery_Voltage_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Battery_Voltage_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Battery_Voltage_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Battery_Voltage_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Battery_Voltage_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Battery_Voltage_Enable__PS, CYREG_PRT12_PS
.set Battery_Voltage_Enable__SHIFT, 1
.set Battery_Voltage_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Battery_Voltage_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Battery_Voltage_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Battery_Voltage_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Battery_Voltage_Enable__SLW, CYREG_PRT12_SLW

/* Pressure_Voltage_Enable */
.set Pressure_Voltage_Enable__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pressure_Voltage_Enable__0__MASK, 0x08
.set Pressure_Voltage_Enable__0__PC, CYREG_PRT3_PC3
.set Pressure_Voltage_Enable__0__PORT, 3
.set Pressure_Voltage_Enable__0__SHIFT, 3
.set Pressure_Voltage_Enable__AG, CYREG_PRT3_AG
.set Pressure_Voltage_Enable__AMUX, CYREG_PRT3_AMUX
.set Pressure_Voltage_Enable__BIE, CYREG_PRT3_BIE
.set Pressure_Voltage_Enable__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pressure_Voltage_Enable__BYP, CYREG_PRT3_BYP
.set Pressure_Voltage_Enable__CTL, CYREG_PRT3_CTL
.set Pressure_Voltage_Enable__DM0, CYREG_PRT3_DM0
.set Pressure_Voltage_Enable__DM1, CYREG_PRT3_DM1
.set Pressure_Voltage_Enable__DM2, CYREG_PRT3_DM2
.set Pressure_Voltage_Enable__DR, CYREG_PRT3_DR
.set Pressure_Voltage_Enable__INP_DIS, CYREG_PRT3_INP_DIS
.set Pressure_Voltage_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pressure_Voltage_Enable__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pressure_Voltage_Enable__LCD_EN, CYREG_PRT3_LCD_EN
.set Pressure_Voltage_Enable__MASK, 0x08
.set Pressure_Voltage_Enable__PORT, 3
.set Pressure_Voltage_Enable__PRT, CYREG_PRT3_PRT
.set Pressure_Voltage_Enable__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pressure_Voltage_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pressure_Voltage_Enable__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pressure_Voltage_Enable__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pressure_Voltage_Enable__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pressure_Voltage_Enable__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pressure_Voltage_Enable__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pressure_Voltage_Enable__PS, CYREG_PRT3_PS
.set Pressure_Voltage_Enable__SHIFT, 3
.set Pressure_Voltage_Enable__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set autoVrefComparator_0__CLK, CYREG_CMP0_CLK
.set autoVrefComparator_0__CMP_MASK, 0x01
.set autoVrefComparator_0__CMP_NUMBER, 0
.set autoVrefComparator_0__CR, CYREG_CMP0_CR
.set autoVrefComparator_0__LUT__CR, CYREG_LUT0_CR
.set autoVrefComparator_0__LUT__MSK, CYREG_LUT_MSK
.set autoVrefComparator_0__LUT__MSK_MASK, 0x01
.set autoVrefComparator_0__LUT__MSK_SHIFT, 0
.set autoVrefComparator_0__LUT__MX, CYREG_LUT0_MX
.set autoVrefComparator_0__LUT__SR, CYREG_LUT_SR
.set autoVrefComparator_0__LUT__SR_MASK, 0x01
.set autoVrefComparator_0__LUT__SR_SHIFT, 0
.set autoVrefComparator_0__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set autoVrefComparator_0__PM_ACT_MSK, 0x01
.set autoVrefComparator_0__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set autoVrefComparator_0__PM_STBY_MSK, 0x01
.set autoVrefComparator_0__SW0, CYREG_CMP0_SW0
.set autoVrefComparator_0__SW2, CYREG_CMP0_SW2
.set autoVrefComparator_0__SW3, CYREG_CMP0_SW3
.set autoVrefComparator_0__SW4, CYREG_CMP0_SW4
.set autoVrefComparator_0__SW6, CYREG_CMP0_SW6
.set autoVrefComparator_0__TR0, CYREG_CMP0_TR0
.set autoVrefComparator_0__TR1, CYREG_CMP0_TR1
.set autoVrefComparator_0__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set autoVrefComparator_0__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set autoVrefComparator_0__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set autoVrefComparator_0__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set autoVrefComparator_0__WRK, CYREG_CMP_WRK
.set autoVrefComparator_0__WRK_MASK, 0x01
.set autoVrefComparator_0__WRK_SHIFT, 0
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x4000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000015
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
