NDFramePage.OnPageTitleLoaded("File3:mvau_timesim_tb_v3.sv","mvau_timesim_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_timesim_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[137,0,3,"Module","Module"],[138,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[139,0,3,"Signals","Signals"],[140,0,6,"aresetn","aresetn"],[141,0,6,"rready","rready"],[142,0,6,"wready","wready"],[143,0,6,"out_v","out_v"],[144,0,6,"out","out"],[145,0,6,"out_packed","out_packed"],[146,0,6,"in_v","in_v"],[147,0,6,"in_mat","in_mat"],[148,0,6,"in","in"],[149,0,6,"mvau_beh","mvau_beh"],[150,0,6,"test_count","test_count"],[151,0,6,"latency","latency"],[152,0,6,"sim_start","sim_start"],[153,0,6,"do_comp","do_comp"],[154,0,3,"Initial blocks","Initial_blocks"],[155,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[156,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[157,0,0,"CLK_GEN","CLK_GEN"],[158,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[159,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[160,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[161,0,2,"CALC_LATENCY","CALC_LATENCY"],[162,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[163,0,1,"Input Ready","Input_Ready"],[164,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[165,0,0,"Counters","Counters"],[166,0,0,"INP_GEN","INP_GEN"]]);