#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e3e48d5f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e3e48d6100 .scope module, "tb_cpu" "tb_cpu" 3 2;
 .timescale -9 -12;
v000001e3e4966220_0 .var "clk", 0 0;
v000001e3e4965640_0 .var/i "i", 31 0;
v000001e3e49662c0_0 .var "reset", 0 0;
S_000001e3e48dec40 .scope module, "dut" "CPU" 3 4, 4 2 0, S_000001e3e48d6100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001e3e48f74d0 .functor NOT 1, L_000001e3e4977200, C4<0>, C4<0>, C4<0>;
L_000001e3e48f7e70 .functor AND 1, v000001e3e4905170_0, L_000001e3e49784c0, C4<1>, C4<1>;
v000001e3e495a780_0 .net "ALUCtrl", 2 0, L_000001e3e48f7e00;  1 drivers
v000001e3e4959600_0 .net "ALUSrc", 0 0, v000001e3e4905d50_0;  1 drivers
v000001e3e49597e0_0 .net "Branch", 0 0, v000001e3e4905170_0;  1 drivers
v000001e3e4959880_0 .net "BranchNE", 0 0, v000001e3e49053f0_0;  1 drivers
v000001e3e4959920_0 .net "MemRead", 0 0, L_000001e3e48f72a0;  1 drivers
v000001e3e4959b00_0 .net "MemToReg", 0 0, v000001e3e49055d0_0;  1 drivers
v000001e3e4959c40_0 .net "MemWrite", 0 0, v000001e3e4904950_0;  1 drivers
v000001e3e4959ce0_0 .var "PC", 31 0;
v000001e3e495a320_0 .net "PCNext", 31 0, L_000001e3e49789c0;  1 drivers
v000001e3e495a3c0_0 .net "PCPlus4", 31 0, L_000001e3e4978880;  1 drivers
v000001e3e49658c0_0 .net "PCTarget", 31 0, L_000001e3e4977840;  1 drivers
v000001e3e4965dc0_0 .net "RegWrite", 0 0, L_000001e3e48f71c0;  1 drivers
v000001e3e49656e0_0 .net "Zero", 0 0, L_000001e3e4977200;  1 drivers
L_000001e3e49902c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e3e4966ea0_0 .net/2u *"_ivl_12", 31 0, L_000001e3e49902c8;  1 drivers
v000001e3e4965e60_0 .net *"_ivl_16", 0 0, L_000001e3e48f74d0;  1 drivers
v000001e3e4965280_0 .net *"_ivl_18", 0 0, L_000001e3e49784c0;  1 drivers
v000001e3e4966f40_0 .net *"_ivl_6", 31 0, L_000001e3e4965500;  1 drivers
v000001e3e49651e0_0 .net "aluB", 31 0, L_000001e3e49669a0;  1 drivers
v000001e3e4966720_0 .net "aluY", 31 0, v000001e3e4905350_0;  1 drivers
v000001e3e4966b80_0 .net "clk", 0 0, v000001e3e4966220_0;  1 drivers
v000001e3e4966c20_0 .net "immB", 31 0, L_000001e3e48f7460;  1 drivers
v000001e3e4966860_0 .net "immI", 31 0, L_000001e3e48f7a80;  1 drivers
v000001e3e4965140_0 .net "immS", 31 0, L_000001e3e48f7af0;  1 drivers
v000001e3e4966cc0_0 .net "instr", 31 0, L_000001e3e48f7000;  1 drivers
v000001e3e49660e0_0 .net "memRData", 31 0, L_000001e3e48f7150;  1 drivers
v000001e3e4966040_0 .net "rd", 4 0, L_000001e3e49650a0;  1 drivers
v000001e3e4966180_0 .net "rd1", 31 0, L_000001e3e4978ba0;  1 drivers
v000001e3e4966d60_0 .net "rd2", 31 0, L_000001e3e4977ac0;  1 drivers
v000001e3e4965d20_0 .net "reset", 0 0, v000001e3e49662c0_0;  1 drivers
v000001e3e4965320_0 .net "rs1", 4 0, L_000001e3e49667c0;  1 drivers
v000001e3e49653c0_0 .net "rs2", 4 0, L_000001e3e4966900;  1 drivers
v000001e3e49664a0_0 .net "takeBr", 0 0, L_000001e3e48f7e70;  1 drivers
E_000001e3e48fa130 .event posedge, v000001e3e4965d20_0, v000001e3e4905b70_0;
L_000001e3e49667c0 .part L_000001e3e48f7000, 15, 5;
L_000001e3e4966900 .part L_000001e3e48f7000, 20, 5;
L_000001e3e49650a0 .part L_000001e3e48f7000, 7, 5;
L_000001e3e4965500 .functor MUXZ 32, L_000001e3e48f7a80, L_000001e3e48f7af0, v000001e3e4904950_0, C4<>;
L_000001e3e49669a0 .functor MUXZ 32, L_000001e3e4977ac0, L_000001e3e4965500, v000001e3e4905d50_0, C4<>;
L_000001e3e4978920 .functor MUXZ 32, v000001e3e4905350_0, L_000001e3e48f7150, v000001e3e49055d0_0, C4<>;
L_000001e3e4978880 .arith/sum 32, v000001e3e4959ce0_0, L_000001e3e49902c8;
L_000001e3e49784c0 .functor MUXZ 1, L_000001e3e4977200, L_000001e3e48f74d0, v000001e3e49053f0_0, C4<>;
L_000001e3e4977840 .arith/sum 32, v000001e3e4959ce0_0, L_000001e3e48f7460;
L_000001e3e49789c0 .functor MUXZ 32, L_000001e3e4978880, L_000001e3e4977840, L_000001e3e48f7e70, C4<>;
S_000001e3e48dedd0 .scope module, "alu" "ALU" 4 31, 5 2 0, S_000001e3e48dec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "Zero";
v000001e3e49052b0_0 .net "A", 31 0, L_000001e3e4978ba0;  alias, 1 drivers
v000001e3e49049f0_0 .net "ALUCtrl", 2 0, L_000001e3e48f7e00;  alias, 1 drivers
v000001e3e4906110_0 .net "B", 31 0, L_000001e3e49669a0;  alias, 1 drivers
v000001e3e4905350_0 .var "Y", 31 0;
v000001e3e49066b0_0 .net "Zero", 0 0, L_000001e3e4977200;  alias, 1 drivers
L_000001e3e4990280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3e4905030_0 .net/2u *"_ivl_0", 31 0, L_000001e3e4990280;  1 drivers
E_000001e3e48fa170 .event anyedge, v000001e3e49049f0_0, v000001e3e49052b0_0, v000001e3e4906110_0;
L_000001e3e4977200 .cmp/eq 32, v000001e3e4905350_0, L_000001e3e4990280;
S_000001e3e48dc050 .scope module, "ctrl" "Control" 4 34, 6 2 0, S_000001e3e48dec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "BranchNE";
    .port_info 8 /OUTPUT 3 "ALUCtrl";
P_000001e3e4901a80 .param/l "BRANCH" 1 6 24, C4<1100011>;
P_000001e3e4901ab8 .param/l "LOAD" 1 6 22, C4<0000011>;
P_000001e3e4901af0 .param/l "OP" 1 6 20, C4<0110011>;
P_000001e3e4901b28 .param/l "OPIMM" 1 6 21, C4<0010011>;
P_000001e3e4901b60 .param/l "STORE" 1 6 23, C4<0100011>;
L_000001e3e48f71c0 .functor BUFZ 1, v000001e3e49058f0_0, C4<0>, C4<0>, C4<0>;
L_000001e3e48f72a0 .functor BUFZ 1, v000001e3e4905670_0, C4<0>, C4<0>, C4<0>;
L_000001e3e48f7e00 .functor BUFZ 3, v000001e3e4905cb0_0, C4<000>, C4<000>, C4<000>;
v000001e3e4905a30_0 .net "ALUCtrl", 2 0, L_000001e3e48f7e00;  alias, 1 drivers
v000001e3e4905530_0 .net "ALUSrc", 0 0, v000001e3e4905d50_0;  alias, 1 drivers
v000001e3e4904db0_0 .net "Branch", 0 0, v000001e3e4905170_0;  alias, 1 drivers
v000001e3e4906430_0 .net "BranchNE", 0 0, v000001e3e49053f0_0;  alias, 1 drivers
v000001e3e4904e50_0 .net "MemRead", 0 0, L_000001e3e48f72a0;  alias, 1 drivers
v000001e3e4904ef0_0 .net "MemToReg", 0 0, v000001e3e49055d0_0;  alias, 1 drivers
v000001e3e4906750_0 .net "MemWrite", 0 0, v000001e3e4904950_0;  alias, 1 drivers
v000001e3e4904a90_0 .net "RegWrite", 0 0, L_000001e3e48f71c0;  alias, 1 drivers
v000001e3e4905cb0_0 .var "aluctrl_r", 2 0;
v000001e3e4905d50_0 .var "alusrc_r", 0 0;
v000001e3e4905170_0 .var "branch_r", 0 0;
v000001e3e49053f0_0 .var "branchne_r", 0 0;
v000001e3e4905490_0 .net "funct3", 2 0, L_000001e3e4977a20;  1 drivers
v000001e3e49064d0_0 .net "funct7", 6 0, L_000001e3e49787e0;  1 drivers
v000001e3e4905ad0_0 .net "instr", 31 0, L_000001e3e48f7000;  alias, 1 drivers
v000001e3e4905670_0 .var "memread_r", 0 0;
v000001e3e49055d0_0 .var "memtoreg_r", 0 0;
v000001e3e4904950_0 .var "memwrite_r", 0 0;
v000001e3e4905210_0 .net "opcode", 6 0, L_000001e3e4978060;  1 drivers
v000001e3e49058f0_0 .var "regwrite_r", 0 0;
E_000001e3e48fa1b0 .event anyedge, v000001e3e4905210_0, v000001e3e4905490_0;
L_000001e3e4978060 .part L_000001e3e48f7000, 0, 7;
L_000001e3e4977a20 .part L_000001e3e48f7000, 12, 3;
L_000001e3e49787e0 .part L_000001e3e48f7000, 25, 7;
S_000001e3e48dc1e0 .scope module, "dmem" "DMem" 4 32, 7 2 0, S_000001e3e48dec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
L_000001e3e48f7150 .functor BUFZ 32, L_000001e3e4978ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e3e4904f90_0 .net *"_ivl_0", 31 0, L_000001e3e4978ce0;  1 drivers
v000001e3e4905710_0 .net *"_ivl_3", 29 0, L_000001e3e4977fc0;  1 drivers
v000001e3e4905850_0 .net "addr", 31 0, v000001e3e4905350_0;  alias, 1 drivers
v000001e3e4905b70_0 .net "clk", 0 0, v000001e3e4966220_0;  alias, 1 drivers
v000001e3e4905990_0 .var/i "i", 31 0;
v000001e3e4905df0 .array "mem", 1023 0, 31 0;
v000001e3e4904d10_0 .net "memRead", 0 0, L_000001e3e48f72a0;  alias, 1 drivers
v000001e3e4905e90_0 .net "memWrite", 0 0, v000001e3e4904950_0;  alias, 1 drivers
v000001e3e4905f30_0 .net "rdata", 31 0, L_000001e3e48f7150;  alias, 1 drivers
v000001e3e49048b0_0 .net "wdata", 31 0, L_000001e3e4977ac0;  alias, 1 drivers
E_000001e3e48fa770 .event posedge, v000001e3e4905b70_0;
L_000001e3e4978ce0 .array/port v000001e3e4905df0, L_000001e3e4977fc0;
L_000001e3e4977fc0 .part v000001e3e4905350_0, 2, 30;
S_000001e3e48e5ea0 .scope module, "imem" "IMem" 4 27, 8 2 0, S_000001e3e48dec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000001e3e48f7000 .functor BUFZ 32, L_000001e3e4965460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e3e4906070_0 .net *"_ivl_0", 31 0, L_000001e3e4965460;  1 drivers
v000001e3e4906570_0 .net *"_ivl_3", 29 0, L_000001e3e4965780;  1 drivers
v000001e3e49061b0_0 .net "addr", 31 0, v000001e3e4959ce0_0;  1 drivers
v000001e3e4906610_0 .net "instr", 31 0, L_000001e3e48f7000;  alias, 1 drivers
v000001e3e4904b30 .array "mem", 255 0, 31 0;
L_000001e3e4965460 .array/port v000001e3e4904b30, L_000001e3e4965780;
L_000001e3e4965780 .part v000001e3e4959ce0_0, 2, 30;
S_000001e3e48e6030 .scope module, "immgen" "ImmGen" 4 28, 9 2 0, S_000001e3e48dec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "immI";
    .port_info 2 /OUTPUT 32 "immS";
    .port_info 3 /OUTPUT 32 "immB";
L_000001e3e48f7a80 .functor BUFZ 32, L_000001e3e4966360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3e48f7af0 .functor BUFZ 32, L_000001e3e4965a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3e48f7460 .functor BUFZ 32, L_000001e3e4965c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e3e4904bd0_0 .net "B", 31 0, L_000001e3e4965c80;  1 drivers
v000001e3e4904c70_0 .net "I", 31 0, L_000001e3e4966360;  1 drivers
v000001e3e48f1c40_0 .net "S", 31 0, L_000001e3e4965a00;  1 drivers
v000001e3e495a280_0 .net *"_ivl_1", 0 0, L_000001e3e49655a0;  1 drivers
v000001e3e495ae60_0 .net *"_ivl_10", 19 0, L_000001e3e4965aa0;  1 drivers
v000001e3e4959060_0 .net *"_ivl_13", 6 0, L_000001e3e4966a40;  1 drivers
v000001e3e495a000_0 .net *"_ivl_15", 4 0, L_000001e3e4966ae0;  1 drivers
v000001e3e49591a0_0 .net *"_ivl_19", 0 0, L_000001e3e4966400;  1 drivers
v000001e3e4959420_0 .net *"_ivl_2", 19 0, L_000001e3e4965820;  1 drivers
v000001e3e495a820_0 .net *"_ivl_20", 18 0, L_000001e3e4966e00;  1 drivers
v000001e3e495a5a0_0 .net *"_ivl_23", 0 0, L_000001e3e4965b40;  1 drivers
v000001e3e495a460_0 .net *"_ivl_25", 0 0, L_000001e3e4965be0;  1 drivers
v000001e3e495a8c0_0 .net *"_ivl_27", 5 0, L_000001e3e4966540;  1 drivers
v000001e3e4959d80_0 .net *"_ivl_29", 3 0, L_000001e3e49665e0;  1 drivers
L_000001e3e4990088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3e495a640_0 .net/2u *"_ivl_30", 0 0, L_000001e3e4990088;  1 drivers
v000001e3e495ab40_0 .net *"_ivl_5", 11 0, L_000001e3e4965f00;  1 drivers
v000001e3e495abe0_0 .net *"_ivl_9", 0 0, L_000001e3e4965960;  1 drivers
v000001e3e495aaa0_0 .net "immB", 31 0, L_000001e3e48f7460;  alias, 1 drivers
v000001e3e495a960_0 .net "immI", 31 0, L_000001e3e48f7a80;  alias, 1 drivers
v000001e3e495ac80_0 .net "immS", 31 0, L_000001e3e48f7af0;  alias, 1 drivers
v000001e3e495aa00_0 .net "instr", 31 0, L_000001e3e48f7000;  alias, 1 drivers
L_000001e3e49655a0 .part L_000001e3e48f7000, 31, 1;
LS_000001e3e4965820_0_0 .concat [ 1 1 1 1], L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0;
LS_000001e3e4965820_0_4 .concat [ 1 1 1 1], L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0;
LS_000001e3e4965820_0_8 .concat [ 1 1 1 1], L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0;
LS_000001e3e4965820_0_12 .concat [ 1 1 1 1], L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0;
LS_000001e3e4965820_0_16 .concat [ 1 1 1 1], L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0, L_000001e3e49655a0;
LS_000001e3e4965820_1_0 .concat [ 4 4 4 4], LS_000001e3e4965820_0_0, LS_000001e3e4965820_0_4, LS_000001e3e4965820_0_8, LS_000001e3e4965820_0_12;
LS_000001e3e4965820_1_4 .concat [ 4 0 0 0], LS_000001e3e4965820_0_16;
L_000001e3e4965820 .concat [ 16 4 0 0], LS_000001e3e4965820_1_0, LS_000001e3e4965820_1_4;
L_000001e3e4965f00 .part L_000001e3e48f7000, 20, 12;
L_000001e3e4966360 .concat [ 12 20 0 0], L_000001e3e4965f00, L_000001e3e4965820;
L_000001e3e4965960 .part L_000001e3e48f7000, 31, 1;
LS_000001e3e4965aa0_0_0 .concat [ 1 1 1 1], L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960;
LS_000001e3e4965aa0_0_4 .concat [ 1 1 1 1], L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960;
LS_000001e3e4965aa0_0_8 .concat [ 1 1 1 1], L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960;
LS_000001e3e4965aa0_0_12 .concat [ 1 1 1 1], L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960;
LS_000001e3e4965aa0_0_16 .concat [ 1 1 1 1], L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960, L_000001e3e4965960;
LS_000001e3e4965aa0_1_0 .concat [ 4 4 4 4], LS_000001e3e4965aa0_0_0, LS_000001e3e4965aa0_0_4, LS_000001e3e4965aa0_0_8, LS_000001e3e4965aa0_0_12;
LS_000001e3e4965aa0_1_4 .concat [ 4 0 0 0], LS_000001e3e4965aa0_0_16;
L_000001e3e4965aa0 .concat [ 16 4 0 0], LS_000001e3e4965aa0_1_0, LS_000001e3e4965aa0_1_4;
L_000001e3e4966a40 .part L_000001e3e48f7000, 25, 7;
L_000001e3e4966ae0 .part L_000001e3e48f7000, 7, 5;
L_000001e3e4965a00 .concat [ 5 7 20 0], L_000001e3e4966ae0, L_000001e3e4966a40, L_000001e3e4965aa0;
L_000001e3e4966400 .part L_000001e3e48f7000, 31, 1;
LS_000001e3e4966e00_0_0 .concat [ 1 1 1 1], L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400;
LS_000001e3e4966e00_0_4 .concat [ 1 1 1 1], L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400;
LS_000001e3e4966e00_0_8 .concat [ 1 1 1 1], L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400;
LS_000001e3e4966e00_0_12 .concat [ 1 1 1 1], L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400;
LS_000001e3e4966e00_0_16 .concat [ 1 1 1 0], L_000001e3e4966400, L_000001e3e4966400, L_000001e3e4966400;
LS_000001e3e4966e00_1_0 .concat [ 4 4 4 4], LS_000001e3e4966e00_0_0, LS_000001e3e4966e00_0_4, LS_000001e3e4966e00_0_8, LS_000001e3e4966e00_0_12;
LS_000001e3e4966e00_1_4 .concat [ 3 0 0 0], LS_000001e3e4966e00_0_16;
L_000001e3e4966e00 .concat [ 16 3 0 0], LS_000001e3e4966e00_1_0, LS_000001e3e4966e00_1_4;
L_000001e3e4965b40 .part L_000001e3e48f7000, 31, 1;
L_000001e3e4965be0 .part L_000001e3e48f7000, 7, 1;
L_000001e3e4966540 .part L_000001e3e48f7000, 25, 6;
L_000001e3e49665e0 .part L_000001e3e48f7000, 8, 4;
LS_000001e3e4965c80_0_0 .concat [ 1 4 6 1], L_000001e3e4990088, L_000001e3e49665e0, L_000001e3e4966540, L_000001e3e4965be0;
LS_000001e3e4965c80_0_4 .concat [ 1 19 0 0], L_000001e3e4965b40, L_000001e3e4966e00;
L_000001e3e4965c80 .concat [ 12 20 0 0], LS_000001e3e4965c80_0_0, LS_000001e3e4965c80_0_4;
S_000001e3e498cad0 .scope module, "rf" "RegFile" 4 29, 10 2 0, S_000001e3e48dec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_000001e3e49900d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3e495a0a0_0 .net/2u *"_ivl_0", 4 0, L_000001e3e49900d0;  1 drivers
L_000001e3e4990160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3e495a6e0_0 .net *"_ivl_11", 1 0, L_000001e3e4990160;  1 drivers
L_000001e3e49901a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3e495af00_0 .net/2u *"_ivl_14", 4 0, L_000001e3e49901a8;  1 drivers
v000001e3e495ad20_0 .net *"_ivl_16", 0 0, L_000001e3e4977980;  1 drivers
L_000001e3e49901f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3e4959a60_0 .net/2u *"_ivl_18", 31 0, L_000001e3e49901f0;  1 drivers
v000001e3e4959e20_0 .net *"_ivl_2", 0 0, L_000001e3e4965fa0;  1 drivers
v000001e3e4959740_0 .net *"_ivl_20", 31 0, L_000001e3e4978c40;  1 drivers
v000001e3e4959100_0 .net *"_ivl_22", 6 0, L_000001e3e4978d80;  1 drivers
L_000001e3e4990238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3e495adc0_0 .net *"_ivl_25", 1 0, L_000001e3e4990238;  1 drivers
L_000001e3e4990118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3e495a140_0 .net/2u *"_ivl_4", 31 0, L_000001e3e4990118;  1 drivers
v000001e3e49596a0_0 .net *"_ivl_6", 31 0, L_000001e3e4966680;  1 drivers
v000001e3e4959ec0_0 .net *"_ivl_8", 6 0, L_000001e3e49786a0;  1 drivers
v000001e3e4959240_0 .net "clk", 0 0, v000001e3e4966220_0;  alias, 1 drivers
v000001e3e49592e0_0 .var/i "i", 31 0;
v000001e3e495a500_0 .net "rd", 4 0, L_000001e3e49650a0;  alias, 1 drivers
v000001e3e4959ba0_0 .net "rd1", 31 0, L_000001e3e4978ba0;  alias, 1 drivers
v000001e3e4959380_0 .net "rd2", 31 0, L_000001e3e4977ac0;  alias, 1 drivers
v000001e3e49594c0 .array "regs", 31 0, 31 0;
v000001e3e49599c0_0 .net "rs1", 4 0, L_000001e3e49667c0;  alias, 1 drivers
v000001e3e4959f60_0 .net "rs2", 4 0, L_000001e3e4966900;  alias, 1 drivers
v000001e3e4959560_0 .net "wd", 31 0, L_000001e3e4978920;  1 drivers
v000001e3e495a1e0_0 .net "we", 0 0, L_000001e3e48f71c0;  alias, 1 drivers
L_000001e3e4965fa0 .cmp/eq 5, L_000001e3e49667c0, L_000001e3e49900d0;
L_000001e3e4966680 .array/port v000001e3e49594c0, L_000001e3e49786a0;
L_000001e3e49786a0 .concat [ 5 2 0 0], L_000001e3e49667c0, L_000001e3e4990160;
L_000001e3e4978ba0 .functor MUXZ 32, L_000001e3e4966680, L_000001e3e4990118, L_000001e3e4965fa0, C4<>;
L_000001e3e4977980 .cmp/eq 5, L_000001e3e4966900, L_000001e3e49901a8;
L_000001e3e4978c40 .array/port v000001e3e49594c0, L_000001e3e4978d80;
L_000001e3e4978d80 .concat [ 5 2 0 0], L_000001e3e4966900, L_000001e3e4990238;
L_000001e3e4977ac0 .functor MUXZ 32, L_000001e3e4978c40, L_000001e3e49901f0, L_000001e3e4977980, C4<>;
    .scope S_000001e3e48e5ea0;
T_0 ;
    %vpi_call/w 8 9 "$readmemh", "imem.hex", v000001e3e4904b30 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001e3e498cad0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3e49592e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001e3e49592e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e3e49592e0_0;
    %store/vec4a v000001e3e49594c0, 4, 0;
    %load/vec4 v000001e3e49592e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3e49592e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3e49594c0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001e3e498cad0;
T_2 ;
    %wait E_000001e3e48fa770;
    %load/vec4 v000001e3e495a1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001e3e495a500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e3e4959560_0;
    %load/vec4 v000001e3e495a500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3e49594c0, 0, 4;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3e49594c0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e3e48dedd0;
T_3 ;
    %wait E_000001e3e48fa170;
    %load/vec4 v000001e3e49049f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3e4905350_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000001e3e49052b0_0;
    %load/vec4 v000001e3e4906110_0;
    %add;
    %store/vec4 v000001e3e4905350_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000001e3e49052b0_0;
    %load/vec4 v000001e3e4906110_0;
    %sub;
    %store/vec4 v000001e3e4905350_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001e3e49052b0_0;
    %load/vec4 v000001e3e4906110_0;
    %xor;
    %store/vec4 v000001e3e4905350_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001e3e49052b0_0;
    %load/vec4 v000001e3e4906110_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e3e4905350_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e3e48dc1e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3e4905990_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001e3e4905990_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e3e4905990_0;
    %store/vec4a v000001e3e4905df0, 4, 0;
    %load/vec4 v000001e3e4905990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3e4905990_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001e3e48dc1e0;
T_5 ;
    %wait E_000001e3e48fa770;
    %load/vec4 v000001e3e4905e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e3e49048b0_0;
    %load/vec4 v000001e3e4905850_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3e4905df0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e3e48dc050;
T_6 ;
    %wait E_000001e3e48fa1b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e49058f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4905670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4904950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e49055d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4905d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4905170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e49053f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %load/vec4 v000001e3e4905210_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e49058f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4905d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e49055d0_0, 0, 1;
    %load/vec4 v000001e3e4905490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e49058f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e4905d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e49055d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e49058f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e4905d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e4905670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e49055d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e4905d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e4904950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e4905170_0, 0, 1;
    %load/vec4 v000001e3e4905490_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001e3e49053f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4905d50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e3e4905cb0_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e3e48dec40;
T_7 ;
    %wait E_000001e3e48fa130;
    %load/vec4 v000001e3e4965d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3e4959ce0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e3e495a320_0;
    %assign/vec4 v000001e3e4959ce0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e3e48d6100;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e4966220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e49662c0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001e3e48d6100;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000001e3e4966220_0;
    %inv;
    %store/vec4 v000001e3e4966220_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e3e48d6100;
T_10 ;
    %vpi_call/w 3 10 "$display", "=== CPU SIM ===" {0 0 0};
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e49662c0_0, 0, 1;
    %pushi/vec4 60, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e3e48fa770;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 16 "$display", "==== REGISTERS ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3e4965640_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001e3e4965640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call/w 3 18 "$display", "x%0d = 0x%08h", v000001e3e4965640_0, &A<v000001e3e49594c0, v000001e3e4965640_0 > {0 0 0};
    %load/vec4 v000001e3e4965640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3e4965640_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call/w 3 20 "$display", "==== DATA MEM[0..31] ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3e4965640_0, 0, 32;
T_10.4 ;
    %load/vec4 v000001e3e4965640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v000001e3e4965640_0;
    %muli 4, 0, 32;
    %vpi_call/w 3 22 "$display", "DMEM[%0d] = 0x%08h", S<0,vec4,s32>, &A<v000001e3e4905df0, v000001e3e4965640_0 > {1 0 0};
    %load/vec4 v000001e3e4965640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3e4965640_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_cpu.v";
    ".\src\cpu.v";
    ".\src\alu.v";
    ".\src\control.v";
    ".\src\dmem.v";
    ".\src\imem.v";
    ".\src\immgen.v";
    ".\src\regfile.v";
