// Seed: 3138232724
module module_0 #(
    parameter id_1 = 32'd76,
    parameter id_5 = 32'd34
);
  string [1 'b0 : -1 'b0] _id_1 = "";
  bit id_2 = -1;
  logic [id_1 : -1] id_3 = -1;
  genvar id_4;
  always @(id_3 or 1) begin : LABEL_0
    id_2 <= 1;
  end
  supply0 _id_5 = -1;
  wire [-1 'd0 : id_5] id_6 = id_3;
  assign module_1.id_4 = 0;
  supply1 id_7 = 1;
  logic [id_1 : -1 'd0] id_8 = -1'b0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wire id_7
);
  assign id_2 = -1;
  module_0 modCall_1 ();
  wire [1 : ""] id_9;
endmodule
