// Seed: 3746033758
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wand id_6,
    input wor id_7,
    output supply0 id_8,
    output uwire id_9,
    input uwire id_10
    , id_27,
    input tri1 id_11,
    output wire id_12,
    output tri1 id_13,
    output supply1 id_14,
    output tri id_15,
    output wor id_16,
    input tri id_17,
    input supply1 id_18,
    input tri0 id_19,
    output supply0 id_20,
    input tri id_21,
    input wire id_22,
    input wire id_23,
    input tri id_24,
    output tri id_25
);
  logic id_28;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  wire id_5;
endmodule
