// Seed: 4133286827
module module_0;
  reg id_1;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 <= id_1;
    end
    `define pp_2 0
    id_1 = id_1 < 1'b0;
  end
  assign id_1 = 1;
  wire id_3;
  assign id_1 = 1'b0;
  tri id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
