/*
 * Copyright (c) 2015, Freescale Semiconductor, Inc.
 * Copyright 2016-2017 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#ifndef _FSL_PORT_H_
    #define _FSL_PORT_H_

    #include "fsl_common.h"

/*!
 * @addtogroup port
 * @{
 */

/*******************************************************************************
 * Definitions
 ******************************************************************************/

/*! @name Driver version */
/*@{*/
/*! Version 2.0.2. */
    #define FSL_PORT_DRIVER_VERSION    ( MAKE_VERSION( 2, 0, 2 ) )
/*@}*/

    #if defined( FSL_FEATURE_PORT_HAS_PULL_ENABLE ) && FSL_FEATURE_PORT_HAS_PULL_ENABLE
/*! @brief Internal resistor pull feature selection */
        enum _port_pull
        {
            kPORT_PullDisable = 0U, /*!< Internal pull-up/down resistor is disabled. */
            kPORT_PullDown = 2U,    /*!< Internal pull-down resistor is enabled. */
            kPORT_PullUp = 3U,      /*!< Internal pull-up resistor is enabled. */
        };
    #endif /* FSL_FEATURE_PORT_HAS_PULL_ENABLE */

    #if defined( FSL_FEATURE_PORT_HAS_SLEW_RATE ) && FSL_FEATURE_PORT_HAS_SLEW_RATE
/*! @brief Slew rate selection */
        enum _port_slew_rate
        {
            kPORT_FastSlewRate = 0U, /*!< Fast slew rate is configured. */
            kPORT_SlowSlewRate = 1U, /*!< Slow slew rate is configured. */
        };
    #endif /* FSL_FEATURE_PORT_HAS_SLEW_RATE */

    #if defined( FSL_FEATURE_PORT_HAS_OPEN_DRAIN ) && FSL_FEATURE_PORT_HAS_OPEN_DRAIN
/*! @brief Open Drain feature enable/disable */
        enum _port_open_drain_enable
        {
            kPORT_OpenDrainDisable = 0U, /*!< Open drain output is disabled. */
            kPORT_OpenDrainEnable = 1U,  /*!< Open drain output is enabled. */
        };
    #endif /* FSL_FEATURE_PORT_HAS_OPEN_DRAIN */

    #if defined( FSL_FEATURE_PORT_HAS_PASSIVE_FILTER ) && FSL_FEATURE_PORT_HAS_PASSIVE_FILTER
/*! @brief Passive filter feature enable/disable */
        enum _port_passive_filter_enable
        {
            kPORT_PassiveFilterDisable = 0U, /*!< Passive input filter is disabled. */
            kPORT_PassiveFilterEnable = 1U,  /*!< Passive input filter is enabled. */
        };
    #endif

    #if defined( FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH ) && FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH
/*! @brief Configures the drive strength. */
        enum _port_drive_strength
        {
            kPORT_LowDriveStrength = 0U,  /*!< Low-drive strength is configured. */
            kPORT_HighDriveStrength = 1U, /*!< High-drive strength is configured. */
        };
    #endif /* FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH */

    #if defined( FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK ) && FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK
/*! @brief Unlock/lock the pin control register field[15:0] */
        enum _port_lock_register
        {
            kPORT_UnlockRegister = 0U, /*!< Pin Control Register fields [15:0] are not locked. */
            kPORT_LockRegister = 1U,   /*!< Pin Control Register fields [15:0] are locked. */
        };
    #endif /* FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK */

    #if defined( FSL_FEATURE_PORT_PCR_MUX_WIDTH ) && FSL_FEATURE_PORT_PCR_MUX_WIDTH
/*! @brief Pin mux selection */
        typedef enum _port_mux
        {
            kPORT_PinDisabledOrAnalog = 0U, /*!< Corresponding pin is disabled, but is used as an analog pin. */
            kPORT_MuxAsGpio = 1U,           /*!< Corresponding pin is configured as GPIO. */
            kPORT_MuxAlt2 = 2U,             /*!< Chip-specific */
            kPORT_MuxAlt3 = 3U,             /*!< Chip-specific */
            kPORT_MuxAlt4 = 4U,             /*!< Chip-specific */
            kPORT_MuxAlt5 = 5U,             /*!< Chip-specific */
            kPORT_MuxAlt6 = 6U,             /*!< Chip-specific */
            kPORT_MuxAlt7 = 7U,             /*!< Chip-specific */
            kPORT_MuxAlt8 = 8U,             /*!< Chip-specific */
            kPORT_MuxAlt9 = 9U,             /*!< Chip-specific */
            kPORT_MuxAlt10 = 10U,           /*!< Chip-specific */
            kPORT_MuxAlt11 = 11U,           /*!< Chip-specific */
            kPORT_MuxAlt12 = 12U,           /*!< Chip-specific */
            kPORT_MuxAlt13 = 13U,           /*!< Chip-specific */
            kPORT_MuxAlt14 = 14U,           /*!< Chip-specific */
            kPORT_MuxAlt15 = 15U,           /*!< Chip-specific */
        } port_mux_t;
    #endif /* FSL_FEATURE_PORT_PCR_MUX_WIDTH */

/*! @brief Configures the interrupt generation condition. */
    typedef enum _port_interrupt
    {
        kPORT_InterruptOrDMADisabled = 0x0U, /*!< Interrupt/DMA request is disabled. */
        #if defined( FSL_FEATURE_PORT_HAS_DMA_REQUEST ) && FSL_FEATURE_PORT_HAS_DMA_REQUEST
            kPORT_DMARisingEdge = 0x1U,      /*!< DMA request on rising edge. */
            kPORT_DMAFallingEdge = 0x2U,     /*!< DMA request on falling edge. */
            kPORT_DMAEitherEdge = 0x3U,      /*!< DMA request on either edge. */
        #endif
        #if defined( FSL_FEATURE_PORT_HAS_IRQC_FLAG ) && FSL_FEATURE_PORT_HAS_IRQC_FLAG
            kPORT_FlagRisingEdge = 0x05U,               /*!< Flag sets on rising edge. */
            kPORT_FlagFallingEdge = 0x06U,              /*!< Flag sets on falling edge. */
            kPORT_FlagEitherEdge = 0x07U,               /*!< Flag sets on either edge. */
        #endif
        kPORT_InterruptLogicZero = 0x8U,                /*!< Interrupt when logic zero. */
        kPORT_InterruptRisingEdge = 0x9U,               /*!< Interrupt on rising edge. */
        kPORT_InterruptFallingEdge = 0xAU,              /*!< Interrupt on falling edge. */
        kPORT_InterruptEitherEdge = 0xBU,               /*!< Interrupt on either edge. */
        kPORT_InterruptLogicOne = 0xCU,                 /*!< Interrupt when logic one. */
        #if defined( FSL_FEATURE_PORT_HAS_IRQC_TRIGGER ) && FSL_FEATURE_PORT_HAS_IRQC_TRIGGER
            kPORT_ActiveHighTriggerOutputEnable = 0xDU, /*!< Enable active high-trigger output. */
            kPORT_ActiveLowTriggerOutputEnable = 0xEU,  /*!< Enable active low-trigger output. */
        #endif
    } port_interrupt_t;

    #if defined( FSL_FEATURE_PORT_HAS_DIGITAL_FILTER ) && FSL_FEATURE_PORT_HAS_DIGITAL_FILTER
/*! @brief Digital filter clock source selection */
        typedef enum _port_digital_filter_clock_source
        {
            kPORT_BusClock = 0U, /*!< Digital filters are clocked by the bus clock. */
            kPORT_LpoClock = 1U, /*!< Digital filters are clocked by the 1 kHz LPO clock. */
        } port_digital_filter_clock_source_t;

/*! @brief PORT digital filter feature configuration definition */
        typedef struct _port_digital_filter_config
        {
            uint32_t digitalFilterWidth;                    /*!< Set digital filter width */
            port_digital_filter_clock_source_t clockSource; /*!< Set digital filter clockSource */
        } port_digital_filter_config_t;
    #endif /* FSL_FEATURE_PORT_HAS_DIGITAL_FILTER */

    #if defined( FSL_FEATURE_PORT_PCR_MUX_WIDTH ) && FSL_FEATURE_PORT_PCR_MUX_WIDTH
/*! @brief PORT pin configuration structure */
        typedef struct _port_pin_config
        {
            #if defined( FSL_FEATURE_PORT_HAS_PULL_ENABLE ) && FSL_FEATURE_PORT_HAS_PULL_ENABLE
                uint16_t pullSelect : 2; /*!< No-pull/pull-down/pull-up select */
            #else
                uint16_t : 2;
            #endif /* FSL_FEATURE_PORT_HAS_PULL_ENABLE */

            #if defined( FSL_FEATURE_PORT_HAS_SLEW_RATE ) && FSL_FEATURE_PORT_HAS_SLEW_RATE
                uint16_t slewRate : 1; /*!< Fast/slow slew rate Configure */
            #else
                uint16_t : 1;
            #endif /* FSL_FEATURE_PORT_HAS_SLEW_RATE */

            uint16_t : 1;

            #if defined( FSL_FEATURE_PORT_HAS_PASSIVE_FILTER ) && FSL_FEATURE_PORT_HAS_PASSIVE_FILTER
                uint16_t passiveFilterEnable : 1; /*!< Passive filter enable/disable */
            #else
                uint16_t : 1;
            #endif /* FSL_FEATURE_PORT_HAS_PASSIVE_FILTER */

            #if defined( FSL_FEATURE_PORT_HAS_OPEN_DRAIN ) && FSL_FEATURE_PORT_HAS_OPEN_DRAIN
                uint16_t openDrainEnable : 1; /*!< Open drain enable/disable */
            #else
                uint16_t : 1;
            #endif /* FSL_FEATURE_PORT_HAS_OPEN_DRAIN */

            #if defined( FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH ) && FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH
                uint16_t driveStrength : 1; /*!< Fast/slow drive strength configure */
            #else
                uint16_t : 1;
            #endif

            uint16_t : 1;

            #if defined( FSL_FEATURE_PORT_PCR_MUX_WIDTH ) && ( FSL_FEATURE_PORT_PCR_MUX_WIDTH == 3 )
                uint16_t mux : 3; /*!< Pin mux Configure */
                uint16_t : 4;
            #elif defined( FSL_FEATURE_PORT_PCR_MUX_WIDTH ) && ( FSL_FEATURE_PORT_PCR_MUX_WIDTH == 4 )
                uint16_t mux : 4; /*!< Pin mux Configure */
                uint16_t : 3;
            #else
                uint16_t : 7,
            #endif

            #if defined( FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK ) && FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK
                uint16_t lockRegister : 1; /*!< Lock/unlock the PCR field[15:0] */
            #else
                uint16_t : 1;
            #endif /* FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK */
        } port_pin_config_t;
    #endif /* FSL_FEATURE_PORT_PCR_MUX_WIDTH */

/*******************************************************************************
 * API
 ******************************************************************************/

    #if defined( __cplusplus )
    extern "C" {
    #endif

    #if defined( FSL_FEATURE_PORT_PCR_MUX_WIDTH ) && FSL_FEATURE_PORT_PCR_MUX_WIDTH
/*! @name Configuration */
/*@{*/

/*!
 * @brief Sets the port PCR register.
 *
 * This is an example to define an input pin or output pin PCR configuration.
 * @code
 * // Define a digital input pin PCR configuration
 * port_pin_config_t config = {
 *      kPORT_PullUp,
 *      kPORT_FastSlewRate,
 *      kPORT_PassiveFilterDisable,
 *      kPORT_OpenDrainDisable,
 *      kPORT_LowDriveStrength,
 *      kPORT_MuxAsGpio,
 *      kPORT_UnLockRegister,
 * };
 * @endcode
 *
 * @param base   PORT peripheral base pointer.
 * @param pin    PORT pin number.
 * @param config PORT PCR register configuration structure.
 */
        static inline void PORT_SetPinConfig( PORT_Type * base,
                                              uint32_t pin,
                                              const port_pin_config_t * config )
        {
            assert( config );
            uint32_t addr = ( uint32_t ) &base->PCR[ pin ];
            *( volatile uint16_t * ) ( addr ) = *( ( const uint16_t * ) config );
        }

/*!
 * @brief Sets the port PCR register for multiple pins.
 *
 * This is an example to define input pins or output pins PCR configuration.
 * @code
 * // Define a digital input pin PCR configuration
 * port_pin_config_t config = {
 *      kPORT_PullUp ,
 *      kPORT_PullEnable,
 *      kPORT_FastSlewRate,
 *      kPORT_PassiveFilterDisable,
 *      kPORT_OpenDrainDisable,
 *      kPORT_LowDriveStrength,
 *      kPORT_MuxAsGpio,
 *      kPORT_UnlockRegister,
 * };
 * @endcode
 *
 * @param base   PORT peripheral base pointer.
 * @param mask   PORT pin number macro.
 * @param config PORT PCR register configuration structure.
 */
        static inline void PORT_SetMultiplePinsConfig( PORT_Type * base,
                                                       uint32_t mask,
                                                       const port_pin_config_t * config )
        {
            assert( config );

            uint16_t pcrl = *( ( const uint16_t * ) config );

            if( mask & 0xffffU )
            {
                base->GPCLR = ( ( mask & 0xffffU ) << 16 ) | pcrl;
            }

            if( mask >> 16 )
            {
                base->GPCHR = ( mask & 0xffff0000U ) | pcrl;
            }
        }

        #if defined( FSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG ) && FSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG

/*!
 * @brief Sets the port interrupt configuration in PCR register for multiple pins.
 *
 * @param base   PORT peripheral base pointer.
 * @param mask   PORT pin number macro.
 * @param config  PORT pin interrupt configuration.
 *        - #kPORT_InterruptOrDMADisabled: Interrupt/DMA request disabled.
 *        - #kPORT_DMARisingEdge : DMA request on rising edge(if the DMA requests exit).
 *        - #kPORT_DMAFallingEdge: DMA request on falling edge(if the DMA requests exit).
 *        - #kPORT_DMAEitherEdge : DMA request on either edge(if the DMA requests exit).
 *        - #kPORT_FlagRisingEdge : Flag sets on rising edge(if the Flag states exit).
 *        - #kPORT_FlagFallingEdge : Flag sets on falling edge(if the Flag states exit).
 *        - #kPORT_FlagEitherEdge : Flag sets on either edge(if the Flag states exit).
 *        - #kPORT_InterruptLogicZero  : Interrupt when logic zero.
 *        - #kPORT_InterruptRisingEdge : Interrupt on rising edge.
 *        - #kPORT_InterruptFallingEdge: Interrupt on falling edge.
 *        - #kPORT_InterruptEitherEdge : Interrupt on either edge.
 *        - #kPORT_InterruptLogicOne   : Interrupt when logic one.
 *        - #kPORT_ActiveHighTriggerOutputEnable : Enable active high-trigger output (if the trigger states exit).
 *        - #kPORT_ActiveLowTriggerOutputEnable  : Enable active low-trigger output (if the trigger states exit)..
 */
            static inline void PORT_SetMultipleInterruptPinsConfig( PORT_Type * base,
                                                                    uint32_t mask,
                                                                    port_interrupt_t config )
            {
                assert( config );

                if( mask & 0xffffU )
                {
                    base->GICLR = ( config << 16 ) | ( mask & 0xffffU );
                }

                if( mask >> 16 )
                {
                    base->GICHR = ( config << 16 ) | ( mask & 0xffff0000U );
                }
            }
        #endif /* if defined( FSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG ) && FSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG */

/*!
 * @brief Configures the pin muxing.
 *
 * @param base  PORT peripheral base pointer.
 * @param pin   PORT pin number.
 * @param mux   pin muxing slot selection.
 *        - #kPORT_PinDisabledOrAnalog: Pin disabled or work in analog function.
 *        - #kPORT_MuxAsGpio          : Set as GPIO.
 *        - #kPORT_MuxAlt2            : chip-specific.
 *        - #kPORT_MuxAlt3            : chip-specific.
 *        - #kPORT_MuxAlt4            : chip-specific.
 *        - #kPORT_MuxAlt5            : chip-specific.
 *        - #kPORT_MuxAlt6            : chip-specific.
 *        - #kPORT_MuxAlt7            : chip-specific.
 * @Note : This function is NOT recommended to use together with the PORT_SetPinsConfig, because
 *         the PORT_SetPinsConfig need to configure the pin mux anyway (Otherwise the pin mux is
 *         reset to zero : kPORT_PinDisabledOrAnalog).
 *        This function is recommended to use to reset the pin mux
 *
 */
        static inline void PORT_SetPinMux( PORT_Type * base,
                                           uint32_t pin,
                                           port_mux_t mux )
        {
            base->PCR[ pin ] = ( base->PCR[ pin ] & ~PORT_PCR_MUX_MASK ) | PORT_PCR_MUX( mux );
        }
    #endif /* FSL_FEATURE_PORT_PCR_MUX_WIDTH */

    #if defined( FSL_FEATURE_PORT_HAS_DIGITAL_FILTER ) && FSL_FEATURE_PORT_HAS_DIGITAL_FILTER

/*!
 * @brief Enables the digital filter in one port, each bit of the 32-bit register represents one pin.
 *
 * @param base  PORT peripheral base pointer.
 * @param mask  PORT pin number macro.
 */
        static inline void PORT_EnablePinsDigitalFilter( PORT_Type * base,
                                                         uint32_t mask,
                                                         bool enable )
        {
            if( enable == true )
            {
                base->DFER |= mask;
            }
            else
            {
                base->DFER &= ~mask;
            }
        }

/*!
 * @brief Sets the digital filter in one port, each bit of the 32-bit register represents one pin.
 *
 * @param base   PORT peripheral base pointer.
 * @param config PORT digital filter configuration structure.
 */
        static inline void PORT_SetDigitalFilterConfig( PORT_Type * base,
                                                        const port_digital_filter_config_t * config )
        {
            assert( config );

            base->DFCR = PORT_DFCR_CS( config->clockSource );
            base->DFWR = PORT_DFWR_FILT( config->digitalFilterWidth );
        }

    #endif /* FSL_FEATURE_PORT_HAS_DIGITAL_FILTER */

/*@}*/

/*! @name Interrupt */
/*@{*/

/*!
 * @brief Configures the port pin interrupt/DMA request.
 *
 * @param base    PORT peripheral base pointer.
 * @param pin     PORT pin number.
 * @param config  PORT pin interrupt configuration.
 *        - #kPORT_InterruptOrDMADisabled: Interrupt/DMA request disabled.
 *        - #kPORT_DMARisingEdge : DMA request on rising edge(if the DMA requests exit).
 *        - #kPORT_DMAFallingEdge: DMA request on falling edge(if the DMA requests exit).
 *        - #kPORT_DMAEitherEdge : DMA request on either edge(if the DMA requests exit).
 *        - #kPORT_FlagRisingEdge : Flag sets on rising edge(if the Flag states exit).
 *        - #kPORT_FlagFallingEdge : Flag sets on falling edge(if the Flag states exit).
 *        - #kPORT_FlagEitherEdge : Flag sets on either edge(if the Flag states exit).
 *        - #kPORT_InterruptLogicZero  : Interrupt when logic zero.
 *        - #kPORT_InterruptRisingEdge : Interrupt on rising edge.
 *        - #kPORT_InterruptFallingEdge: Interrupt on falling edge.
 *        - #kPORT_InterruptEitherEdge : Interrupt on either edge.
 *        - #kPORT_InterruptLogicOne   : Interrupt when logic one.
 *        - #kPORT_ActiveHighTriggerOutputEnable : Enable active high-trigger output (if the trigger states exit).
 *        - #kPORT_ActiveLowTriggerOutputEnable  : Enable active low-trigger output (if the trigger states exit).
 */
    static inline void PORT_SetPinInterruptConfig( PORT_Type * base,
                                                   uint32_t pin,
                                                   port_interrupt_t config )
    {
        base->PCR[ pin ] = ( base->PCR[ pin ] & ~PORT_PCR_IRQC_MASK ) | PORT_PCR_IRQC( config );
    }

    #if defined( FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH ) && FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH

/*!
 * @brief Configures the port pin drive strength.
 *
 * @param base    PORT peripheral base pointer.
 * @param pin     PORT pin number.
 * @param config  PORT pin drive strength
 *        - #kPORT_LowDriveStrength = 0U - Low-drive strength is configured.
 *        - #kPORT_HighDriveStrength = 1U - High-drive strength is configured.
 */
        static inline void PORT_SetPinDriveStrength( PORT_Type * base,
                                                     uint32_t pin,
                                                     uint8_t strength )
        {
            base->PCR[ pin ] = ( base->PCR[ pin ] & ~PORT_PCR_DSE_MASK ) | PORT_PCR_DSE( strength );
        }
    #endif

/*!
 * @brief Reads the whole port status flag.
 *
 * If a pin is configured to generate the DMA request,  the corresponding flag
 * is cleared automatically at the completion of the requested DMA transfer.
 * Otherwise, the flag remains set until a logic one is written to that flag.
 * If configured for a level sensitive interrupt that remains asserted, the flag
 * is set again immediately.
 *
 * @param base PORT peripheral base pointer.
 * @return Current port interrupt status flags, for example, 0x00010001 means the
 *         pin 0 and 16 have the interrupt.
 */
    static inline uint32_t PORT_GetPinsInterruptFlags( PORT_Type * base )
    {
        return base->ISFR;
    }

/*!
 * @brief Clears the multiple pin interrupt status flag.
 *
 * @param base PORT peripheral base pointer.
 * @param mask PORT pin number macro.
 */
    static inline void PORT_ClearPinsInterruptFlags( PORT_Type * base,
                                                     uint32_t mask )
    {
        base->ISFR = mask;
    }

/*@}*/

    #if defined( __cplusplus )
}
    #endif

/*! @}*/

#endif /* _FSL_PORT_H_ */
