{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628255780757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628255780758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  6 10:16:20 2021 " "Processing started: Fri Aug  6 10:16:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628255780758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628255780758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_in_stream -c DE1_in_stream " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_in_stream -c DE1_in_stream" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628255780759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628255781248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628255781252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_in_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_in_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_in_stream " "Found entity 1: DE1_in_stream" {  } { { "DE1_in_stream.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/DE1_in_stream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628255792517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628255792517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx2lp_slaveFIFO2b_streamIN_fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fx2lp_slaveFIFO2b_streamIN_fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fx2lp_slaveFIFO2b_streamIN_fpga_top " "Found entity 1: fx2lp_slaveFIFO2b_streamIN_fpga_top" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628255792519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628255792519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fx2lp_slaveFIFO2b_streamIN_fpga_top " "Elaborating entity \"fx2lp_slaveFIFO2b_streamIN_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628255792591 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_out2 fx2lp_slaveFIFO2b_streamIN_fpga_top.v(39) " "Verilog HDL warning at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(39): object data_out2 used but never assigned" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1628255792593 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagd_d fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120) " "Verilog HDL Always Construct warning at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120): inferring latch(es) for variable \"flagd_d\", which holds its previous value in one or more paths through the always construct" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628255792593 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_out2 0 fx2lp_slaveFIFO2b_streamIN_fpga_top.v(39) " "Net \"data_out2\" at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628255792594 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_out fx2lp_slaveFIFO2b_streamIN_fpga_top.v(24) " "Output port \"clk_out\" at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(24) has no driver" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628255792594 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagd_d fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120) " "Inferred latch for \"flagd_d\" at fx2lp_slaveFIFO2b_streamIN_fpga_top.v(120)" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628255792594 "|fx2lp_slaveFIFO2b_streamIN_fpga_top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[0\] GND " "Pin \"fdata\[0\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[1\] GND " "Pin \"fdata\[1\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[2\] GND " "Pin \"fdata\[2\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[3\] GND " "Pin \"fdata\[3\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[4\] GND " "Pin \"fdata\[4\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[5\] GND " "Pin \"fdata\[5\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[6\] GND " "Pin \"fdata\[6\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[7\] GND " "Pin \"fdata\[7\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[8\] GND " "Pin \"fdata\[8\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[9\] GND " "Pin \"fdata\[9\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[10\] GND " "Pin \"fdata\[10\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[11\] GND " "Pin \"fdata\[11\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[12\] GND " "Pin \"fdata\[12\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[13\] GND " "Pin \"fdata\[13\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[14\] GND " "Pin \"fdata\[14\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fdata\[15\] GND " "Pin \"fdata\[15\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|fdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[0\] GND " "Pin \"faddr\[0\]\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "faddr\[1\] VCC " "Pin \"faddr\[1\]\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|faddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slrd GND " "Pin \"slrd\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|slrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sloe VCC " "Pin \"sloe\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|sloe"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt_end VCC " "Pin \"pkt_end\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|pkt_end"} { "Warning" "WMLS_MLS_STUCK_PIN" "done VCC " "Pin \"done\" is stuck at VCC" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628255793324 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628255793324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628255793462 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628255793733 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2 3 " "Ignored 3 assignments for entity \"pll2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628255793756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628255793756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1628255793756 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1628255793756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628255794033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628255794033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flaga " "No output dependent on input pin \"flaga\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|flaga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[0\] " "No output dependent on input pin \"data_adc\[0\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[1\] " "No output dependent on input pin \"data_adc\[1\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[2\] " "No output dependent on input pin \"data_adc\[2\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[3\] " "No output dependent on input pin \"data_adc\[3\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[4\] " "No output dependent on input pin \"data_adc\[4\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[5\] " "No output dependent on input pin \"data_adc\[5\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[6\] " "No output dependent on input pin \"data_adc\[6\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[7\] " "No output dependent on input pin \"data_adc\[7\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[8\] " "No output dependent on input pin \"data_adc\[8\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[9\] " "No output dependent on input pin \"data_adc\[9\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[10\] " "No output dependent on input pin \"data_adc\[10\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_adc\[11\] " "No output dependent on input pin \"data_adc\[11\]\"" {  } { { "fx2lp_slaveFIFO2b_streamIN_fpga_top.v" "" { Text "/home/jeff/Documents/GitHub/FFT/DE1_in_stream/fx2lp_slaveFIFO2b_streamIN_fpga_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628255794140 "|fx2lp_slaveFIFO2b_streamIN_fpga_top|data_adc[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628255794140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628255794142 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628255794142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628255794142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628255794142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628255794153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 10:16:34 2021 " "Processing ended: Fri Aug  6 10:16:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628255794153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628255794153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628255794153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628255794153 ""}
