---
layout: post
title: 源码开放学ARM - LCD 控制器 - LCD 寄存器配置
---

## LCD 寄存器配置

### LCD 寄存器分类

	SFR 特殊功能寄存器 (部分)
	控制类
		MIFPCON
		SPCON
		VIDCON0 
		VIDCON1
		
	时序参数
		VIDTCON0
		VIDTCON1
		VIDTCON2
		
	数据类	
		VIDW00ADD0B0
		VIDW00ADD1B0
		
	窗口参数
		WINCON0
		VIDOSD0A
		VIDOSD0BB

### 初始化配置
		
		// Step 1. 	MOFPCON:  SEL_BYPASS[3] value @ 0x7410800C(MIFPCON) must be set as °Æ0°Ø(normal mode) 
	
		MIFPCON &= ~(1<<3);
	
		
	
		// Step 2. 	SPCON: LCD_SEL[1:0] value @ 0x7F0081A0 must be set as °Æ01°Ø to use RGB I/F Style 
	
		SPCON &= ~(1<<1);
	
		SPCON |= 1<<0;
	
		
	
		// VIDOUT [27:26] It determines the output format of Display Controller 
	
		//	00: RGB I/F  
	
		VIDCON0 &= ~(1<<26 | 1<<27);
	
		
	
		// CLKVAL_F [13:6] Determine the rates of VCLK 
	
		// VCLK = Video Clock Source / (CLKVAL+1) 
	
		//	Video Clock Source = HCLK = 133Mhz
	
		// 	Clock frequency (max = 15, typical = 9) see WXCAT43-TG3#001_V1.2.pdf - Page8
	
		// CLKVAL = 9, VCLK = 133M / (12+1) = 10M
	
		VIDCON0 |= 12<<6;
	
		
	
		// CLKDIR [4] Select the clock source as direct or divide using CLKVAL_F register
	
		// 	1 = Divided by CLKVAL_F
	
		VIDCON0 |= 1<<4;
	
		
	
		// ENVID [1] Video output and the logic immediately enable/disable. 
	
		//	0 = Disable the video output and the Display control signal. 
	
		//	1 = Enable the video output and the Display control signal. 
	
		// ENVID_F [0] Video output and the logic enable/disable at current frame end. 
	
		//	0 = Disable the video output and the Display control signal. 
	
		//	1 = Enable the video output and the Display control signal.  
	
		VIDCON0 |= (1<<0 | 1<<1);
	
	
		// VIDCON1 see WXCAT43-TG3#001_V1.2.pdf - Page16
	
		VIDCON1 |= 1<<5 | 1<<6;
	
		
	
	#define S3CFB_HFP		2	/* front porch */
	
	#define S3CFB_HSW		41	/* hsync width */
	
	#define S3CFB_HBP		2	/* back porch */
	
	
	
	#define S3CFB_VFP		2	/* front porch */
	
	#define S3CFB_VSW		10	/* vsync width */
	
	#define S3CFB_VBP		2	/* back porch */
	
	
	
	#define S3CFB_HRES		480	/* horizon pixel  x resolition */
	
	#define S3CFB_VRES		272	/* line cnt       y resolution */
	
		// VBPD [23:16] (min = 2, typical = 2)	see WXCAT43-TG3#001_V1.2.pdf - Page18
	
		// VFPD [15:8] 	(min = 2, typical = 2)
	
		// VSPW [7:0] 	(min = 2, typical = 10)
	
		VIDTCON0 |= 1<<16;						
	
		VIDTCON0 |= 1<<8;							
	
		VIDTCON0 |= 9<<0;
	
		
	
		// HBPD [23:16] (min = 2, typical = 2)	see WXCAT43-TG3#001_V1.2.pdf - Page18
	
		// HFPD  [15:8] (min = 2, typical = 2)
	
		// HSPW [7:0] 	(min = 2, typical = 41)
	
		VIDTCON1 |= 1<<16;
	
		VIDTCON1 |= 1<<8;
	
		VIDTCON1 |= 40<<0;
	
		
	
		// LINEVAL [21:11] These bits determine the vertical size of display  
	
		// HOZVAL [10:0] These bits determine the horizontal size of display 
	
		// LINEVAL = 272
	
		// HOZVAL = 480
	
		VIDTCON2 = (LCD_VERT - 1) << 11 | (LCD_HORI - 1) << 0;
	
		
	
		// VBANK_F [31:24] These bits indicate A[31:24] of the bank location for the video buffer in the system memory.  
	
		// VBASEU_F [23:0] These bits indicate A[23:0] of the start address of the Video frame buffer.
	
		VIDW00ADD0B0 = FB_BASE_ADDR;
	
	
	
	#define FB_SIZE		(LCD_HORI * LCD_VERT * PIXEL_SIZE)	
	
		// VBASEL_F [23:0] These bits indicate A[23:0] of the end address of the Video frame buffer.   
	
		//	VBASEL = VBASEU + (PAGEWIDTH+OFFSIZE) x (LINEVAL+1) 
	
		VIDW00ADD1B0 = FB_BASE_ADDR + FB_SIZE;
	
		
	
		// BPPMODE_F [5:2] Select the BPP (Bits Per Pixel) mode Window image.  
	
		//	0101 = 16 BPP (non-palletized, R: 5-G:6-B:5 )  
	
		//	0111 = 16 BPP (non-palletized, I :1-R:5-G:5-B:5 )  
	
		//	1011 = unpacked 24 BPP (non-palletized R:8-G:8-B:8 )  	
	
		WINCON0 |= 1<<2 | 1<<3 | 1<<5;	// 1011 = 0xB;
	
		WINCON0 &= ~(1<<4);	// 1011 = 0xB;
	
		
	
		// ENWIN_F [0] Video output and the logic immediately enable/disable. 
	
		//	0 = Disable the video output and the VIDEO control signal
	
		//	1 = Enable the video output and the VIDEO control signal.
	
		WINCON0 |= 1<<0;
	
	
		VIDOSD0A = 0;
	
		
	
		// OSD_RightBotX_F [21:11] Horizontal screen coordinate for right bottom pixel of OSD image 
	
		// OSD_RightBotY_F [10:0] Vertical screen coordinate for right bottom pixel of OSD image 
	
		VIDOSD0B = (LCD_HORI - 1) << 11 | (LCD_VERT - 1);
	
	
	
	



[上一节](chp12-4.html)  |  [目录索引](../index.html)  |  [下一节](chp12-6.html)
