$date
	Thu May 25 17:02:51 2017
$end
$version
	ModelSim Version 10.0c
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! S [8] $end
$var wire 1 " S [7] $end
$var wire 1 # S [6] $end
$var wire 1 $ S [5] $end
$var wire 1 % S [4] $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var reg 8 * X [7:0] $end
$var reg 8 + Y [7:0] $end
$var reg 1 , C $end
$var reg 1 - clock $end
$scope module ADD0 $end
$var wire 1 ! Sum [8] $end
$var wire 1 " Sum [7] $end
$var wire 1 # Sum [6] $end
$var wire 1 $ Sum [5] $end
$var wire 1 % Sum [4] $end
$var wire 1 & Sum [3] $end
$var wire 1 ' Sum [2] $end
$var wire 1 ( Sum [1] $end
$var wire 1 ) Sum [0] $end
$var wire 1 . clock $end
$var wire 1 / X [7] $end
$var wire 1 0 X [6] $end
$var wire 1 1 X [5] $end
$var wire 1 2 X [4] $end
$var wire 1 3 X [3] $end
$var wire 1 4 X [2] $end
$var wire 1 5 X [1] $end
$var wire 1 6 X [0] $end
$var wire 1 7 Y [7] $end
$var wire 1 8 Y [6] $end
$var wire 1 9 Y [5] $end
$var wire 1 : Y [4] $end
$var wire 1 ; Y [3] $end
$var wire 1 < Y [2] $end
$var wire 1 = Y [1] $end
$var wire 1 > Y [0] $end
$var wire 1 ? Cin $end
$var wire 1 @ clock__L2_N0 $end
$var wire 1 A clock__L1_N0 $end
$var wire 1 B S [8] $end
$var wire 1 C S [7] $end
$var wire 1 D S [6] $end
$var wire 1 E S [5] $end
$var wire 1 F S [4] $end
$var wire 1 G S [3] $end
$var wire 1 H S [2] $end
$var wire 1 I S [1] $end
$var wire 1 J S [0] $end
$var wire 1 K C [6] $end
$var wire 1 L C [5] $end
$var wire 1 M C [4] $end
$var wire 1 N C [3] $end
$var wire 1 O C [2] $end
$var wire 1 P C [1] $end
$var wire 1 Q C [0] $end
$scope module clock__L2_I0 $end
$var wire 1 A A $end
$var wire 1 @ ZN $end
$upscope $end
$scope module clock__L1_I0 $end
$var wire 1 . A $end
$var wire 1 A ZN $end
$upscope $end
$scope module a0 $end
$var wire 1 6 A $end
$var wire 1 > B $end
$var wire 1 J Sum $end
$var wire 1 R Cout $end
$var wire 1 S n1 $end
$var wire 1 T n3 $end
$scope module U1 $end
$var wire 1 6 A $end
$var wire 1 S ZN $end
$upscope $end
$scope module U2 $end
$var wire 1 S A $end
$var wire 1 R ZN $end
$upscope $end
$scope module U3 $end
$var wire 1 > A $end
$var wire 1 T ZN $end
$upscope $end
$scope module U4 $end
$var wire 1 T A $end
$var wire 1 J ZN $end
$upscope $end
$upscope $end
$scope module a1 $end
$var wire 1 5 A $end
$var wire 1 = B $end
$var wire 1 I Sum $end
$var wire 1 U Cout $end
$var wire 1 V n1 $end
$var wire 1 W n3 $end
$scope module U1 $end
$var wire 1 5 A $end
$var wire 1 V ZN $end
$upscope $end
$scope module U2 $end
$var wire 1 V A $end
$var wire 1 U ZN $end
$upscope $end
$scope module U3 $end
$var wire 1 = A $end
$var wire 1 W ZN $end
$upscope $end
$scope module U4 $end
$var wire 1 W A $end
$var wire 1 I ZN $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 4 A $end
$var wire 1 < B $end
$var wire 1 H Sum $end
$var wire 1 X Cout $end
$var wire 1 Y n1 $end
$var wire 1 Z n3 $end
$scope module U1 $end
$var wire 1 4 A $end
$var wire 1 Y ZN $end
$upscope $end
$scope module U2 $end
$var wire 1 Y A $end
$var wire 1 X ZN $end
$upscope $end
$scope module U3 $end
$var wire 1 < A $end
$var wire 1 Z ZN $end
$upscope $end
$scope module U4 $end
$var wire 1 Z A $end
$var wire 1 H ZN $end
$upscope $end
$upscope $end
$scope module a3 $end
$var wire 1 3 A $end
$var wire 1 ; B $end
$var wire 1 G Sum $end
$var wire 1 N Cout $end
$var wire 1 [ n1 $end
$var wire 1 \ n3 $end
$scope module U1 $end
$var wire 1 3 A $end
$var wire 1 [ ZN $end
$upscope $end
$scope module U2 $end
$var wire 1 [ A $end
$var wire 1 N ZN $end
$upscope $end
$scope module U3 $end
$var wire 1 ; A $end
$var wire 1 \ ZN $end
$upscope $end
$scope module U4 $end
$var wire 1 \ A $end
$var wire 1 G ZN $end
$upscope $end
$upscope $end
$scope module a4 $end
$var wire 1 2 A $end
$var wire 1 : B $end
$var wire 1 N Cin $end
$var wire 1 F Sum $end
$var wire 1 M Cout $end
$var wire 1 ] n2 $end
$var wire 1 ^ n3 $end
$scope module U2 $end
$var wire 1 N A $end
$var wire 1 ] B $end
$var wire 1 F Z $end
$upscope $end
$scope module U3 $end
$var wire 1 : A1 $end
$var wire 1 2 A2 $end
$var wire 1 ] B1 $end
$var wire 1 N B2 $end
$var wire 1 ^ ZN $end
$var wire 1 _ i_516 $end
$var wire 1 ` i_517 $end
$var wire 1 a i_518 $end
$upscope $end
$scope module U4 $end
$var wire 1 2 A $end
$var wire 1 : B $end
$var wire 1 ] Z $end
$upscope $end
$scope module U1 $end
$var wire 1 ^ A $end
$var wire 1 M ZN $end
$upscope $end
$upscope $end
$scope module a5 $end
$var wire 1 1 A $end
$var wire 1 9 B $end
$var wire 1 M Cin $end
$var wire 1 E Sum $end
$var wire 1 L Cout $end
$var wire 1 b n1 $end
$var wire 1 c n3 $end
$scope module U2 $end
$var wire 1 M A $end
$var wire 1 c B $end
$var wire 1 E Z $end
$upscope $end
$scope module U3 $end
$var wire 1 9 A1 $end
$var wire 1 1 A2 $end
$var wire 1 c B1 $end
$var wire 1 M B2 $end
$var wire 1 b ZN $end
$var wire 1 d i_516 $end
$var wire 1 e i_517 $end
$var wire 1 f i_518 $end
$upscope $end
$scope module U4 $end
$var wire 1 1 A $end
$var wire 1 9 B $end
$var wire 1 c Z $end
$upscope $end
$scope module U1 $end
$var wire 1 b A $end
$var wire 1 L ZN $end
$upscope $end
$upscope $end
$scope module a6 $end
$var wire 1 0 A $end
$var wire 1 8 B $end
$var wire 1 L Cin $end
$var wire 1 D Sum $end
$var wire 1 K Cout $end
$var wire 1 g n1 $end
$var wire 1 h n3 $end
$scope module U2 $end
$var wire 1 L A $end
$var wire 1 h B $end
$var wire 1 D Z $end
$upscope $end
$scope module U3 $end
$var wire 1 8 A1 $end
$var wire 1 0 A2 $end
$var wire 1 h B1 $end
$var wire 1 L B2 $end
$var wire 1 g ZN $end
$var wire 1 i i_516 $end
$var wire 1 j i_517 $end
$var wire 1 k i_518 $end
$upscope $end
$scope module U4 $end
$var wire 1 0 A $end
$var wire 1 8 B $end
$var wire 1 h Z $end
$upscope $end
$scope module U1 $end
$var wire 1 g A $end
$var wire 1 K ZN $end
$upscope $end
$upscope $end
$scope module a7 $end
$var wire 1 / A $end
$var wire 1 7 B $end
$var wire 1 K Cin $end
$var wire 1 C Sum $end
$var wire 1 B Cout $end
$var wire 1 l n1 $end
$var wire 1 m n3 $end
$scope module U2 $end
$var wire 1 K A $end
$var wire 1 m B $end
$var wire 1 C Z $end
$upscope $end
$scope module U3 $end
$var wire 1 7 A1 $end
$var wire 1 / A2 $end
$var wire 1 m B1 $end
$var wire 1 K B2 $end
$var wire 1 l ZN $end
$var wire 1 n i_516 $end
$var wire 1 o i_517 $end
$var wire 1 p i_518 $end
$upscope $end
$scope module U4 $end
$var wire 1 / A $end
$var wire 1 7 B $end
$var wire 1 m Z $end
$upscope $end
$scope module U1 $end
$var wire 1 l A $end
$var wire 1 B ZN $end
$upscope $end
$upscope $end
$scope module Sum_reg_0_ $end
$var wire 1 @ CK $end
$var wire 1 J D $end
$var wire 1 ) Q $end
$var wire 1 q QN $end
$var reg 1 r NOTIFIER $end
$var wire 1 s IQ $end
$var wire 1 t nextstate $end
$var wire 1 u IQN $end
$upscope $end
$scope module Sum_reg_1_ $end
$var wire 1 @ CK $end
$var wire 1 I D $end
$var wire 1 ( Q $end
$var wire 1 v QN $end
$var reg 1 w NOTIFIER $end
$var wire 1 x IQ $end
$var wire 1 y nextstate $end
$var wire 1 z IQN $end
$upscope $end
$scope module Sum_reg_2_ $end
$var wire 1 @ CK $end
$var wire 1 H D $end
$var wire 1 ' Q $end
$var wire 1 { QN $end
$var reg 1 | NOTIFIER $end
$var wire 1 } IQ $end
$var wire 1 ~ nextstate $end
$var wire 1 !! IQN $end
$upscope $end
$scope module Sum_reg_3_ $end
$var wire 1 @ CK $end
$var wire 1 G D $end
$var wire 1 & Q $end
$var wire 1 "! QN $end
$var reg 1 #! NOTIFIER $end
$var wire 1 $! IQ $end
$var wire 1 %! nextstate $end
$var wire 1 &! IQN $end
$upscope $end
$scope module Sum_reg_4_ $end
$var wire 1 @ CK $end
$var wire 1 F D $end
$var wire 1 % Q $end
$var wire 1 '! QN $end
$var reg 1 (! NOTIFIER $end
$var wire 1 )! IQ $end
$var wire 1 *! nextstate $end
$var wire 1 +! IQN $end
$upscope $end
$scope module Sum_reg_5_ $end
$var wire 1 @ CK $end
$var wire 1 E D $end
$var wire 1 $ Q $end
$var wire 1 ,! QN $end
$var reg 1 -! NOTIFIER $end
$var wire 1 .! IQ $end
$var wire 1 /! nextstate $end
$var wire 1 0! IQN $end
$upscope $end
$scope module Sum_reg_6_ $end
$var wire 1 @ CK $end
$var wire 1 D D $end
$var wire 1 # Q $end
$var wire 1 1! QN $end
$var reg 1 2! NOTIFIER $end
$var wire 1 3! IQ $end
$var wire 1 4! nextstate $end
$var wire 1 5! IQN $end
$upscope $end
$scope module Sum_reg_7_ $end
$var wire 1 @ CK $end
$var wire 1 C D $end
$var wire 1 " Q $end
$var wire 1 6! QN $end
$var reg 1 7! NOTIFIER $end
$var wire 1 8! IQ $end
$var wire 1 9! nextstate $end
$var wire 1 :! IQN $end
$upscope $end
$scope module Sum_reg_8_ $end
$var wire 1 @ CK $end
$var wire 1 B D $end
$var wire 1 ! Q $end
$var wire 1 ;! QN $end
$var reg 1 <! NOTIFIER $end
$var wire 1 =! IQ $end
$var wire 1 >! nextstate $end
$var wire 1 ?! IQN $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 +
0,
0-
xr
xw
x|
x#!
x(!
x-!
x2!
x7!
x<!
x)
x(
x'
x&
x%
x$
x#
x"
x!
0@
1A
0J
0I
0H
0G
0F
0E
0D
0C
0B
zQ
zP
zO
0N
0M
0L
0K
1S
1T
1V
1W
1Y
1Z
1[
1\
0]
1^
0_
0`
0a
1b
0c
0d
0e
0f
1g
0h
0i
0j
0k
1l
0m
0n
0o
0p
xs
0t
xu
xx
0y
xz
x}
0~
x!!
x$!
0%!
x&!
x)!
0*!
x+!
x.!
0/!
x0!
x3!
04!
x5!
x8!
09!
x:!
x=!
0>!
x?!
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0R
0U
0X
xq
xv
x{
x"!
x'!
x,!
x1!
x6!
x;!
$end
#5
1-
1.
0A
1@
0=!
1?!
08!
1:!
03!
15!
0.!
10!
0)!
1+!
0$!
1&!
0}
1!!
0x
1z
0s
1u
1q
0)
1v
0(
1{
0'
1"!
0&
1'!
0%
1,!
0$
11!
0#
16!
0"
1;!
0!
#10
b11111111 *
b1 +
0-
1>
16
15
14
13
12
11
10
1/
0.
1A
1m
1h
1c
1]
0[
0Y
0V
0S
0T
1J
1t
1R
1U
1X
1N
1a
1_
1F
1*!
1E
1/!
1D
14!
1C
19!
0@
0F
0*!
0^
1M
1f
1d
0E
0/!
0b
1L
1k
1i
0D
04!
0g
1K
1p
1n
0C
09!
0l
1B
1>!
#15
1-
1.
0A
1@
1=!
0?!
1s
0u
0q
1)
0;!
1!
#20
b10001 *
b10001 +
0-
1:
1`
05
04
03
01
00
0/
0.
1A
0m
0p
0n
0h
0k
0i
0c
0f
0d
1[
1Y
1V
0]
0a
1F
1*!
0U
0X
0N
1E
1/!
1b
1D
14!
1g
1C
19!
1l
0@
0B
0>!
0K
0L
0F
0*!
0D
04!
0C
09!
#25
1-
1.
0A
1@
0=!
1?!
1.!
00!
0,!
1$
1;!
0!
#30
b11111111 *
b0 +
1,
0-
0>
0:
0`
0_
15
14
13
11
10
1/
1?
0.
1A
1m
1h
1c
1f
1d
0[
0Y
0V
1^
1]
1T
0J
0t
1F
1*!
0M
0f
0d
1U
1X
1N
1a
1_
0E
0/!
0b
1D
14!
1C
19!
0@
1L
1k
1i
0F
0*!
0^
1E
1/!
1b
0L
0k
0i
1M
1f
1d
0D
04!
0g
1K
1p
1n
0E
0/!
0b
1D
14!
1g
0K
0p
0n
1L
1k
1i
0C
09!
0l
1B
1>!
0D
04!
0g
1C
19!
1l
0B
0>!
1K
1p
1n
0C
09!
0l
1B
1>!
#35
1-
1.
0A
1@
1=!
0?!
0.!
10!
0s
1u
1q
0)
1,!
0$
0;!
1!
#40
0-
0.
1A
0@
#45
1-
1.
0A
1@
#50
0-
0.
1A
0@
#55
1-
1.
0A
1@
#60
0-
0.
1A
0@
#65
1-
1.
0A
1@
#70
0-
0.
1A
0@
#75
1-
1.
0A
1@
