[14:08:44.951] <TB3>     INFO: *** Welcome to pxar ***
[14:08:44.951] <TB3>     INFO: *** Today: 2016/09/27
[14:08:44.958] <TB3>     INFO: *** Version: 47bc-dirty
[14:08:44.958] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:44.958] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:44.958] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:44.958] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:45.035] <TB3>     INFO:         clk: 4
[14:08:45.035] <TB3>     INFO:         ctr: 4
[14:08:45.035] <TB3>     INFO:         sda: 19
[14:08:45.035] <TB3>     INFO:         tin: 9
[14:08:45.035] <TB3>     INFO:         level: 15
[14:08:45.035] <TB3>     INFO:         triggerdelay: 0
[14:08:45.035] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:08:45.035] <TB3>     INFO: Log level: DEBUG
[14:08:45.046] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:08:45.056] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:08:45.059] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:08:45.061] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:46.617] <TB3>     INFO: DUT info: 
[14:08:46.617] <TB3>     INFO: The DUT currently contains the following objects:
[14:08:46.617] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:46.617] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:46.617] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:46.617] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:46.617] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:46.617] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:46.617] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:46.617] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:46.617] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:46.617] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:46.618] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:46.619] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:46.629] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30134272
[14:08:46.629] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1a72310
[14:08:46.629] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x19e4770
[14:08:46.629] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8529d94010
[14:08:46.629] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f852ffff510
[14:08:46.629] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30199808 fPxarMemory = 0x7f8529d94010
[14:08:46.630] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[14:08:46.631] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[14:08:46.631] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[14:08:46.631] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:47.033] <TB3>     INFO: enter 'restricted' command line mode
[14:08:47.033] <TB3>     INFO: enter test to run
[14:08:47.033] <TB3>     INFO:   test: FPIXTest no parameter change
[14:08:47.033] <TB3>     INFO:   running: fpixtest
[14:08:47.033] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:47.036] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:47.036] <TB3>     INFO: ######################################################################
[14:08:47.036] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:08:47.036] <TB3>     INFO: ######################################################################
[14:08:47.040] <TB3>     INFO: ######################################################################
[14:08:47.040] <TB3>     INFO: PixTestPretest::doTest()
[14:08:47.040] <TB3>     INFO: ######################################################################
[14:08:47.042] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:47.042] <TB3>     INFO:    PixTestPretest::programROC() 
[14:08:47.042] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:05.059] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:09:05.059] <TB3>     INFO: IA differences per ROC:  16.9 18.5 16.9 18.5 17.7 16.9 17.7 19.3 19.3 18.5 18.5 19.3 19.3 18.5 20.1 17.7
[14:09:05.127] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:05.127] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:09:05.127] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:06.380] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:09:06.881] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:09:07.383] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:09:07.885] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:09:08.386] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:09:08.888] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:09:09.389] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:09:09.891] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:09:10.393] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:09:10.894] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:09:11.396] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:09:11.898] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[14:09:12.399] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:09:12.901] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:09:13.402] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:09:13.904] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:09:14.157] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 2.4 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 2.4 1.6 
[14:09:14.157] <TB3>     INFO: Test took 9034 ms.
[14:09:14.157] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:09:14.186] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:14.186] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:09:14.186] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:14.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:09:14.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[14:09:14.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 25.4188 mA
[14:09:14.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 23.8187 mA
[14:09:14.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  88 Ia 23.8187 mA
[14:09:14.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  89 Ia 23.8187 mA
[14:09:14.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  90 Ia 23.8187 mA
[14:09:14.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  91 Ia 24.6187 mA
[14:09:15.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  88 Ia 23.8187 mA
[14:09:15.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  89 Ia 23.8187 mA
[14:09:15.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  90 Ia 23.8187 mA
[14:09:15.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  91 Ia 24.6187 mA
[14:09:15.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  88 Ia 23.8187 mA
[14:09:15.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[14:09:15.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[14:09:15.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[14:09:15.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 24.6187 mA
[14:09:15.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  79 Ia 23.0188 mA
[14:09:16.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.4188 mA
[14:09:16.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 23.0188 mA
[14:09:16.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  84 Ia 24.6187 mA
[14:09:16.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  81 Ia 23.8187 mA
[14:09:16.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  82 Ia 24.6187 mA
[14:09:16.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  79 Ia 23.0188 mA
[14:09:16.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 24.6187 mA
[14:09:16.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.4188 mA
[14:09:16.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  94 Ia 25.4188 mA
[14:09:17.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  87 Ia 23.8187 mA
[14:09:17.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  88 Ia 23.8187 mA
[14:09:17.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  89 Ia 23.8187 mA
[14:09:17.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  90 Ia 24.6187 mA
[14:09:17.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  87 Ia 23.8187 mA
[14:09:17.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  88 Ia 23.8187 mA
[14:09:17.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  89 Ia 23.8187 mA
[14:09:17.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  90 Ia 24.6187 mA
[14:09:17.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  87 Ia 23.8187 mA
[14:09:17.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  88 Ia 23.8187 mA
[14:09:18.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[14:09:18.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[14:09:18.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 23.8187 mA
[14:09:18.320] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  81 Ia 24.6187 mA
[14:09:18.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[14:09:18.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[14:09:18.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  80 Ia 23.8187 mA
[14:09:18.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  81 Ia 24.6187 mA
[14:09:18.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[14:09:18.924] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  79 Ia 23.8187 mA
[14:09:19.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  80 Ia 24.6187 mA
[14:09:19.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.0188 mA
[14:09:19.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[14:09:19.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[14:09:19.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  86 Ia 24.6187 mA
[14:09:19.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 23.8187 mA
[14:09:19.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[14:09:19.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 23.8187 mA
[14:09:19.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  86 Ia 23.8187 mA
[14:09:19.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  87 Ia 24.6187 mA
[14:09:20.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[14:09:20.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[14:09:20.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  86 Ia 24.6187 mA
[14:09:20.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  83 Ia 23.8187 mA
[14:09:20.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.2188 mA
[14:09:20.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  89 Ia 23.8187 mA
[14:09:20.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  90 Ia 23.8187 mA
[14:09:20.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  91 Ia 24.6187 mA
[14:09:20.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  88 Ia 23.8187 mA
[14:09:20.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  89 Ia 23.8187 mA
[14:09:21.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  90 Ia 24.6187 mA
[14:09:21.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  87 Ia 24.6187 mA
[14:09:21.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  84 Ia 23.8187 mA
[14:09:21.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 23.8187 mA
[14:09:21.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  86 Ia 23.8187 mA
[14:09:21.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  87 Ia 23.8187 mA
[14:09:21.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[14:09:21.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  89 Ia 24.6187 mA
[14:09:21.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  86 Ia 23.8187 mA
[14:09:21.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  87 Ia 24.6187 mA
[14:09:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 23.8187 mA
[14:09:22.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 23.8187 mA
[14:09:22.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  86 Ia 23.8187 mA
[14:09:22.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  87 Ia 24.6187 mA
[14:09:22.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  84 Ia 23.8187 mA
[14:09:22.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 24.6187 mA
[14:09:22.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  82 Ia 23.8187 mA
[14:09:22.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  83 Ia 23.8187 mA
[14:09:22.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[14:09:22.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[14:09:23.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[14:09:23.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.0188 mA
[14:09:23.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 25.4188 mA
[14:09:23.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  76 Ia 23.0188 mA
[14:09:23.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  82 Ia 25.4188 mA
[14:09:23.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  75 Ia 23.0188 mA
[14:09:23.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  81 Ia 24.6187 mA
[14:09:23.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 23.8187 mA
[14:09:23.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  79 Ia 23.8187 mA
[14:09:23.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  80 Ia 24.6187 mA
[14:09:24.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[14:09:24.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[14:09:24.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 24.6187 mA
[14:09:24.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 23.0188 mA
[14:09:24.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 25.4188 mA
[14:09:24.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  76 Ia 23.0188 mA
[14:09:24.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  82 Ia 25.4188 mA
[14:09:24.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  75 Ia 23.0188 mA
[14:09:24.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  81 Ia 24.6187 mA
[14:09:24.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  78 Ia 23.8187 mA
[14:09:25.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  79 Ia 23.8187 mA
[14:09:25.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  80 Ia 24.6187 mA
[14:09:25.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[14:09:25.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6187 mA
[14:09:25.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8187 mA
[14:09:25.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 24.6187 mA
[14:09:25.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.8187 mA
[14:09:25.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  80 Ia 23.8187 mA
[14:09:25.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  81 Ia 23.8187 mA
[14:09:25.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  82 Ia 24.6187 mA
[14:09:26.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  79 Ia 23.8187 mA
[14:09:26.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  80 Ia 23.8187 mA
[14:09:26.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  81 Ia 23.8187 mA
[14:09:26.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  82 Ia 24.6187 mA
[14:09:26.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[14:09:26.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[14:09:26.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 23.8187 mA
[14:09:26.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  81 Ia 24.6187 mA
[14:09:26.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[14:09:26.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[14:09:27.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  80 Ia 23.8187 mA
[14:09:27.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 23.8187 mA
[14:09:27.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  82 Ia 24.6187 mA
[14:09:27.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[14:09:27.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  80 Ia 23.8187 mA
[14:09:27.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 24.6187 mA
[14:09:27.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[14:09:27.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[14:09:27.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[14:09:27.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[14:09:28.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[14:09:28.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[14:09:28.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[14:09:28.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.0188 mA
[14:09:28.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  83 Ia 25.4188 mA
[14:09:28.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  76 Ia 23.0188 mA
[14:09:28.703] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 25.4188 mA
[14:09:28.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  75 Ia 23.0188 mA
[14:09:28.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[14:09:29.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 24.6187 mA
[14:09:29.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[14:09:29.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[14:09:29.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[14:09:29.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 24.6187 mA
[14:09:29.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[14:09:29.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[14:09:29.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[14:09:29.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  79 Ia 24.6187 mA
[14:09:29.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[14:09:30.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[14:09:30.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[14:09:30.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[14:09:30.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8187 mA
[14:09:30.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[14:09:30.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 24.6187 mA
[14:09:30.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 23.8187 mA
[14:09:30.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  81 Ia 23.8187 mA
[14:09:30.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.8187 mA
[14:09:30.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 24.6187 mA
[14:09:31.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 23.8187 mA
[14:09:31.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  81 Ia 24.6187 mA
[14:09:31.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  78 Ia 23.0188 mA
[14:09:31.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[14:09:31.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[14:09:31.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[14:09:31.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 24.6187 mA
[14:09:31.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[14:09:31.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[14:09:31.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[14:09:32.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[14:09:32.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 24.6187 mA
[14:09:32.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[14:09:32.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[14:09:32.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 24.6187 mA
[14:09:32.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[14:09:32.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[14:09:32.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  86 Ia 23.8187 mA
[14:09:32.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  87 Ia 24.6187 mA
[14:09:32.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 23.8187 mA
[14:09:33.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 23.8187 mA
[14:09:33.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  86 Ia 23.8187 mA
[14:09:33.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  87 Ia 24.6187 mA
[14:09:33.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[14:09:33.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.8187 mA
[14:09:33.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 23.8187 mA
[14:09:33.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  87 Ia 24.6187 mA
[14:09:33.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  88
[14:09:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[14:09:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  88
[14:09:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[14:09:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  83
[14:09:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  87
[14:09:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  83
[14:09:33.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[14:09:33.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[14:09:33.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[14:09:33.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[14:09:33.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  75
[14:09:33.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[14:09:33.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:09:33.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[14:09:33.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  87
[14:09:35.499] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[14:09:35.499] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  18.5  19.3  19.3  19.3  19.3  19.3  20.1  19.3  18.5  19.3  18.5  19.3  19.3
[14:09:35.530] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:35.530] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:09:35.530] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:35.666] <TB3>     INFO: Expecting 231680 events.
[14:09:43.840] <TB3>     INFO: 231680 events read in total (7457ms).
[14:09:43.993] <TB3>     INFO: Test took 8461ms.
[14:09:44.194] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 102 and Delta(CalDel) = 63
[14:09:44.198] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 59
[14:09:44.202] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 65
[14:09:44.205] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 68 and Delta(CalDel) = 61
[14:09:44.209] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 63
[14:09:44.213] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 58
[14:09:44.217] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 108 and Delta(CalDel) = 60
[14:09:44.220] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 59
[14:09:44.224] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:09:44.228] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 63
[14:09:44.232] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 67
[14:09:44.236] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 76 and Delta(CalDel) = 58
[14:09:44.240] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 63
[14:09:44.243] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 63
[14:09:44.247] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 58
[14:09:44.251] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:09:44.294] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:09:44.329] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:44.329] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:09:44.329] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:44.465] <TB3>     INFO: Expecting 231680 events.
[14:09:52.661] <TB3>     INFO: 231680 events read in total (7481ms).
[14:09:52.666] <TB3>     INFO: Test took 8333ms.
[14:09:52.689] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[14:09:52.002] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[14:09:53.007] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:09:53.011] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[14:09:53.015] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[14:09:53.019] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 28
[14:09:53.023] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[14:09:53.027] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29
[14:09:53.031] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[14:09:53.034] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[14:09:53.038] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 172 +/- 34
[14:09:53.042] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[14:09:53.046] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[14:09:53.049] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:09:53.053] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[14:09:53.057] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[14:09:53.096] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:09:53.096] <TB3>     INFO: CalDel:      139   129   143   128   128   117   123   123   138   154   172   130   137   138   126   146
[14:09:53.096] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:09:53.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C0.dat
[14:09:53.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C1.dat
[14:09:53.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C2.dat
[14:09:53.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C3.dat
[14:09:53.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C4.dat
[14:09:53.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C5.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C6.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C7.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C8.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C9.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C10.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C11.dat
[14:09:53.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C12.dat
[14:09:53.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C13.dat
[14:09:53.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C14.dat
[14:09:53.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C15.dat
[14:09:53.103] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:53.103] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:53.103] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:09:53.103] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:09:53.194] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:09:53.194] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:09:53.194] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:09:53.194] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:09:53.197] <TB3>     INFO: ######################################################################
[14:09:53.197] <TB3>     INFO: PixTestTiming::doTest()
[14:09:53.197] <TB3>     INFO: ######################################################################
[14:09:53.197] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:53.197] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:09:53.197] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:53.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:55.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:09:57.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:09:59.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:10:01.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:10:04.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:10:06.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:10:08.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:10.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:13.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:15.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:17.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:20.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:22.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:24.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:26.916] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:29.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:30.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:10:32.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:10:33.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:35.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:36.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:38.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:39.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:41.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:10:44.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:10:46.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:10:47.792] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:10:49.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:10:51.212] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:10:52.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:10:54.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:10:55.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:10:57.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:10:59.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:11:00.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:11:02.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:11:03.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:11:05.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:11:06.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:11:08.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:11:10.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:11:12.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:11:14.949] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:11:17.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:19.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:21.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:11:24.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:11:26.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:11:28.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:11:30.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:11:33.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:11:35.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:11:37.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:11:39.956] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:11:42.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:11:44.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:11:46.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:11:49.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:11:51.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:11:53.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:11:55.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:11:58.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:12:00.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:12:02.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:12:04.962] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:12:07.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:12:09.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:12:11.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:12:14.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:12:16.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:12:18.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:20.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:22.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:24.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:26.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:29.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:31.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:33.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:36.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:38.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:39.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:41.349] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:42.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:44.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:45.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:47.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:48.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:50.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:51.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:53.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:55.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:56.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:58.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:59.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:13:01.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:13:02.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:13:04.169] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:13:05.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:13:07.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:13:08.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:13:10.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:13:11.774] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:13.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:14.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:17.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:19.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:21.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:23.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:26.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:28.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:30.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:32.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:35.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:37.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:39.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:42.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:44.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:46.645] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:48.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:51.191] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:53.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:55.738] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:58.011] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:14:00.284] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:14:02.557] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:14:04.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:07.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:09.761] <TB3>     INFO: TBM Phase Settings: 240
[14:14:09.761] <TB3>     INFO: 400MHz Phase: 4
[14:14:09.761] <TB3>     INFO: 160MHz Phase: 7
[14:14:09.761] <TB3>     INFO: Functional Phase Area: 5
[14:14:09.764] <TB3>     INFO: Test took 256567 ms.
[14:14:09.764] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:14:09.764] <TB3>     INFO:    ----------------------------------------------------------------------
[14:14:09.764] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:14:09.764] <TB3>     INFO:    ----------------------------------------------------------------------
[14:14:09.764] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:14:12.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:14:16.185] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:14:19.586] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:14:22.985] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:14:26.385] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:14:29.784] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:14:33.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:14:34.705] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:14:36.225] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:14:37.746] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:14:39.266] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:14:40.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:14:42.306] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:14:43.826] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:14:45.346] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:14:46.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:14:48.387] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:14:49.906] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:14:52.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:14:54.453] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:14:56.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:14:58.999] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:15:00.519] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:15:02.039] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:15:03.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:15:05.078] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:15:07.352] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:15:09.625] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:15:11.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:15:14.172] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:15:16.446] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:15:17.965] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:15:19.485] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:15:20.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:15:23.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:15:25.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:15:27.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:15:30.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:15:32.373] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:15:33.893] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:15:35.413] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:15:36.933] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:15:39.206] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:15:41.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:15:43.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:15:46.026] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:15:48.300] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:15:49.820] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:15:51.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:15:52.860] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:15:55.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:15:57.407] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:15:59.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:16:01.953] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:16:04.227] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:16:05.747] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:16:07.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:16:08.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:16:10.308] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:16:11.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:16:13.349] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:16:14.869] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:16:16.390] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:16:18.292] <TB3>     INFO: ROC Delay Settings: 227
[14:16:18.292] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:16:18.292] <TB3>     INFO: ROC Port 0 Delay: 3
[14:16:18.293] <TB3>     INFO: ROC Port 1 Delay: 4
[14:16:18.293] <TB3>     INFO: Functional ROC Area: 4
[14:16:18.295] <TB3>     INFO: Test took 128531 ms.
[14:16:18.295] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:16:18.295] <TB3>     INFO:    ----------------------------------------------------------------------
[14:16:18.295] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:16:18.295] <TB3>     INFO:    ----------------------------------------------------------------------
[14:16:19.434] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e062 c000 a101 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[14:16:19.434] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c08 4c08 4c08 4c09 4c08 4c08 4c09 4c09 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[14:16:19.434] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c08 4c09 4c09 4c09 4c08 4c09 4c08 4c09 e022 c000 a103 8000 4c08 4c08 4c09 4c08 4c08 4c08 4c08 4c08 e022 c000 
[14:16:19.434] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:16:33.651] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:33.651] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:16:47.872] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:47.872] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:17:02.048] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:02.048] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:17:16.301] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:16.301] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:17:30.485] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:30.485] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:17:44.734] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:44.734] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:17:58.964] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:58.964] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:18:13.192] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:13.192] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:18:27.400] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:27.401] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:18:41.664] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:42.049] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:42.062] <TB3>     INFO: Decoding statistics:
[14:18:42.062] <TB3>     INFO:   General information:
[14:18:42.062] <TB3>     INFO: 	 16bit words read:         240000000
[14:18:42.062] <TB3>     INFO: 	 valid events total:       20000000
[14:18:42.062] <TB3>     INFO: 	 empty events:             20000000
[14:18:42.062] <TB3>     INFO: 	 valid events with pixels: 0
[14:18:42.062] <TB3>     INFO: 	 valid pixel hits:         0
[14:18:42.062] <TB3>     INFO:   Event errors: 	           0
[14:18:42.062] <TB3>     INFO: 	 start marker:             0
[14:18:42.062] <TB3>     INFO: 	 stop marker:              0
[14:18:42.062] <TB3>     INFO: 	 overflow:                 0
[14:18:42.062] <TB3>     INFO: 	 invalid 5bit words:       0
[14:18:42.062] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:18:42.062] <TB3>     INFO:   TBM errors: 		           0
[14:18:42.062] <TB3>     INFO: 	 flawed TBM headers:       0
[14:18:42.062] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:18:42.062] <TB3>     INFO: 	 event ID mismatches:      0
[14:18:42.062] <TB3>     INFO:   ROC errors: 		           0
[14:18:42.062] <TB3>     INFO: 	 missing ROC header(s):    0
[14:18:42.062] <TB3>     INFO: 	 misplaced readback start: 0
[14:18:42.062] <TB3>     INFO:   Pixel decoding errors:	   0
[14:18:42.062] <TB3>     INFO: 	 pixel data incomplete:    0
[14:18:42.062] <TB3>     INFO: 	 pixel address:            0
[14:18:42.062] <TB3>     INFO: 	 pulse height fill bit:    0
[14:18:42.062] <TB3>     INFO: 	 buffer corruption:        0
[14:18:42.062] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.062] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:18:42.062] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.062] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.062] <TB3>     INFO:    Read back bit status: 1
[14:18:42.062] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.062] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.062] <TB3>     INFO:    Timings are good!
[14:18:42.062] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.062] <TB3>     INFO: Test took 143767 ms.
[14:18:42.062] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:18:42.062] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:18:42.063] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:18:42.063] <TB3>     INFO: PixTestTiming::doTest took 528868 ms.
[14:18:42.063] <TB3>     INFO: PixTestTiming::doTest() done
[14:18:42.063] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:18:42.063] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:18:42.063] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:18:42.063] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:18:42.063] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:18:42.064] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:18:42.064] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:18:42.415] <TB3>     INFO: ######################################################################
[14:18:42.415] <TB3>     INFO: PixTestAlive::doTest()
[14:18:42.415] <TB3>     INFO: ######################################################################
[14:18:42.418] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.418] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:18:42.418] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:42.419] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:18:42.763] <TB3>     INFO: Expecting 41600 events.
[14:18:46.871] <TB3>     INFO: 41600 events read in total (3393ms).
[14:18:46.872] <TB3>     INFO: Test took 4453ms.
[14:18:46.880] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:46.880] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:18:46.880] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:18:47.253] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:18:47.253] <TB3>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    1    0    1    0
[14:18:47.253] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    1    0    1    0
[14:18:47.256] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:47.256] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:18:47.256] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:47.257] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:18:47.602] <TB3>     INFO: Expecting 41600 events.
[14:18:50.580] <TB3>     INFO: 41600 events read in total (2263ms).
[14:18:50.580] <TB3>     INFO: Test took 3323ms.
[14:18:50.580] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:50.580] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:18:50.580] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:18:50.580] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:18:50.989] <TB3>     INFO: PixTestAlive::maskTest() done
[14:18:50.989] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:18:50.992] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:50.992] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:18:50.992] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:50.993] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:18:51.346] <TB3>     INFO: Expecting 41600 events.
[14:18:55.431] <TB3>     INFO: 41600 events read in total (3370ms).
[14:18:55.432] <TB3>     INFO: Test took 4438ms.
[14:18:55.440] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:55.440] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:18:55.440] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:18:55.811] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:18:55.811] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:18:55.811] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:18:55.811] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:18:55.819] <TB3>     INFO: ######################################################################
[14:18:55.819] <TB3>     INFO: PixTestTrim::doTest()
[14:18:55.819] <TB3>     INFO: ######################################################################
[14:18:55.822] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:55.822] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:18:55.822] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:55.900] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:18:55.900] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:18:55.919] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:55.919] <TB3>     INFO:     run 1 of 1
[14:18:55.919] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:56.265] <TB3>     INFO: Expecting 5025280 events.
[14:19:41.448] <TB3>     INFO: 1405184 events read in total (44468ms).
[14:20:25.580] <TB3>     INFO: 2796128 events read in total (88600ms).
[14:21:09.826] <TB3>     INFO: 4196240 events read in total (132847ms).
[14:21:36.217] <TB3>     INFO: 5025280 events read in total (159237ms).
[14:21:36.256] <TB3>     INFO: Test took 160337ms.
[14:21:36.314] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:36.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:37.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:39.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:40.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:41.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:43.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:44.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:46.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:47.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:48.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:50.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:51.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:53.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:54.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:55.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:57.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:58.568] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240336896
[14:21:58.571] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.934 minThrLimit = 103.904 minThrNLimit = 130.228 -> result = 103.934 -> 103
[14:21:58.571] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0492 minThrLimit = 93.0358 minThrNLimit = 116.027 -> result = 93.0492 -> 93
[14:21:58.572] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4445 minThrLimit = 92.391 minThrNLimit = 114.059 -> result = 92.4445 -> 92
[14:21:58.572] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8992 minThrLimit = 78.877 minThrNLimit = 102.341 -> result = 78.8992 -> 78
[14:21:58.572] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5364 minThrLimit = 99.53 minThrNLimit = 120.664 -> result = 99.5364 -> 99
[14:21:58.573] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1734 minThrLimit = 92.1315 minThrNLimit = 115.184 -> result = 92.1734 -> 92
[14:21:58.573] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3281 minThrLimit = 99.3141 minThrNLimit = 121.842 -> result = 99.3281 -> 99
[14:21:58.573] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.261 minThrLimit = 102.226 minThrNLimit = 128.341 -> result = 102.261 -> 102
[14:21:58.574] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.416 minThrLimit = 99.4099 minThrNLimit = 123.196 -> result = 99.416 -> 99
[14:21:58.574] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6215 minThrLimit = 84.6138 minThrNLimit = 106.341 -> result = 84.6215 -> 84
[14:21:58.575] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8942 minThrLimit = 96.886 minThrNLimit = 120.414 -> result = 96.8942 -> 96
[14:21:58.575] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.3669 minThrLimit = 79.3516 minThrNLimit = 102.832 -> result = 79.3669 -> 79
[14:21:58.575] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2488 minThrLimit = 97.248 minThrNLimit = 118.956 -> result = 97.2488 -> 97
[14:21:58.576] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.736 minThrLimit = 99.7305 minThrNLimit = 119.149 -> result = 99.736 -> 99
[14:21:58.576] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4244 minThrLimit = 97.416 minThrNLimit = 122.481 -> result = 97.4244 -> 97
[14:21:58.576] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2139 minThrLimit = 90.1292 minThrNLimit = 111.34 -> result = 90.2139 -> 90
[14:21:58.577] <TB3>     INFO: ROC 0 VthrComp = 103
[14:21:58.577] <TB3>     INFO: ROC 1 VthrComp = 93
[14:21:58.577] <TB3>     INFO: ROC 2 VthrComp = 92
[14:21:58.577] <TB3>     INFO: ROC 3 VthrComp = 78
[14:21:58.577] <TB3>     INFO: ROC 4 VthrComp = 99
[14:21:58.577] <TB3>     INFO: ROC 5 VthrComp = 92
[14:21:58.577] <TB3>     INFO: ROC 6 VthrComp = 99
[14:21:58.578] <TB3>     INFO: ROC 7 VthrComp = 102
[14:21:58.578] <TB3>     INFO: ROC 8 VthrComp = 99
[14:21:58.578] <TB3>     INFO: ROC 9 VthrComp = 84
[14:21:58.578] <TB3>     INFO: ROC 10 VthrComp = 96
[14:21:58.578] <TB3>     INFO: ROC 11 VthrComp = 79
[14:21:58.578] <TB3>     INFO: ROC 12 VthrComp = 97
[14:21:58.579] <TB3>     INFO: ROC 13 VthrComp = 99
[14:21:58.579] <TB3>     INFO: ROC 14 VthrComp = 97
[14:21:58.579] <TB3>     INFO: ROC 15 VthrComp = 90
[14:21:58.579] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:21:58.579] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:21:58.594] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:58.594] <TB3>     INFO:     run 1 of 1
[14:21:58.594] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:58.937] <TB3>     INFO: Expecting 5025280 events.
[14:22:35.167] <TB3>     INFO: 884648 events read in total (35515ms).
[14:23:10.547] <TB3>     INFO: 1768368 events read in total (70895ms).
[14:23:45.913] <TB3>     INFO: 2651712 events read in total (106261ms).
[14:24:20.701] <TB3>     INFO: 3526400 events read in total (141049ms).
[14:24:58.193] <TB3>     INFO: 4397048 events read in total (178541ms).
[14:25:23.912] <TB3>     INFO: 5025280 events read in total (204260ms).
[14:25:23.982] <TB3>     INFO: Test took 205388ms.
[14:25:24.158] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:24.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:26.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:27.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:29.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:30.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:32.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:34.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:35.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:37.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:38.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:40.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:42.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:43.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:45.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:47.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:48.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:50.199] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309567488
[14:25:50.204] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.8755 for pixel 4/36 mean/min/max = 46.1345/33.3359/58.933
[14:25:50.204] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.1649 for pixel 22/15 mean/min/max = 46.49/31.7501/61.2299
[14:25:50.205] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 62.3627 for pixel 22/14 mean/min/max = 47.4028/32.3859/62.4197
[14:25:50.205] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.7336 for pixel 20/79 mean/min/max = 45.9107/35.9631/55.8583
[14:25:50.205] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.0231 for pixel 6/9 mean/min/max = 46.4045/31.7054/61.1036
[14:25:50.205] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.8212 for pixel 6/11 mean/min/max = 45.8022/32.7412/58.8632
[14:25:50.206] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.557 for pixel 22/7 mean/min/max = 44.3854/32.1059/56.6649
[14:25:50.206] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.1782 for pixel 0/3 mean/min/max = 44.8084/32.3703/57.2466
[14:25:50.206] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.5757 for pixel 8/1 mean/min/max = 44.2216/31.7138/56.7294
[14:25:50.207] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.5844 for pixel 20/3 mean/min/max = 43.8836/32.8796/54.8876
[14:25:50.207] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.8434 for pixel 11/6 mean/min/max = 46.602/32.2887/60.9152
[14:25:50.207] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.6158 for pixel 3/79 mean/min/max = 46.1076/34.4973/57.7179
[14:25:50.208] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6072 for pixel 4/71 mean/min/max = 43.8555/31.9524/55.7586
[14:25:50.208] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3143 for pixel 51/8 mean/min/max = 44.205/31.9501/56.46
[14:25:50.208] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.5382 for pixel 0/25 mean/min/max = 45.2252/31.7611/58.6894
[14:25:50.209] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.3629 for pixel 18/0 mean/min/max = 45.4789/33.4742/57.4837
[14:25:50.209] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:25:50.341] <TB3>     INFO: Expecting 411648 events.
[14:25:58.019] <TB3>     INFO: 411648 events read in total (6960ms).
[14:25:58.026] <TB3>     INFO: Expecting 411648 events.
[14:26:05.623] <TB3>     INFO: 411648 events read in total (6936ms).
[14:26:05.633] <TB3>     INFO: Expecting 411648 events.
[14:26:13.379] <TB3>     INFO: 411648 events read in total (7091ms).
[14:26:13.392] <TB3>     INFO: Expecting 411648 events.
[14:26:20.988] <TB3>     INFO: 411648 events read in total (6942ms).
[14:26:20.002] <TB3>     INFO: Expecting 411648 events.
[14:26:28.591] <TB3>     INFO: 411648 events read in total (6930ms).
[14:26:28.608] <TB3>     INFO: Expecting 411648 events.
[14:26:36.337] <TB3>     INFO: 411648 events read in total (7072ms).
[14:26:36.356] <TB3>     INFO: Expecting 411648 events.
[14:26:44.030] <TB3>     INFO: 411648 events read in total (7026ms).
[14:26:44.053] <TB3>     INFO: Expecting 411648 events.
[14:26:51.740] <TB3>     INFO: 411648 events read in total (7045ms).
[14:26:51.764] <TB3>     INFO: Expecting 411648 events.
[14:26:59.405] <TB3>     INFO: 411648 events read in total (6995ms).
[14:26:59.434] <TB3>     INFO: Expecting 411648 events.
[14:27:07.077] <TB3>     INFO: 411648 events read in total (7004ms).
[14:27:07.108] <TB3>     INFO: Expecting 411648 events.
[14:27:14.657] <TB3>     INFO: 411648 events read in total (6914ms).
[14:27:14.692] <TB3>     INFO: Expecting 411648 events.
[14:27:22.362] <TB3>     INFO: 411648 events read in total (7032ms).
[14:27:22.399] <TB3>     INFO: Expecting 411648 events.
[14:27:29.913] <TB3>     INFO: 411648 events read in total (6876ms).
[14:27:29.949] <TB3>     INFO: Expecting 411648 events.
[14:27:37.479] <TB3>     INFO: 411648 events read in total (6890ms).
[14:27:37.523] <TB3>     INFO: Expecting 411648 events.
[14:27:45.156] <TB3>     INFO: 411648 events read in total (7000ms).
[14:27:45.200] <TB3>     INFO: Expecting 411648 events.
[14:27:52.587] <TB3>     INFO: 411648 events read in total (6762ms).
[14:27:52.632] <TB3>     INFO: Test took 122423ms.
[14:27:53.135] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0158 < 35 for itrim = 113; old thr = 33.7914 ... break
[14:27:53.176] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2374 < 35 for itrim = 122; old thr = 34.3068 ... break
[14:27:53.218] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1606 < 35 for itrim = 124; old thr = 34.1755 ... break
[14:27:53.257] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7126 < 35 for itrim+1 = 97; old thr = 34.5945 ... break
[14:27:53.287] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4852 < 35 for itrim = 111; old thr = 34.3075 ... break
[14:27:53.325] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6643 < 35 for itrim = 120; old thr = 34.2444 ... break
[14:27:53.370] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5945 < 35 for itrim+1 = 113; old thr = 34.7161 ... break
[14:27:53.403] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.345 < 35 for itrim = 105; old thr = 34.2043 ... break
[14:27:53.406] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 255 < 35 for itrim+1 = 187; old thr = 16.745 ... break
[14:27:53.446] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2598 < 35 for itrim = 101; old thr = 34.231 ... break
[14:27:53.484] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6128 < 35 for itrim+1 = 113; old thr = 34.6728 ... break
[14:27:53.517] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1327 < 35 for itrim = 97; old thr = 34.1659 ... break
[14:27:53.549] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4526 < 35 for itrim = 88; old thr = 34.3546 ... break
[14:27:53.577] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3305 < 35 for itrim = 90; old thr = 34.1639 ... break
[14:27:53.614] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8389 < 35 for itrim = 112; old thr = 32.9096 ... break
[14:27:53.649] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0942 < 35 for itrim+1 = 94; old thr = 34.8187 ... break
[14:27:53.725] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:27:53.735] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:53.735] <TB3>     INFO:     run 1 of 1
[14:27:53.735] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:54.081] <TB3>     INFO: Expecting 5025280 events.
[14:28:30.719] <TB3>     INFO: 867352 events read in total (35923ms).
[14:29:05.602] <TB3>     INFO: 1734568 events read in total (70806ms).
[14:29:40.651] <TB3>     INFO: 2601400 events read in total (105855ms).
[14:30:15.475] <TB3>     INFO: 3459992 events read in total (140679ms).
[14:30:49.994] <TB3>     INFO: 4314680 events read in total (175198ms).
[14:31:19.052] <TB3>     INFO: 5025280 events read in total (204256ms).
[14:31:19.130] <TB3>     INFO: Test took 205395ms.
[14:31:19.308] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:19.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:21.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:22.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:24.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:26.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:27.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:29.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:30.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:32.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:33.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:35.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:37.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:38.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:40.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:41.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:43.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:44.784] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420143104
[14:31:44.785] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500000 .. 255.000000
[14:31:44.860] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:31:44.870] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:44.870] <TB3>     INFO:     run 1 of 1
[14:31:44.871] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:45.213] <TB3>     INFO: Expecting 8419840 events.
[14:32:19.807] <TB3>     INFO: 821104 events read in total (33872ms).
[14:32:53.673] <TB3>     INFO: 1642120 events read in total (67738ms).
[14:33:27.477] <TB3>     INFO: 2463552 events read in total (101542ms).
[14:34:01.318] <TB3>     INFO: 3284960 events read in total (135383ms).
[14:34:34.279] <TB3>     INFO: 4106960 events read in total (168344ms).
[14:35:08.334] <TB3>     INFO: 4927304 events read in total (202399ms).
[14:35:41.583] <TB3>     INFO: 5746928 events read in total (235648ms).
[14:36:15.071] <TB3>     INFO: 6565608 events read in total (269136ms).
[14:36:48.720] <TB3>     INFO: 7383416 events read in total (302785ms).
[14:37:22.397] <TB3>     INFO: 8201912 events read in total (336462ms).
[14:37:31.846] <TB3>     INFO: 8419840 events read in total (345911ms).
[14:37:31.944] <TB3>     INFO: Test took 347074ms.
[14:37:32.270] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:32.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:34.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:36.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:38.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:40.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:42.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:44.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:46.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:48.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:49.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:51.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:53.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:55.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:57.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:59.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:01.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:02.003] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400142336
[14:38:03.083] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.874024 .. 44.278239
[14:38:03.159] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:38:03.169] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:03.169] <TB3>     INFO:     run 1 of 1
[14:38:03.169] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:03.512] <TB3>     INFO: Expecting 1730560 events.
[14:38:43.968] <TB3>     INFO: 1194464 events read in total (39737ms).
[14:39:02.572] <TB3>     INFO: 1730560 events read in total (58341ms).
[14:39:02.587] <TB3>     INFO: Test took 59418ms.
[14:39:02.619] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:02.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:03.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:04.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:05.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:06.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:07.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:08.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:09.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:10.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:11.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:12.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:13.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:14.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:15.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:16.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:17.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:18.049] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304078848
[14:39:18.131] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.247579 .. 43.706995
[14:39:18.205] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:39:18.215] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:18.215] <TB3>     INFO:     run 1 of 1
[14:39:18.215] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:18.561] <TB3>     INFO: Expecting 1464320 events.
[14:40:00.787] <TB3>     INFO: 1148880 events read in total (41511ms).
[14:40:12.173] <TB3>     INFO: 1464320 events read in total (52897ms).
[14:40:12.186] <TB3>     INFO: Test took 53971ms.
[14:40:12.218] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:12.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:13.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:14.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:15.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:16.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:17.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:18.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:19.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:19.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:20.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:21.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:22.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:23.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:24.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:25.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:26.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:27.667] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336355328
[14:40:27.748] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.714357 .. 43.706995
[14:40:27.823] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:40:27.833] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:27.833] <TB3>     INFO:     run 1 of 1
[14:40:27.833] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:28.176] <TB3>     INFO: Expecting 1331200 events.
[14:41:08.125] <TB3>     INFO: 1112200 events read in total (39234ms).
[14:41:16.135] <TB3>     INFO: 1331200 events read in total (47244ms).
[14:41:16.147] <TB3>     INFO: Test took 48315ms.
[14:41:16.179] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:16.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:17.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:18.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:19.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:20.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:21.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:22.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:23.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:24.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:25.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:26.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:27.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:28.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:29.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:29.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:30.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:31.884] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346238976
[14:41:31.966] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:41:31.966] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:41:31.977] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:31.977] <TB3>     INFO:     run 1 of 1
[14:41:31.977] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:32.326] <TB3>     INFO: Expecting 1364480 events.
[14:42:12.128] <TB3>     INFO: 1074912 events read in total (39087ms).
[14:42:22.648] <TB3>     INFO: 1364480 events read in total (49607ms).
[14:42:22.661] <TB3>     INFO: Test took 50684ms.
[14:42:22.694] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:22.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:23.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:24.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:25.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:26.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:27.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:28.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:29.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:30.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:31.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:32.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:33.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:34.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:36.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:37.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:38.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:39.063] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356159488
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C0.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C1.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C2.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C3.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C4.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C5.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C6.dat
[14:42:39.100] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C7.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C8.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C9.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C10.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C11.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C12.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C13.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C14.dat
[14:42:39.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C15.dat
[14:42:39.101] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C0.dat
[14:42:39.110] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C1.dat
[14:42:39.117] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C2.dat
[14:42:39.124] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C3.dat
[14:42:39.131] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C4.dat
[14:42:39.138] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C5.dat
[14:42:39.145] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C6.dat
[14:42:39.152] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C7.dat
[14:42:39.159] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C8.dat
[14:42:39.166] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C9.dat
[14:42:39.173] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C10.dat
[14:42:39.179] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C11.dat
[14:42:39.186] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C12.dat
[14:42:39.193] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C13.dat
[14:42:39.200] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C14.dat
[14:42:39.207] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C15.dat
[14:42:39.214] <TB3>     INFO: PixTestTrim::trimTest() done
[14:42:39.214] <TB3>     INFO: vtrim:     113 122 124  97 111 120 113 105 187 101 113  97  88  90 112  94 
[14:42:39.214] <TB3>     INFO: vthrcomp:  103  93  92  78  99  92  99 102  99  84  96  79  97  99  97  90 
[14:42:39.214] <TB3>     INFO: vcal mean:  34.98  34.99  34.96  35.00  34.94  34.97  34.97  34.95  34.86  34.97  34.97  35.01  34.91  34.95  34.96  34.98 
[14:42:39.214] <TB3>     INFO: vcal RMS:    0.85   0.89   1.03   0.75   0.88   0.82   0.85   0.79   1.37   0.74   0.85   0.76   0.98   0.85   0.99   0.76 
[14:42:39.214] <TB3>     INFO: bits mean:   9.43   9.70   9.07   8.64   9.37   9.46  10.04   9.36  12.17   9.98   9.50   8.60   9.70   9.88   9.49   8.93 
[14:42:39.214] <TB3>     INFO: bits RMS:    2.53   2.61   2.70   2.46   2.74   2.61   2.57   2.79   1.51   2.49   2.57   2.74   2.73   2.64   2.80   2.77 
[14:42:39.225] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:39.225] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:42:39.225] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:39.228] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:42:39.228] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:42:39.238] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:39.238] <TB3>     INFO:     run 1 of 1
[14:42:39.238] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:39.586] <TB3>     INFO: Expecting 4160000 events.
[14:43:25.860] <TB3>     INFO: 1139230 events read in total (45559ms).
[14:44:10.961] <TB3>     INFO: 2267875 events read in total (90660ms).
[14:44:56.515] <TB3>     INFO: 3383990 events read in total (136214ms).
[14:45:28.997] <TB3>     INFO: 4160000 events read in total (168696ms).
[14:45:29.052] <TB3>     INFO: Test took 169814ms.
[14:45:29.190] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:29.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:31.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:33.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:35.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:38.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:40.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:43.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:45.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:47.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:49.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:51.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:53.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:55.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:57.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:59.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:00.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:02.730] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396861440
[14:46:02.731] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:46:02.804] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:46:02.804] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:46:02.814] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:02.814] <TB3>     INFO:     run 1 of 1
[14:46:02.814] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:03.157] <TB3>     INFO: Expecting 3411200 events.
[14:46:51.656] <TB3>     INFO: 1213395 events read in total (47784ms).
[14:47:37.324] <TB3>     INFO: 2407675 events read in total (93452ms).
[14:48:15.783] <TB3>     INFO: 3411200 events read in total (131911ms).
[14:48:15.825] <TB3>     INFO: Test took 133011ms.
[14:48:15.913] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:16.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:17.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:19.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:21.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:22.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:24.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:26.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:27.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:29.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:31.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:32.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:34.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:36.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:37.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:39.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:41.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:42.871] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397049856
[14:48:42.872] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:48:42.946] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:48:42.946] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:48:42.956] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:42.956] <TB3>     INFO:     run 1 of 1
[14:48:42.956] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:43.299] <TB3>     INFO: Expecting 3182400 events.
[14:49:32.522] <TB3>     INFO: 1266845 events read in total (48509ms).
[14:50:20.791] <TB3>     INFO: 2509130 events read in total (96777ms).
[14:50:48.272] <TB3>     INFO: 3182400 events read in total (124258ms).
[14:50:48.311] <TB3>     INFO: Test took 125355ms.
[14:50:48.386] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:48.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:50.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:51.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:53.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:54.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:56.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:58.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:59.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:01.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:02.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:04.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:05.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:07.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:09.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:10.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:12.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:13.976] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397049856
[14:51:13.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:51:14.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:51:14.051] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:51:14.062] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:14.062] <TB3>     INFO:     run 1 of 1
[14:51:14.062] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:14.405] <TB3>     INFO: Expecting 3203200 events.
[14:52:04.156] <TB3>     INFO: 1260970 events read in total (49036ms).
[14:52:52.327] <TB3>     INFO: 2497865 events read in total (97207ms).
[14:53:20.099] <TB3>     INFO: 3203200 events read in total (124980ms).
[14:53:20.136] <TB3>     INFO: Test took 126074ms.
[14:53:20.210] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:20.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:21.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:23.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:25.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:26.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:28.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:29.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:31.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:33.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:34.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:36.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:37.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:39.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:41.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:42.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:44.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:46.014] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397049856
[14:53:46.015] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:53:46.088] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:53:46.088] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:53:46.099] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:53:46.099] <TB3>     INFO:     run 1 of 1
[14:53:46.099] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:46.441] <TB3>     INFO: Expecting 3203200 events.
[14:54:35.668] <TB3>     INFO: 1260440 events read in total (48511ms).
[14:55:23.708] <TB3>     INFO: 2496975 events read in total (96551ms).
[14:55:51.348] <TB3>     INFO: 3203200 events read in total (124191ms).
[14:55:51.385] <TB3>     INFO: Test took 125286ms.
[14:55:51.457] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:51.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:53.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:54.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:56.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:58.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:59.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:01.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:02.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:04.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:05.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:07.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:09.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:10.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:12.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:14.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:15.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:17.420] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397049856
[14:56:17.422] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.81352, thr difference RMS: 1.49762
[14:56:17.422] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.51589, thr difference RMS: 1.60294
[14:56:17.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.00516, thr difference RMS: 1.62745
[14:56:17.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.97624, thr difference RMS: 1.19737
[14:56:17.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.80317, thr difference RMS: 1.36334
[14:56:17.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.94164, thr difference RMS: 1.5137
[14:56:17.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.02129, thr difference RMS: 1.6926
[14:56:17.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.17499, thr difference RMS: 1.56051
[14:56:17.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.52011, thr difference RMS: 1.72122
[14:56:17.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.69838, thr difference RMS: 1.27035
[14:56:17.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.78854, thr difference RMS: 1.51952
[14:56:17.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.73518, thr difference RMS: 1.15523
[14:56:17.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.50418, thr difference RMS: 1.58752
[14:56:17.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.3585, thr difference RMS: 1.50526
[14:56:17.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.88611, thr difference RMS: 1.60101
[14:56:17.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.91669, thr difference RMS: 1.48603
[14:56:17.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.80894, thr difference RMS: 1.51153
[14:56:17.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.46285, thr difference RMS: 1.58852
[14:56:17.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.91069, thr difference RMS: 1.62944
[14:56:17.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.89209, thr difference RMS: 1.18527
[14:56:17.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.77381, thr difference RMS: 1.37237
[14:56:17.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.80136, thr difference RMS: 1.46533
[14:56:17.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.93033, thr difference RMS: 1.65676
[14:56:17.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.11648, thr difference RMS: 1.5544
[14:56:17.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.49606, thr difference RMS: 1.74226
[14:56:17.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.65366, thr difference RMS: 1.26077
[14:56:17.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.70626, thr difference RMS: 1.52811
[14:56:17.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.67161, thr difference RMS: 1.16687
[14:56:17.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.56746, thr difference RMS: 1.59381
[14:56:17.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.3471, thr difference RMS: 1.49097
[14:56:17.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.84586, thr difference RMS: 1.58652
[14:56:17.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.94972, thr difference RMS: 1.47982
[14:56:17.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.9203, thr difference RMS: 1.50737
[14:56:17.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.53908, thr difference RMS: 1.59251
[14:56:17.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.93728, thr difference RMS: 1.62352
[14:56:17.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.92943, thr difference RMS: 1.19015
[14:56:17.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.8339, thr difference RMS: 1.36945
[14:56:17.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.61667, thr difference RMS: 1.49169
[14:56:17.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.91361, thr difference RMS: 1.67127
[14:56:17.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.18019, thr difference RMS: 1.56168
[14:56:17.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.51921, thr difference RMS: 1.70037
[14:56:17.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.61163, thr difference RMS: 1.26177
[14:56:17.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.82567, thr difference RMS: 1.5282
[14:56:17.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.71131, thr difference RMS: 1.16055
[14:56:17.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.78302, thr difference RMS: 1.60843
[14:56:17.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.471, thr difference RMS: 1.4867
[14:56:17.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.8998, thr difference RMS: 1.58417
[14:56:17.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.07105, thr difference RMS: 1.47927
[14:56:17.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.95302, thr difference RMS: 1.49882
[14:56:17.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.60388, thr difference RMS: 1.57747
[14:56:17.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.84681, thr difference RMS: 1.61465
[14:56:17.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.01515, thr difference RMS: 1.19484
[14:56:17.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.89223, thr difference RMS: 1.36489
[14:56:17.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.52623, thr difference RMS: 1.48015
[14:56:17.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.90863, thr difference RMS: 1.66654
[14:56:17.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.22028, thr difference RMS: 1.55822
[14:56:17.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.51039, thr difference RMS: 1.70705
[14:56:17.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.57701, thr difference RMS: 1.27067
[14:56:17.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.89482, thr difference RMS: 1.52709
[14:56:17.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.73681, thr difference RMS: 1.16987
[14:56:17.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.90052, thr difference RMS: 1.59163
[14:56:17.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.5931, thr difference RMS: 1.48806
[14:56:17.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.86693, thr difference RMS: 1.56883
[14:56:17.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.3042, thr difference RMS: 1.44497
[14:56:17.548] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:56:17.553] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2241 seconds
[14:56:17.553] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:56:18.260] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:56:18.260] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:56:18.268] <TB3>     INFO: ######################################################################
[14:56:18.268] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:56:18.268] <TB3>     INFO: ######################################################################
[14:56:18.268] <TB3>     INFO:    ----------------------------------------------------------------------
[14:56:18.268] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:56:18.268] <TB3>     INFO:    ----------------------------------------------------------------------
[14:56:18.268] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:56:18.279] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:56:18.279] <TB3>     INFO:     run 1 of 1
[14:56:18.279] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:18.624] <TB3>     INFO: Expecting 59072000 events.
[14:56:46.888] <TB3>     INFO: 1072600 events read in total (27550ms).
[14:57:15.148] <TB3>     INFO: 2141400 events read in total (55810ms).
[14:57:43.421] <TB3>     INFO: 3211200 events read in total (84083ms).
[14:58:11.599] <TB3>     INFO: 4282600 events read in total (112261ms).
[14:58:40.116] <TB3>     INFO: 5350400 events read in total (140778ms).
[14:59:08.235] <TB3>     INFO: 6419600 events read in total (168897ms).
[14:59:36.847] <TB3>     INFO: 7491400 events read in total (197509ms).
[15:00:05.055] <TB3>     INFO: 8559600 events read in total (225717ms).
[15:00:33.672] <TB3>     INFO: 9628000 events read in total (254334ms).
[15:01:02.416] <TB3>     INFO: 10700200 events read in total (283078ms).
[15:01:31.155] <TB3>     INFO: 11768800 events read in total (311817ms).
[15:01:59.848] <TB3>     INFO: 12838400 events read in total (340510ms).
[15:02:28.501] <TB3>     INFO: 13910200 events read in total (369163ms).
[15:02:57.164] <TB3>     INFO: 14979000 events read in total (397826ms).
[15:03:25.736] <TB3>     INFO: 16048800 events read in total (426398ms).
[15:03:54.433] <TB3>     INFO: 17119800 events read in total (455095ms).
[15:04:23.093] <TB3>     INFO: 18188200 events read in total (483755ms).
[15:04:51.758] <TB3>     INFO: 19258600 events read in total (512420ms).
[15:05:20.422] <TB3>     INFO: 20329200 events read in total (541084ms).
[15:05:49.197] <TB3>     INFO: 21397800 events read in total (569860ms).
[15:06:17.896] <TB3>     INFO: 22469200 events read in total (598558ms).
[15:06:46.468] <TB3>     INFO: 23539000 events read in total (627130ms).
[15:07:15.098] <TB3>     INFO: 24607200 events read in total (655760ms).
[15:07:43.602] <TB3>     INFO: 25678200 events read in total (684264ms).
[15:08:12.218] <TB3>     INFO: 26748200 events read in total (712880ms).
[15:08:40.717] <TB3>     INFO: 27816400 events read in total (741379ms).
[15:09:09.191] <TB3>     INFO: 28887800 events read in total (769853ms).
[15:09:37.655] <TB3>     INFO: 29957400 events read in total (798317ms).
[15:10:06.178] <TB3>     INFO: 31025800 events read in total (826840ms).
[15:10:34.752] <TB3>     INFO: 32098400 events read in total (855414ms).
[15:11:03.265] <TB3>     INFO: 33167200 events read in total (883927ms).
[15:11:31.795] <TB3>     INFO: 34235200 events read in total (912457ms).
[15:12:00.302] <TB3>     INFO: 35305800 events read in total (940964ms).
[15:12:28.672] <TB3>     INFO: 36375200 events read in total (969334ms).
[15:12:57.218] <TB3>     INFO: 37443400 events read in total (997880ms).
[15:13:25.848] <TB3>     INFO: 38514400 events read in total (1026510ms).
[15:13:54.288] <TB3>     INFO: 39584400 events read in total (1054950ms).
[15:14:22.816] <TB3>     INFO: 40652600 events read in total (1083478ms).
[15:14:51.451] <TB3>     INFO: 41722800 events read in total (1112113ms).
[15:15:19.874] <TB3>     INFO: 42793400 events read in total (1140536ms).
[15:15:48.371] <TB3>     INFO: 43861400 events read in total (1169033ms).
[15:16:16.899] <TB3>     INFO: 44930600 events read in total (1197561ms).
[15:16:45.319] <TB3>     INFO: 46001400 events read in total (1225981ms).
[15:17:13.707] <TB3>     INFO: 47069800 events read in total (1254369ms).
[15:17:42.177] <TB3>     INFO: 48138000 events read in total (1282839ms).
[15:18:10.622] <TB3>     INFO: 49210600 events read in total (1311284ms).
[15:18:39.048] <TB3>     INFO: 50278600 events read in total (1339710ms).
[15:19:07.633] <TB3>     INFO: 51347000 events read in total (1368295ms).
[15:19:35.883] <TB3>     INFO: 52419000 events read in total (1396545ms).
[15:20:04.037] <TB3>     INFO: 53487600 events read in total (1424699ms).
[15:20:32.326] <TB3>     INFO: 54555800 events read in total (1452988ms).
[15:21:00.574] <TB3>     INFO: 55626800 events read in total (1481236ms).
[15:21:28.941] <TB3>     INFO: 56695400 events read in total (1509603ms).
[15:21:57.210] <TB3>     INFO: 57763600 events read in total (1537872ms).
[15:22:25.385] <TB3>     INFO: 58834200 events read in total (1566047ms).
[15:22:31.003] <TB3>     INFO: 59072000 events read in total (1572665ms).
[15:22:32.023] <TB3>     INFO: Test took 1573745ms.
[15:22:32.080] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:32.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:22:32.207] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:33.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:22:33.393] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:34.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:22:34.588] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:35.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:22:35.803] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:37.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:22:37.016] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:38.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:22:38.242] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:39.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:22:39.474] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:40.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:22:40.684] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:41.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:41.921] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:43.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:43.115] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:44.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:44.273] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:45.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:45.421] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:46.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:46.604] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:47.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:47.788] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:48.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:48.964] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:50.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:50.115] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:51.283] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 489979904
[15:22:51.316] <TB3>     INFO: PixTestScurves::scurves() done 
[15:22:51.316] <TB3>     INFO: Vcal mean:  35.09  35.08  35.14  35.09  35.12  35.06  35.14  35.02  34.99  35.06  35.08  35.08  35.03  35.13  35.12  35.08 
[15:22:51.316] <TB3>     INFO: Vcal RMS:    0.73   0.78   0.93   0.61   0.75   0.69   0.71   0.67   1.34   0.63   0.71   0.63   0.87   0.71   0.88   0.63 
[15:22:51.316] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:22:51.388] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:22:51.388] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:22:51.388] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:22:51.388] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:22:51.388] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:22:51.389] <TB3>     INFO: ######################################################################
[15:22:51.389] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:22:51.389] <TB3>     INFO: ######################################################################
[15:22:51.392] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:51.735] <TB3>     INFO: Expecting 41600 events.
[15:22:55.812] <TB3>     INFO: 41600 events read in total (3353ms).
[15:22:55.813] <TB3>     INFO: Test took 4421ms.
[15:22:55.820] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:55.821] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[15:22:55.821] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:22:55.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 26, 29] has eff 0/10
[15:22:55.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 26, 29]
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 45, 60] has eff 0/10
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 45, 60]
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 31, 65] has eff 0/10
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 31, 65]
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 39, 74] has eff 2/10
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 39, 74]
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 79] has eff 0/10
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 79]
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 9, 38] has eff 0/10
[15:22:55.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 9, 38]
[15:22:55.827] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 2, 65] has eff 0/10
[15:22:55.827] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 2, 65]
[15:22:55.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[15:22:55.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:22:55.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:22:55.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:22:56.169] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:22:56.513] <TB3>     INFO: Expecting 41600 events.
[15:23:00.653] <TB3>     INFO: 41600 events read in total (3426ms).
[15:23:00.654] <TB3>     INFO: Test took 4485ms.
[15:23:00.662] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:00.662] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[15:23:00.662] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.039
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 171
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.856
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.619
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.22
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.55
[15:23:00.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 175
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.601
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.033
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.058
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.852
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 191
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.515
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.421
[15:23:00.669] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 171
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.538
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.477
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.568
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.825
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.167
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:23:00.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:23:00.754] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:23:01.101] <TB3>     INFO: Expecting 41600 events.
[15:23:05.256] <TB3>     INFO: 41600 events read in total (3440ms).
[15:23:05.257] <TB3>     INFO: Test took 4503ms.
[15:23:05.265] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:05.265] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[15:23:05.265] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:23:05.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 0
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0941
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9809
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 74
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0351
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 68
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.1982
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,12] phvalue 96
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4576
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 66
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6625
[15:23:05.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,42] phvalue 82
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1024
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7643
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 89
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7344
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 87
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1323
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3463
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,67] phvalue 63
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7252
[15:23:05.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2966
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 74
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3079
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 70
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9003
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,60] phvalue 80
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.5111
[15:23:05.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[15:23:05.273] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:23:05.676] <TB3>     INFO: Expecting 2560 events.
[15:23:06.634] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:06.634] <TB3>     INFO: Test took 1361ms.
[15:23:06.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:06.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 1 1
[15:23:07.142] <TB3>     INFO: Expecting 2560 events.
[15:23:08.099] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:08.100] <TB3>     INFO: Test took 1466ms.
[15:23:08.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:08.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 2 2
[15:23:08.607] <TB3>     INFO: Expecting 2560 events.
[15:23:09.564] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:09.565] <TB3>     INFO: Test took 1465ms.
[15:23:09.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:09.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 12, 3 3
[15:23:10.072] <TB3>     INFO: Expecting 2560 events.
[15:23:11.029] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:11.029] <TB3>     INFO: Test took 1464ms.
[15:23:11.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:11.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 4 4
[15:23:11.537] <TB3>     INFO: Expecting 2560 events.
[15:23:12.493] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:12.494] <TB3>     INFO: Test took 1464ms.
[15:23:12.494] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:12.494] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 42, 5 5
[15:23:12.001] <TB3>     INFO: Expecting 2560 events.
[15:23:13.958] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:13.958] <TB3>     INFO: Test took 1465ms.
[15:23:13.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:13.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[15:23:14.467] <TB3>     INFO: Expecting 2560 events.
[15:23:15.424] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:15.424] <TB3>     INFO: Test took 1465ms.
[15:23:15.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:15.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[15:23:15.932] <TB3>     INFO: Expecting 2560 events.
[15:23:16.888] <TB3>     INFO: 2560 events read in total (241ms).
[15:23:16.888] <TB3>     INFO: Test took 1463ms.
[15:23:16.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:16.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 8 8
[15:23:17.396] <TB3>     INFO: Expecting 2560 events.
[15:23:18.353] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:18.354] <TB3>     INFO: Test took 1465ms.
[15:23:18.355] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:18.355] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[15:23:18.861] <TB3>     INFO: Expecting 2560 events.
[15:23:19.819] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:19.819] <TB3>     INFO: Test took 1464ms.
[15:23:19.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:19.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 67, 10 10
[15:23:20.326] <TB3>     INFO: Expecting 2560 events.
[15:23:21.284] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:21.284] <TB3>     INFO: Test took 1464ms.
[15:23:21.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:21.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[15:23:21.792] <TB3>     INFO: Expecting 2560 events.
[15:23:22.749] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:22.749] <TB3>     INFO: Test took 1464ms.
[15:23:22.750] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:22.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 12 12
[15:23:23.257] <TB3>     INFO: Expecting 2560 events.
[15:23:24.215] <TB3>     INFO: 2560 events read in total (243ms).
[15:23:24.216] <TB3>     INFO: Test took 1465ms.
[15:23:24.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:24.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[15:23:24.723] <TB3>     INFO: Expecting 2560 events.
[15:23:25.682] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:25.682] <TB3>     INFO: Test took 1465ms.
[15:23:25.682] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:25.682] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 60, 14 14
[15:23:26.190] <TB3>     INFO: Expecting 2560 events.
[15:23:27.147] <TB3>     INFO: 2560 events read in total (242ms).
[15:23:27.148] <TB3>     INFO: Test took 1466ms.
[15:23:27.148] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:27.148] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:23:27.655] <TB3>     INFO: Expecting 2560 events.
[15:23:28.614] <TB3>     INFO: 2560 events read in total (244ms).
[15:23:28.614] <TB3>     INFO: Test took 1466ms.
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:23:28.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:23:28.617] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:29.123] <TB3>     INFO: Expecting 655360 events.
[15:23:40.794] <TB3>     INFO: 655360 events read in total (10956ms).
[15:23:40.805] <TB3>     INFO: Expecting 655360 events.
[15:23:52.385] <TB3>     INFO: 655360 events read in total (11016ms).
[15:23:52.400] <TB3>     INFO: Expecting 655360 events.
[15:24:03.948] <TB3>     INFO: 655360 events read in total (10992ms).
[15:24:03.967] <TB3>     INFO: Expecting 655360 events.
[15:24:15.445] <TB3>     INFO: 655360 events read in total (10926ms).
[15:24:15.468] <TB3>     INFO: Expecting 655360 events.
[15:24:27.028] <TB3>     INFO: 655360 events read in total (11010ms).
[15:24:27.057] <TB3>     INFO: Expecting 655360 events.
[15:24:38.595] <TB3>     INFO: 655360 events read in total (10994ms).
[15:24:38.627] <TB3>     INFO: Expecting 655360 events.
[15:24:50.181] <TB3>     INFO: 655360 events read in total (11013ms).
[15:24:50.217] <TB3>     INFO: Expecting 655360 events.
[15:25:01.722] <TB3>     INFO: 655360 events read in total (10970ms).
[15:25:01.764] <TB3>     INFO: Expecting 655360 events.
[15:25:13.319] <TB3>     INFO: 655360 events read in total (11028ms).
[15:25:13.364] <TB3>     INFO: Expecting 655360 events.
[15:25:24.874] <TB3>     INFO: 655360 events read in total (10980ms).
[15:25:24.923] <TB3>     INFO: Expecting 655360 events.
[15:25:36.463] <TB3>     INFO: 655360 events read in total (11014ms).
[15:25:36.516] <TB3>     INFO: Expecting 655360 events.
[15:25:48.024] <TB3>     INFO: 655360 events read in total (10981ms).
[15:25:48.081] <TB3>     INFO: Expecting 655360 events.
[15:25:59.672] <TB3>     INFO: 655360 events read in total (11065ms).
[15:25:59.734] <TB3>     INFO: Expecting 655360 events.
[15:26:11.362] <TB3>     INFO: 655360 events read in total (11102ms).
[15:26:11.444] <TB3>     INFO: Expecting 655360 events.
[15:26:22.892] <TB3>     INFO: 655360 events read in total (10922ms).
[15:26:22.964] <TB3>     INFO: Expecting 655360 events.
[15:26:34.377] <TB3>     INFO: 655360 events read in total (10886ms).
[15:26:34.459] <TB3>     INFO: Test took 185842ms.
[15:26:34.559] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:34.861] <TB3>     INFO: Expecting 655360 events.
[15:26:46.592] <TB3>     INFO: 655360 events read in total (11016ms).
[15:26:46.603] <TB3>     INFO: Expecting 655360 events.
[15:26:58.181] <TB3>     INFO: 655360 events read in total (11014ms).
[15:26:58.196] <TB3>     INFO: Expecting 655360 events.
[15:27:09.768] <TB3>     INFO: 655360 events read in total (11012ms).
[15:27:09.787] <TB3>     INFO: Expecting 655360 events.
[15:27:21.351] <TB3>     INFO: 655360 events read in total (11007ms).
[15:27:21.376] <TB3>     INFO: Expecting 655360 events.
[15:27:32.938] <TB3>     INFO: 655360 events read in total (11021ms).
[15:27:32.968] <TB3>     INFO: Expecting 655360 events.
[15:27:44.516] <TB3>     INFO: 655360 events read in total (11011ms).
[15:27:44.548] <TB3>     INFO: Expecting 655360 events.
[15:27:56.116] <TB3>     INFO: 655360 events read in total (11024ms).
[15:27:56.153] <TB3>     INFO: Expecting 655360 events.
[15:28:07.685] <TB3>     INFO: 655360 events read in total (10995ms).
[15:28:07.725] <TB3>     INFO: Expecting 655360 events.
[15:28:19.353] <TB3>     INFO: 655360 events read in total (11092ms).
[15:28:19.398] <TB3>     INFO: Expecting 655360 events.
[15:28:31.016] <TB3>     INFO: 655360 events read in total (11089ms).
[15:28:31.066] <TB3>     INFO: Expecting 655360 events.
[15:28:42.635] <TB3>     INFO: 655360 events read in total (11043ms).
[15:28:42.688] <TB3>     INFO: Expecting 655360 events.
[15:28:54.312] <TB3>     INFO: 655360 events read in total (11097ms).
[15:28:54.372] <TB3>     INFO: Expecting 655360 events.
[15:29:05.980] <TB3>     INFO: 655360 events read in total (11082ms).
[15:29:06.040] <TB3>     INFO: Expecting 655360 events.
[15:29:17.643] <TB3>     INFO: 655360 events read in total (11076ms).
[15:29:17.708] <TB3>     INFO: Expecting 655360 events.
[15:29:29.286] <TB3>     INFO: 655360 events read in total (11052ms).
[15:29:29.357] <TB3>     INFO: Expecting 655360 events.
[15:29:40.784] <TB3>     INFO: 655360 events read in total (10900ms).
[15:29:40.865] <TB3>     INFO: Test took 186306ms.
[15:29:41.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:29:41.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:29:41.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:29:41.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:29:41.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.070] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:29:41.070] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.070] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:29:41.070] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:29:41.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:29:41.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:29:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:29:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:29:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:29:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:29:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:29:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:29:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:29:41.074] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.082] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.089] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.096] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.103] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.110] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.117] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.123] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.130] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.137] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.144] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:29:41.151] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:29:41.157] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:29:41.164] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:29:41.171] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:29:41.177] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:29:41.184] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:29:41.191] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:29:41.198] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.204] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.211] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.218] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.224] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.231] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:41.238] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:29:41.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C0.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C1.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C2.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C3.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C4.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C5.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C6.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C7.dat
[15:29:41.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C8.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C9.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C10.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C11.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C12.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C13.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C14.dat
[15:29:41.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C15.dat
[15:29:41.625] <TB3>     INFO: Expecting 41600 events.
[15:29:45.435] <TB3>     INFO: 41600 events read in total (3095ms).
[15:29:45.436] <TB3>     INFO: Test took 4153ms.
[15:29:46.082] <TB3>     INFO: Expecting 41600 events.
[15:29:49.899] <TB3>     INFO: 41600 events read in total (3101ms).
[15:29:49.900] <TB3>     INFO: Test took 4159ms.
[15:29:50.555] <TB3>     INFO: Expecting 41600 events.
[15:29:54.368] <TB3>     INFO: 41600 events read in total (3098ms).
[15:29:54.369] <TB3>     INFO: Test took 4162ms.
[15:29:54.668] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:54.799] <TB3>     INFO: Expecting 2560 events.
[15:29:55.757] <TB3>     INFO: 2560 events read in total (243ms).
[15:29:55.758] <TB3>     INFO: Test took 1090ms.
[15:29:55.760] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:56.266] <TB3>     INFO: Expecting 2560 events.
[15:29:57.224] <TB3>     INFO: 2560 events read in total (243ms).
[15:29:57.224] <TB3>     INFO: Test took 1464ms.
[15:29:57.226] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:57.733] <TB3>     INFO: Expecting 2560 events.
[15:29:58.692] <TB3>     INFO: 2560 events read in total (244ms).
[15:29:58.692] <TB3>     INFO: Test took 1466ms.
[15:29:58.695] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:59.200] <TB3>     INFO: Expecting 2560 events.
[15:30:00.161] <TB3>     INFO: 2560 events read in total (245ms).
[15:30:00.162] <TB3>     INFO: Test took 1467ms.
[15:30:00.164] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:00.671] <TB3>     INFO: Expecting 2560 events.
[15:30:01.628] <TB3>     INFO: 2560 events read in total (242ms).
[15:30:01.629] <TB3>     INFO: Test took 1465ms.
[15:30:01.631] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:02.137] <TB3>     INFO: Expecting 2560 events.
[15:30:03.094] <TB3>     INFO: 2560 events read in total (242ms).
[15:30:03.094] <TB3>     INFO: Test took 1463ms.
[15:30:03.097] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:03.604] <TB3>     INFO: Expecting 2560 events.
[15:30:04.566] <TB3>     INFO: 2560 events read in total (247ms).
[15:30:04.567] <TB3>     INFO: Test took 1470ms.
[15:30:04.568] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:05.075] <TB3>     INFO: Expecting 2560 events.
[15:30:06.032] <TB3>     INFO: 2560 events read in total (242ms).
[15:30:06.032] <TB3>     INFO: Test took 1464ms.
[15:30:06.035] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:06.542] <TB3>     INFO: Expecting 2560 events.
[15:30:07.500] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:07.500] <TB3>     INFO: Test took 1465ms.
[15:30:07.502] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:08.009] <TB3>     INFO: Expecting 2560 events.
[15:30:08.967] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:08.968] <TB3>     INFO: Test took 1466ms.
[15:30:08.970] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:09.476] <TB3>     INFO: Expecting 2560 events.
[15:30:10.434] <TB3>     INFO: 2560 events read in total (242ms).
[15:30:10.435] <TB3>     INFO: Test took 1465ms.
[15:30:10.436] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:10.943] <TB3>     INFO: Expecting 2560 events.
[15:30:11.901] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:11.902] <TB3>     INFO: Test took 1466ms.
[15:30:11.904] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:12.410] <TB3>     INFO: Expecting 2560 events.
[15:30:13.368] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:13.368] <TB3>     INFO: Test took 1464ms.
[15:30:13.370] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:13.877] <TB3>     INFO: Expecting 2560 events.
[15:30:14.836] <TB3>     INFO: 2560 events read in total (245ms).
[15:30:14.836] <TB3>     INFO: Test took 1466ms.
[15:30:14.838] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:15.344] <TB3>     INFO: Expecting 2560 events.
[15:30:16.303] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:16.304] <TB3>     INFO: Test took 1466ms.
[15:30:16.306] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:16.812] <TB3>     INFO: Expecting 2560 events.
[15:30:17.772] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:17.772] <TB3>     INFO: Test took 1466ms.
[15:30:17.774] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:18.281] <TB3>     INFO: Expecting 2560 events.
[15:30:19.241] <TB3>     INFO: 2560 events read in total (245ms).
[15:30:19.241] <TB3>     INFO: Test took 1467ms.
[15:30:19.243] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:19.749] <TB3>     INFO: Expecting 2560 events.
[15:30:20.708] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:20.709] <TB3>     INFO: Test took 1466ms.
[15:30:20.712] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:21.218] <TB3>     INFO: Expecting 2560 events.
[15:30:22.177] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:22.177] <TB3>     INFO: Test took 1465ms.
[15:30:22.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:22.686] <TB3>     INFO: Expecting 2560 events.
[15:30:23.644] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:23.645] <TB3>     INFO: Test took 1466ms.
[15:30:23.646] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:24.153] <TB3>     INFO: Expecting 2560 events.
[15:30:25.112] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:25.112] <TB3>     INFO: Test took 1466ms.
[15:30:25.114] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:25.620] <TB3>     INFO: Expecting 2560 events.
[15:30:26.579] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:26.580] <TB3>     INFO: Test took 1466ms.
[15:30:26.583] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:27.088] <TB3>     INFO: Expecting 2560 events.
[15:30:28.046] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:28.047] <TB3>     INFO: Test took 1464ms.
[15:30:28.049] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:28.555] <TB3>     INFO: Expecting 2560 events.
[15:30:29.515] <TB3>     INFO: 2560 events read in total (245ms).
[15:30:29.516] <TB3>     INFO: Test took 1467ms.
[15:30:29.518] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:30.024] <TB3>     INFO: Expecting 2560 events.
[15:30:30.983] <TB3>     INFO: 2560 events read in total (245ms).
[15:30:30.984] <TB3>     INFO: Test took 1467ms.
[15:30:30.986] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:31.492] <TB3>     INFO: Expecting 2560 events.
[15:30:32.451] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:32.451] <TB3>     INFO: Test took 1465ms.
[15:30:32.453] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:32.960] <TB3>     INFO: Expecting 2560 events.
[15:30:33.917] <TB3>     INFO: 2560 events read in total (242ms).
[15:30:33.917] <TB3>     INFO: Test took 1464ms.
[15:30:33.920] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:34.426] <TB3>     INFO: Expecting 2560 events.
[15:30:35.385] <TB3>     INFO: 2560 events read in total (244ms).
[15:30:35.385] <TB3>     INFO: Test took 1465ms.
[15:30:35.388] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:35.894] <TB3>     INFO: Expecting 2560 events.
[15:30:36.851] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:36.851] <TB3>     INFO: Test took 1463ms.
[15:30:36.853] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:37.360] <TB3>     INFO: Expecting 2560 events.
[15:30:38.317] <TB3>     INFO: 2560 events read in total (243ms).
[15:30:38.317] <TB3>     INFO: Test took 1464ms.
[15:30:38.319] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:38.826] <TB3>     INFO: Expecting 2560 events.
[15:30:39.783] <TB3>     INFO: 2560 events read in total (242ms).
[15:30:39.783] <TB3>     INFO: Test took 1464ms.
[15:30:39.785] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:40.292] <TB3>     INFO: Expecting 2560 events.
[15:30:41.254] <TB3>     INFO: 2560 events read in total (247ms).
[15:30:41.254] <TB3>     INFO: Test took 1469ms.
[15:30:42.269] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:30:42.269] <TB3>     INFO: PH scale (per ROC):    77  80  72  84  69  80  79  77  79  80  73  83  79  74  80  79
[15:30:42.269] <TB3>     INFO: PH offset (per ROC):  187 174 186 155 187 165 175 161 165 176 188 160 175 178 171 159
[15:30:42.450] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:30:42.453] <TB3>     INFO: ######################################################################
[15:30:42.453] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:30:42.453] <TB3>     INFO: ######################################################################
[15:30:42.453] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:30:42.464] <TB3>     INFO: scanning low vcal = 10
[15:30:42.807] <TB3>     INFO: Expecting 41600 events.
[15:30:46.521] <TB3>     INFO: 41600 events read in total (2999ms).
[15:30:46.521] <TB3>     INFO: Test took 4056ms.
[15:30:46.523] <TB3>     INFO: scanning low vcal = 20
[15:30:47.029] <TB3>     INFO: Expecting 41600 events.
[15:30:50.745] <TB3>     INFO: 41600 events read in total (3001ms).
[15:30:50.745] <TB3>     INFO: Test took 4222ms.
[15:30:50.748] <TB3>     INFO: scanning low vcal = 30
[15:30:51.253] <TB3>     INFO: Expecting 41600 events.
[15:30:54.983] <TB3>     INFO: 41600 events read in total (3015ms).
[15:30:54.983] <TB3>     INFO: Test took 4235ms.
[15:30:54.986] <TB3>     INFO: scanning low vcal = 40
[15:30:55.488] <TB3>     INFO: Expecting 41600 events.
[15:30:59.727] <TB3>     INFO: 41600 events read in total (3524ms).
[15:30:59.728] <TB3>     INFO: Test took 4742ms.
[15:30:59.731] <TB3>     INFO: scanning low vcal = 50
[15:31:00.149] <TB3>     INFO: Expecting 41600 events.
[15:31:04.411] <TB3>     INFO: 41600 events read in total (3547ms).
[15:31:04.411] <TB3>     INFO: Test took 4680ms.
[15:31:04.414] <TB3>     INFO: scanning low vcal = 60
[15:31:04.830] <TB3>     INFO: Expecting 41600 events.
[15:31:09.094] <TB3>     INFO: 41600 events read in total (3549ms).
[15:31:09.094] <TB3>     INFO: Test took 4680ms.
[15:31:09.097] <TB3>     INFO: scanning low vcal = 70
[15:31:09.515] <TB3>     INFO: Expecting 41600 events.
[15:31:13.789] <TB3>     INFO: 41600 events read in total (3559ms).
[15:31:13.790] <TB3>     INFO: Test took 4693ms.
[15:31:13.792] <TB3>     INFO: scanning low vcal = 80
[15:31:14.210] <TB3>     INFO: Expecting 41600 events.
[15:31:18.468] <TB3>     INFO: 41600 events read in total (3543ms).
[15:31:18.469] <TB3>     INFO: Test took 4676ms.
[15:31:18.471] <TB3>     INFO: scanning low vcal = 90
[15:31:18.892] <TB3>     INFO: Expecting 41600 events.
[15:31:23.169] <TB3>     INFO: 41600 events read in total (3562ms).
[15:31:23.170] <TB3>     INFO: Test took 4698ms.
[15:31:23.173] <TB3>     INFO: scanning low vcal = 100
[15:31:23.591] <TB3>     INFO: Expecting 41600 events.
[15:31:27.972] <TB3>     INFO: 41600 events read in total (3667ms).
[15:31:27.973] <TB3>     INFO: Test took 4800ms.
[15:31:27.975] <TB3>     INFO: scanning low vcal = 110
[15:31:28.392] <TB3>     INFO: Expecting 41600 events.
[15:31:32.637] <TB3>     INFO: 41600 events read in total (3530ms).
[15:31:32.638] <TB3>     INFO: Test took 4663ms.
[15:31:32.640] <TB3>     INFO: scanning low vcal = 120
[15:31:33.060] <TB3>     INFO: Expecting 41600 events.
[15:31:37.320] <TB3>     INFO: 41600 events read in total (3545ms).
[15:31:37.321] <TB3>     INFO: Test took 4680ms.
[15:31:37.323] <TB3>     INFO: scanning low vcal = 130
[15:31:37.742] <TB3>     INFO: Expecting 41600 events.
[15:31:41.983] <TB3>     INFO: 41600 events read in total (3526ms).
[15:31:41.983] <TB3>     INFO: Test took 4660ms.
[15:31:41.986] <TB3>     INFO: scanning low vcal = 140
[15:31:42.404] <TB3>     INFO: Expecting 41600 events.
[15:31:46.655] <TB3>     INFO: 41600 events read in total (3536ms).
[15:31:46.655] <TB3>     INFO: Test took 4669ms.
[15:31:46.658] <TB3>     INFO: scanning low vcal = 150
[15:31:47.075] <TB3>     INFO: Expecting 41600 events.
[15:31:51.322] <TB3>     INFO: 41600 events read in total (3532ms).
[15:31:51.323] <TB3>     INFO: Test took 4665ms.
[15:31:51.326] <TB3>     INFO: scanning low vcal = 160
[15:31:51.744] <TB3>     INFO: Expecting 41600 events.
[15:31:56.020] <TB3>     INFO: 41600 events read in total (3561ms).
[15:31:56.020] <TB3>     INFO: Test took 4694ms.
[15:31:56.023] <TB3>     INFO: scanning low vcal = 170
[15:31:56.440] <TB3>     INFO: Expecting 41600 events.
[15:32:00.714] <TB3>     INFO: 41600 events read in total (3559ms).
[15:32:00.715] <TB3>     INFO: Test took 4692ms.
[15:32:00.719] <TB3>     INFO: scanning low vcal = 180
[15:32:01.135] <TB3>     INFO: Expecting 41600 events.
[15:32:05.380] <TB3>     INFO: 41600 events read in total (3530ms).
[15:32:05.384] <TB3>     INFO: Test took 4665ms.
[15:32:05.387] <TB3>     INFO: scanning low vcal = 190
[15:32:05.799] <TB3>     INFO: Expecting 41600 events.
[15:32:10.064] <TB3>     INFO: 41600 events read in total (3549ms).
[15:32:10.065] <TB3>     INFO: Test took 4678ms.
[15:32:10.068] <TB3>     INFO: scanning low vcal = 200
[15:32:10.486] <TB3>     INFO: Expecting 41600 events.
[15:32:14.719] <TB3>     INFO: 41600 events read in total (3518ms).
[15:32:14.720] <TB3>     INFO: Test took 4652ms.
[15:32:14.722] <TB3>     INFO: scanning low vcal = 210
[15:32:15.143] <TB3>     INFO: Expecting 41600 events.
[15:32:19.358] <TB3>     INFO: 41600 events read in total (3499ms).
[15:32:19.359] <TB3>     INFO: Test took 4637ms.
[15:32:19.362] <TB3>     INFO: scanning low vcal = 220
[15:32:19.782] <TB3>     INFO: Expecting 41600 events.
[15:32:24.021] <TB3>     INFO: 41600 events read in total (3524ms).
[15:32:24.022] <TB3>     INFO: Test took 4660ms.
[15:32:24.025] <TB3>     INFO: scanning low vcal = 230
[15:32:24.445] <TB3>     INFO: Expecting 41600 events.
[15:32:28.676] <TB3>     INFO: 41600 events read in total (3516ms).
[15:32:28.677] <TB3>     INFO: Test took 4652ms.
[15:32:28.680] <TB3>     INFO: scanning low vcal = 240
[15:32:29.099] <TB3>     INFO: Expecting 41600 events.
[15:32:33.318] <TB3>     INFO: 41600 events read in total (3504ms).
[15:32:33.318] <TB3>     INFO: Test took 4638ms.
[15:32:33.321] <TB3>     INFO: scanning low vcal = 250
[15:32:33.742] <TB3>     INFO: Expecting 41600 events.
[15:32:37.996] <TB3>     INFO: 41600 events read in total (3539ms).
[15:32:37.996] <TB3>     INFO: Test took 4675ms.
[15:32:37.001] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:32:38.416] <TB3>     INFO: Expecting 41600 events.
[15:32:42.707] <TB3>     INFO: 41600 events read in total (3576ms).
[15:32:42.708] <TB3>     INFO: Test took 4707ms.
[15:32:42.711] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:32:43.128] <TB3>     INFO: Expecting 41600 events.
[15:32:47.391] <TB3>     INFO: 41600 events read in total (3548ms).
[15:32:47.392] <TB3>     INFO: Test took 4681ms.
[15:32:47.395] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:32:47.810] <TB3>     INFO: Expecting 41600 events.
[15:32:52.061] <TB3>     INFO: 41600 events read in total (3537ms).
[15:32:52.062] <TB3>     INFO: Test took 4667ms.
[15:32:52.064] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:32:52.483] <TB3>     INFO: Expecting 41600 events.
[15:32:56.774] <TB3>     INFO: 41600 events read in total (3576ms).
[15:32:56.775] <TB3>     INFO: Test took 4710ms.
[15:32:56.778] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:32:57.195] <TB3>     INFO: Expecting 41600 events.
[15:33:01.448] <TB3>     INFO: 41600 events read in total (3538ms).
[15:33:01.448] <TB3>     INFO: Test took 4670ms.
[15:33:01.985] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:33:01.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:33:01.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:33:01.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:33:01.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:33:01.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:33:01.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:33:01.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:33:01.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:33:01.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:33:01.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:33:01.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:33:01.990] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:33:01.990] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:33:01.990] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:33:01.990] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:33:01.990] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:33:40.296] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:33:40.296] <TB3>     INFO: non-linearity mean:  0.951 0.954 0.955 0.958 0.961 0.957 0.955 0.961 0.958 0.964 0.957 0.953 0.952 0.955 0.959 0.965
[15:33:40.296] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.007 0.006 0.006 0.006 0.006 0.005 0.006 0.003 0.006 0.006 0.006 0.007 0.005 0.004
[15:33:40.296] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:33:40.319] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:33:40.342] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:33:40.364] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:33:40.387] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:33:40.410] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:33:40.433] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:33:40.456] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:33:40.479] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:33:40.501] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:33:40.524] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:33:40.547] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:33:40.570] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:33:40.592] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:33:40.615] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:33:40.638] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:33:40.661] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:33:40.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:33:40.669] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:33:40.669] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:33:40.672] <TB3>     INFO: ######################################################################
[15:33:40.672] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:33:40.672] <TB3>     INFO: ######################################################################
[15:33:40.675] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:33:40.685] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:33:40.685] <TB3>     INFO:     run 1 of 1
[15:33:40.685] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:41.027] <TB3>     INFO: Expecting 3120000 events.
[15:34:29.455] <TB3>     INFO: 1298745 events read in total (47713ms).
[15:35:19.609] <TB3>     INFO: 2595215 events read in total (97867ms).
[15:35:40.178] <TB3>     INFO: 3120000 events read in total (118437ms).
[15:35:40.223] <TB3>     INFO: Test took 119539ms.
[15:35:40.298] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:40.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:41.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:43.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:35:44.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:46.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:47.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:48.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:50.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:51.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:53.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:54.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:56.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:57.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:59.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:00.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:01.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:03.340] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408580096
[15:36:03.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:36:03.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.7918, RMS = 1.73963
[15:36:03.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:36:03.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:36:03.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.296, RMS = 2.3792
[15:36:03.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:36:03.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:36:03.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9115, RMS = 1.16157
[15:36:03.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:36:03.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:36:03.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0452, RMS = 1.29084
[15:36:03.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:36:03.372] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:36:03.372] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8669, RMS = 1.08663
[15:36:03.372] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:36:03.372] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:36:03.372] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5253, RMS = 1.25933
[15:36:03.372] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:03.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:36:03.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.7534, RMS = 1.68945
[15:36:03.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:36:03.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:36:03.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.6564, RMS = 1.51142
[15:36:03.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:36:03.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:36:03.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.859, RMS = 1.44303
[15:36:03.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:36:03.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:36:03.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7365, RMS = 1.16579
[15:36:03.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:36:03.376] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:36:03.376] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.63, RMS = 1.54092
[15:36:03.376] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:36:03.376] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:36:03.376] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7463, RMS = 1.76572
[15:36:03.376] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:36:03.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:36:03.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1108, RMS = 1.76087
[15:36:03.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:36:03.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:36:03.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6556, RMS = 2.11532
[15:36:03.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:36:03.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:36:03.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8709, RMS = 1.6435
[15:36:03.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:36:03.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:36:03.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.86, RMS = 2.38111
[15:36:03.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:36:03.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:36:03.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7553, RMS = 2.05904
[15:36:03.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:36:03.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:36:03.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4789, RMS = 1.96353
[15:36:03.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:36:03.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:36:03.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2726, RMS = 1.15698
[15:36:03.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:36:03.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:36:03.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.05, RMS = 1.53321
[15:36:03.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:36:03.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:36:03.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3226, RMS = 1.609
[15:36:03.382] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:36:03.382] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:36:03.382] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3103, RMS = 1.43842
[15:36:03.382] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:36:03.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:36:03.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5933, RMS = 1.87074
[15:36:03.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:36:03.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:36:03.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2098, RMS = 1.54821
[15:36:03.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:36:03.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:36:03.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1943, RMS = 1.92402
[15:36:03.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:36:03.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:36:03.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0409, RMS = 1.71901
[15:36:03.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:36:03.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:36:03.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9917, RMS = 1.59645
[15:36:03.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:36:03.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:36:03.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5118, RMS = 1.67467
[15:36:03.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:36:03.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:36:03.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6576, RMS = 2.00429
[15:36:03.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:36:03.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:36:03.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1689, RMS = 1.68235
[15:36:03.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:36:03.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:36:03.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2807, RMS = 0.943064
[15:36:03.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:03.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:36:03.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3585, RMS = 1.36413
[15:36:03.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:36:03.390] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:36:03.390] <TB3>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    1    0    0    0    0    0    0    7    0    0    0
[15:36:03.390] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:36:03.486] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:36:03.486] <TB3>     INFO: enter test to run
[15:36:03.486] <TB3>     INFO:   test:  no parameter change
[15:36:03.487] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[15:36:03.487] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[15:36:03.487] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[15:36:03.487] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:36:04.012] <TB3>    QUIET: Connection to board 24 closed.
[15:36:04.019] <TB3>     INFO: pXar: this is the end, my friend
[15:36:04.019] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
