 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:51:02 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                           964
Number of cells:                          701
Number of combinational cells:            499
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         38
Number of references:                      20

Combinational area:               1453.449531
Buf/Inv area:                       61.248706
Noncombinational area:            1290.543274
Macro/Black Box area:                0.000000
Net Interconnect area:             809.126296

Total cell area:                  2743.992805
Total area:                       3553.119101
1
