#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2732700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2732890 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x273c8e0 .functor NOT 1, L_0x2766890, C4<0>, C4<0>, C4<0>;
L_0x27665f0 .functor XOR 1, L_0x2766490, L_0x2766550, C4<0>, C4<0>;
L_0x2766780 .functor XOR 1, L_0x27665f0, L_0x27666b0, C4<0>, C4<0>;
v0x2762ed0_0 .net *"_ivl_10", 0 0, L_0x27666b0;  1 drivers
v0x2762fd0_0 .net *"_ivl_12", 0 0, L_0x2766780;  1 drivers
v0x27630b0_0 .net *"_ivl_2", 0 0, L_0x2764db0;  1 drivers
v0x2763170_0 .net *"_ivl_4", 0 0, L_0x2766490;  1 drivers
v0x2763250_0 .net *"_ivl_6", 0 0, L_0x2766550;  1 drivers
v0x2763380_0 .net *"_ivl_8", 0 0, L_0x27665f0;  1 drivers
v0x2763460_0 .net "a", 0 0, v0x2760110_0;  1 drivers
v0x2763500_0 .net "b", 0 0, v0x27601b0_0;  1 drivers
v0x27635a0_0 .net "c", 0 0, v0x2760250_0;  1 drivers
v0x2763640_0 .var "clk", 0 0;
v0x27636e0_0 .net "d", 0 0, v0x2760390_0;  1 drivers
v0x2763780_0 .net "q_dut", 0 0, L_0x2766380;  1 drivers
v0x2763820_0 .net "q_ref", 0 0, L_0x273c950;  1 drivers
v0x27638c0_0 .var/2u "stats1", 159 0;
v0x2763960_0 .var/2u "strobe", 0 0;
v0x2763a00_0 .net "tb_match", 0 0, L_0x2766890;  1 drivers
v0x2763ac0_0 .net "tb_mismatch", 0 0, L_0x273c8e0;  1 drivers
v0x2763b80_0 .net "wavedrom_enable", 0 0, v0x2760480_0;  1 drivers
v0x2763c20_0 .net "wavedrom_title", 511 0, v0x2760520_0;  1 drivers
L_0x2764db0 .concat [ 1 0 0 0], L_0x273c950;
L_0x2766490 .concat [ 1 0 0 0], L_0x273c950;
L_0x2766550 .concat [ 1 0 0 0], L_0x2766380;
L_0x27666b0 .concat [ 1 0 0 0], L_0x273c950;
L_0x2766890 .cmp/eeq 1, L_0x2764db0, L_0x2766780;
S_0x2732a20 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2732890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x271eea0 .functor OR 1, v0x2760110_0, v0x27601b0_0, C4<0>, C4<0>;
L_0x2733180 .functor OR 1, v0x2760250_0, v0x2760390_0, C4<0>, C4<0>;
L_0x273c950 .functor AND 1, L_0x271eea0, L_0x2733180, C4<1>, C4<1>;
v0x273cb50_0 .net *"_ivl_0", 0 0, L_0x271eea0;  1 drivers
v0x273cbf0_0 .net *"_ivl_2", 0 0, L_0x2733180;  1 drivers
v0x271eff0_0 .net "a", 0 0, v0x2760110_0;  alias, 1 drivers
v0x271f090_0 .net "b", 0 0, v0x27601b0_0;  alias, 1 drivers
v0x275f590_0 .net "c", 0 0, v0x2760250_0;  alias, 1 drivers
v0x275f6a0_0 .net "d", 0 0, v0x2760390_0;  alias, 1 drivers
v0x275f760_0 .net "q", 0 0, L_0x273c950;  alias, 1 drivers
S_0x275f8c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2732890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2760110_0 .var "a", 0 0;
v0x27601b0_0 .var "b", 0 0;
v0x2760250_0 .var "c", 0 0;
v0x27602f0_0 .net "clk", 0 0, v0x2763640_0;  1 drivers
v0x2760390_0 .var "d", 0 0;
v0x2760480_0 .var "wavedrom_enable", 0 0;
v0x2760520_0 .var "wavedrom_title", 511 0;
E_0x272d6a0/0 .event negedge, v0x27602f0_0;
E_0x272d6a0/1 .event posedge, v0x27602f0_0;
E_0x272d6a0 .event/or E_0x272d6a0/0, E_0x272d6a0/1;
E_0x272d8f0 .event posedge, v0x27602f0_0;
E_0x27179f0 .event negedge, v0x27602f0_0;
S_0x275fc10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x275f8c0;
 .timescale -12 -12;
v0x275fe10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x275ff10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x275f8c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2760680 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2732890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2763f50 .functor NOT 1, v0x2760110_0, C4<0>, C4<0>, C4<0>;
L_0x2763fe0 .functor NOT 1, v0x27601b0_0, C4<0>, C4<0>, C4<0>;
L_0x2764070 .functor AND 1, L_0x2763f50, L_0x2763fe0, C4<1>, C4<1>;
L_0x27640e0 .functor NOT 1, v0x2760250_0, C4<0>, C4<0>, C4<0>;
L_0x2764180 .functor AND 1, L_0x2764070, L_0x27640e0, C4<1>, C4<1>;
L_0x2764290 .functor AND 1, L_0x2764180, v0x2760390_0, C4<1>, C4<1>;
L_0x2764390 .functor NOT 1, v0x2760110_0, C4<0>, C4<0>, C4<0>;
L_0x2764400 .functor NOT 1, v0x27601b0_0, C4<0>, C4<0>, C4<0>;
L_0x27644c0 .functor AND 1, L_0x2764390, L_0x2764400, C4<1>, C4<1>;
L_0x27645d0 .functor AND 1, L_0x27644c0, v0x2760250_0, C4<1>, C4<1>;
L_0x27646f0 .functor NOT 1, v0x2760390_0, C4<0>, C4<0>, C4<0>;
L_0x2764760 .functor AND 1, L_0x27645d0, L_0x27646f0, C4<1>, C4<1>;
L_0x2764890 .functor OR 1, L_0x2764290, L_0x2764760, C4<0>, C4<0>;
L_0x27649a0 .functor NOT 1, v0x2760110_0, C4<0>, C4<0>, C4<0>;
L_0x2764820 .functor NOT 1, v0x27601b0_0, C4<0>, C4<0>, C4<0>;
L_0x2764a90 .functor AND 1, L_0x27649a0, L_0x2764820, C4<1>, C4<1>;
L_0x2764c30 .functor AND 1, L_0x2764a90, v0x2760250_0, C4<1>, C4<1>;
L_0x2764cf0 .functor AND 1, L_0x2764c30, v0x2760390_0, C4<1>, C4<1>;
L_0x2764e50 .functor OR 1, L_0x2764890, L_0x2764cf0, C4<0>, C4<0>;
L_0x2764f60 .functor NOT 1, v0x2760110_0, C4<0>, C4<0>, C4<0>;
L_0x2765190 .functor AND 1, L_0x2764f60, v0x27601b0_0, C4<1>, C4<1>;
L_0x2765360 .functor NOT 1, v0x2760250_0, C4<0>, C4<0>, C4<0>;
L_0x27655a0 .functor AND 1, L_0x2765190, L_0x2765360, C4<1>, C4<1>;
L_0x27656b0 .functor NOT 1, v0x2760390_0, C4<0>, C4<0>, C4<0>;
L_0x2765900 .functor AND 1, L_0x27655a0, L_0x27656b0, C4<1>, C4<1>;
L_0x2765a10 .functor OR 1, L_0x2764e50, L_0x2765900, C4<0>, C4<0>;
L_0x2765c00 .functor NOT 1, v0x2760110_0, C4<0>, C4<0>, C4<0>;
L_0x2765c70 .functor AND 1, L_0x2765c00, v0x27601b0_0, C4<1>, C4<1>;
L_0x2765e20 .functor NOT 1, v0x2760250_0, C4<0>, C4<0>, C4<0>;
L_0x2765e90 .functor AND 1, L_0x2765c70, L_0x2765e20, C4<1>, C4<1>;
L_0x27660a0 .functor AND 1, L_0x2765e90, v0x2760390_0, C4<1>, C4<1>;
L_0x2766160 .functor OR 1, L_0x2765a10, L_0x27660a0, C4<0>, C4<0>;
L_0x2766380 .functor OR 1, L_0x2766160, v0x2760110_0, C4<0>, C4<0>;
v0x2760970_0 .net *"_ivl_0", 0 0, L_0x2763f50;  1 drivers
v0x2760a50_0 .net *"_ivl_10", 0 0, L_0x2764290;  1 drivers
v0x2760b30_0 .net *"_ivl_12", 0 0, L_0x2764390;  1 drivers
v0x2760c20_0 .net *"_ivl_14", 0 0, L_0x2764400;  1 drivers
v0x2760d00_0 .net *"_ivl_16", 0 0, L_0x27644c0;  1 drivers
v0x2760e30_0 .net *"_ivl_18", 0 0, L_0x27645d0;  1 drivers
v0x2760f10_0 .net *"_ivl_2", 0 0, L_0x2763fe0;  1 drivers
v0x2760ff0_0 .net *"_ivl_20", 0 0, L_0x27646f0;  1 drivers
v0x27610d0_0 .net *"_ivl_22", 0 0, L_0x2764760;  1 drivers
v0x27611b0_0 .net *"_ivl_24", 0 0, L_0x2764890;  1 drivers
v0x2761290_0 .net *"_ivl_26", 0 0, L_0x27649a0;  1 drivers
v0x2761370_0 .net *"_ivl_28", 0 0, L_0x2764820;  1 drivers
v0x2761450_0 .net *"_ivl_30", 0 0, L_0x2764a90;  1 drivers
v0x2761530_0 .net *"_ivl_32", 0 0, L_0x2764c30;  1 drivers
v0x2761610_0 .net *"_ivl_34", 0 0, L_0x2764cf0;  1 drivers
v0x27616f0_0 .net *"_ivl_36", 0 0, L_0x2764e50;  1 drivers
v0x27617d0_0 .net *"_ivl_38", 0 0, L_0x2764f60;  1 drivers
v0x27618b0_0 .net *"_ivl_4", 0 0, L_0x2764070;  1 drivers
v0x2761990_0 .net *"_ivl_40", 0 0, L_0x2765190;  1 drivers
v0x2761a70_0 .net *"_ivl_42", 0 0, L_0x2765360;  1 drivers
v0x2761b50_0 .net *"_ivl_44", 0 0, L_0x27655a0;  1 drivers
v0x2761c30_0 .net *"_ivl_46", 0 0, L_0x27656b0;  1 drivers
v0x2761d10_0 .net *"_ivl_48", 0 0, L_0x2765900;  1 drivers
v0x2761df0_0 .net *"_ivl_50", 0 0, L_0x2765a10;  1 drivers
v0x2761ed0_0 .net *"_ivl_52", 0 0, L_0x2765c00;  1 drivers
v0x2761fb0_0 .net *"_ivl_54", 0 0, L_0x2765c70;  1 drivers
v0x2762090_0 .net *"_ivl_56", 0 0, L_0x2765e20;  1 drivers
v0x2762170_0 .net *"_ivl_58", 0 0, L_0x2765e90;  1 drivers
v0x2762250_0 .net *"_ivl_6", 0 0, L_0x27640e0;  1 drivers
v0x2762330_0 .net *"_ivl_60", 0 0, L_0x27660a0;  1 drivers
v0x2762410_0 .net *"_ivl_62", 0 0, L_0x2766160;  1 drivers
v0x27624f0_0 .net *"_ivl_8", 0 0, L_0x2764180;  1 drivers
v0x27625d0_0 .net "a", 0 0, v0x2760110_0;  alias, 1 drivers
v0x2762880_0 .net "b", 0 0, v0x27601b0_0;  alias, 1 drivers
v0x2762970_0 .net "c", 0 0, v0x2760250_0;  alias, 1 drivers
v0x2762a60_0 .net "d", 0 0, v0x2760390_0;  alias, 1 drivers
v0x2762b50_0 .net "q", 0 0, L_0x2766380;  alias, 1 drivers
S_0x2762cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2732890;
 .timescale -12 -12;
E_0x272d440 .event anyedge, v0x2763960_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2763960_0;
    %nor/r;
    %assign/vec4 v0x2763960_0, 0;
    %wait E_0x272d440;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x275f8c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2760390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2760250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27601b0_0, 0;
    %assign/vec4 v0x2760110_0, 0;
    %wait E_0x27179f0;
    %wait E_0x272d8f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2760390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2760250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27601b0_0, 0;
    %assign/vec4 v0x2760110_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x272d6a0;
    %load/vec4 v0x2760110_0;
    %load/vec4 v0x27601b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2760250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2760390_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2760390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2760250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27601b0_0, 0;
    %assign/vec4 v0x2760110_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x275ff10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x272d6a0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2760390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2760250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27601b0_0, 0;
    %assign/vec4 v0x2760110_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2732890;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2763640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2763960_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2732890;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2763640_0;
    %inv;
    %store/vec4 v0x2763640_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2732890;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27602f0_0, v0x2763ac0_0, v0x2763460_0, v0x2763500_0, v0x27635a0_0, v0x27636e0_0, v0x2763820_0, v0x2763780_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2732890;
T_7 ;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2732890;
T_8 ;
    %wait E_0x272d6a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27638c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27638c0_0, 4, 32;
    %load/vec4 v0x2763a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27638c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27638c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27638c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2763820_0;
    %load/vec4 v0x2763820_0;
    %load/vec4 v0x2763780_0;
    %xor;
    %load/vec4 v0x2763820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27638c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27638c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27638c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit3/iter0/response29/top_module.sv";
