

================================================================
== Vivado HLS Report for 'word_width_manual'
================================================================
* Date:           Fri Apr  9 06:39:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 5.00 ns | 10.551 ns |   0.62 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|       14| 84.408 ns | 0.148 us |    8|   14|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |       11|       11|         4|          1|          1|     9|    yes   |
        |- WRITE   |        5|        5|         4|          1|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    760|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    242|    -|
|Register         |        0|      -|     583|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     583|   1098|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_x_V_U  |word_width_manualbkb  |        1|  0|   0|    0|     3|   24|     1|           72|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        1|  0|   0|    0|     3|   24|     1|           72|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln68_fu_482_p2        |     +    |      0|  0|   8|           8|           8|
    |add_ln700_1_fu_553_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln700_2_fu_358_p2     |     +    |      0|  0|  10|           1|           2|
    |add_ln700_3_fu_378_p2     |     +    |      0|  0|  10|           1|           2|
    |add_ln700_4_fu_569_p2     |     +    |      0|  0|  23|          16|           1|
    |add_ln700_fu_332_p2       |     +    |      0|  0|  10|           1|           2|
    |i_1_fu_498_p2             |     +    |      0|  0|  13|           4|           1|
    |idx_fu_321_p2             |     +    |      0|  0|  10|           2|           1|
    |y_V_d0                    |     +    |      0|  0|   8|           8|           8|
    |sub_ln414_1_fu_547_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln414_fu_533_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln414_1_fu_650_p2     |    and   |      0|  0|  24|          24|          24|
    |and_ln414_2_fu_656_p2     |    and   |      0|  0|  24|          24|          24|
    |and_ln414_fu_638_p2       |    and   |      0|  0|  24|          24|          24|
    |ap_condition_265          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_492_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_315_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln414_fu_527_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln879_1_fu_559_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_2_fu_344_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_3_fu_408_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_4_fu_364_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_5_fu_430_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_6_fu_384_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_7_fu_674_p2    |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_fu_338_p2      |   icmp   |      0|  0|   8|           2|           1|
    |lshr_ln414_fu_632_p2      |   lshr   |      0|  0|  69|           2|          24|
    |Hi_fu_521_p2              |    or    |      0|  0|   5|           3|           5|
    |or_ln18_fu_686_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln879_1_fu_441_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln879_2_fu_446_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln879_fu_435_p2        |    or    |      0|  0|   2|           1|           1|
    |p_Result_s_fu_662_p2      |    or    |      0|  0|  24|          24|          24|
    |p_Val2_3_fu_413_p3        |  select  |      0|  0|  24|           1|          24|
    |p_Val2_4_fu_465_p3        |  select  |      0|  0|  24|           1|          24|
    |p_Val2_s_fu_398_p3        |  select  |      0|  0|  24|           1|          24|
    |select_ln18_fu_692_p3     |  select  |      0|  0|  16|           1|           1|
    |select_ln22_fu_390_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln414_1_fu_582_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln414_2_fu_587_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln414_3_fu_619_p3  |  select  |      0|  0|  24|           1|          24|
    |select_ln414_fu_539_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln879_1_fu_458_p3  |  select  |      0|  0|  24|           1|          24|
    |select_ln879_fu_452_p3    |  select  |      0|  0|  24|           1|          24|
    |t_V_2_fu_350_p3           |  select  |      0|  0|   2|           1|           1|
    |t_V_3_fu_370_p3           |  select  |      0|  0|   2|           1|           1|
    |shl_ln414_1_fu_626_p2     |    shl   |      0|  0|  69|           2|          24|
    |shl_ln414_fu_603_p2       |    shl   |      0|  0|  69|          24|          24|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln414_fu_644_p2       |    xor   |      0|  0|  24|           2|          24|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 760|         247|         431|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                          |   9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_162_p4                     |   9|          2|    2|          4|
    |ap_phi_mux_x_read3_V_flag_0_phi_fu_173_p4        |   9|          2|    1|          2|
    |ap_phi_mux_x_read3_V_loc_0_phi_fu_196_p4         |   9|          2|   24|         48|
    |ap_phi_mux_x_read3_V_new_0_phi_fu_185_p4         |   9|          2|   24|         48|
    |ap_phi_reg_pp1_iter2_x_idx_V_flag_0_i_reg_236    |  15|          3|    1|          3|
    |ap_phi_reg_pp1_iter2_x_idx_V_loc_0_i_reg_249     |  15|          3|   16|         48|
    |ap_phi_reg_pp1_iter2_x_sel_wr_V_new_0_i_reg_225  |  15|          3|    2|          6|
    |ap_sig_allocacmp_t_V_1                           |   9|          2|    2|          4|
    |ap_sig_allocacmp_t_V_4                           |   9|          2|   16|         32|
    |t_V_reg_159                                      |   9|          2|    2|          4|
    |val_assign_1_reg_203                             |   9|          2|    2|          4|
    |val_assign_reg_214                               |   9|          2|    4|          8|
    |x_read3_V_flag_0_reg_169                         |   9|          2|    1|          2|
    |x_read3_V_flag_4_reg_283                         |   9|          2|    1|          2|
    |x_read3_V_loc_0_reg_193                          |   9|          2|   24|         48|
    |x_x_V_address0                                   |  15|          3|    2|          6|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 242|         51|  129|        284|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |Hi_reg_836                                       |   2|   0|    5|          3|
    |Lo_reg_830                                       |   2|   0|    5|          3|
    |ap_CS_fsm                                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                          |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_x_idx_V_flag_0_i_reg_236    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_x_idx_V_loc_0_i_reg_249     |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_x_sel_wr_V_new_0_i_reg_225  |   2|   0|    2|          0|
    |ap_phi_reg_pp1_iter2_x_idx_V_flag_0_i_reg_236    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter2_x_idx_V_loc_0_i_reg_249     |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_x_sel_wr_V_new_0_i_reg_225  |   2|   0|    2|          0|
    |icmp_ln15_reg_816                                |   1|   0|    1|          0|
    |icmp_ln20_reg_736                                |   1|   0|    1|          0|
    |icmp_ln414_reg_846                               |   1|   0|    1|          0|
    |icmp_ln879_1_reg_868                             |   1|   0|    1|          0|
    |icmp_ln879_1_reg_868_pp1_iter2_reg               |   1|   0|    1|          0|
    |icmp_ln879_reg_755                               |   1|   0|    1|          0|
    |or_ln879_2_reg_796                               |   1|   0|    1|          0|
    |p_Result_3_reg_791                               |   8|   0|    8|          0|
    |p_Result_4_reg_811                               |   8|   0|    8|          0|
    |p_Result_s_reg_883                               |  24|   0|   24|          0|
    |p_Val2_4_reg_806                                 |  24|   0|   24|          0|
    |p_Val2_5_reg_841                                 |   8|   0|    8|          0|
    |select_ln22_reg_781                              |   2|   0|    2|          0|
    |select_ln879_1_reg_801                           |  24|   0|   24|          0|
    |sub_ln414_1_reg_858                              |   5|   0|    5|          0|
    |sub_ln414_reg_853                                |   2|   0|    5|          3|
    |t_V_2_reg_771                                    |   2|   0|    2|          0|
    |t_V_3_reg_776                                    |   2|   0|    2|          0|
    |t_V_4_reg_872                                    |  16|   0|   16|          0|
    |t_V_4_reg_872_pp1_iter2_reg                      |  16|   0|   16|          0|
    |t_V_reg_159                                      |   2|   0|    2|          0|
    |trunc_ln647_reg_786                              |   8|   0|    8|          0|
    |val_assign_1_reg_203                             |   2|   0|    2|          0|
    |val_assign_reg_214                               |   4|   0|    4|          0|
    |x_idx_V                                          |  16|   0|   16|          0|
    |x_read3_V                                        |  24|   0|   24|          0|
    |x_read3_V_flag_0_reg_169                         |   1|   0|    1|          0|
    |x_read3_V_flag_4_reg_283                         |   1|   0|    1|          0|
    |x_read3_V_loc_0_reg_193                          |  24|   0|   24|          0|
    |x_read3_V_new_0_reg_181                          |  24|   0|   24|          0|
    |x_read3_V_new_4_reg_295                          |  24|   0|   24|          0|
    |x_sel_rd_V                                       |   2|   0|    2|          0|
    |x_sel_rd_V_flag_2_reg_258                        |   1|   0|    1|          0|
    |x_sel_rd_V_new_2_reg_271                         |   2|   0|    2|          0|
    |x_sel_wr_V                                       |   2|   0|    2|          0|
    |x_write3_V                                       |  24|   0|   24|          0|
    |x_x_V_load_reg_762                               |  24|   0|   24|          0|
    |zext_ln22_reg_745                                |   2|   0|   64|         62|
    |icmp_ln15_reg_816                                |  64|  32|    1|          0|
    |icmp_ln20_reg_736                                |  64|  32|    1|          0|
    |zext_ln22_reg_745                                |  64|  32|   64|         62|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 583|  96|  528|        133|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_start         |  in |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_done          | out |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_idle          | out |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_ready         | out |    1| ap_ctrl_hs | word_width_manual | return value |
|x_in_V_address0  | out |    4|  ap_memory |       x_in_V      |     array    |
|x_in_V_ce0       | out |    1|  ap_memory |       x_in_V      |     array    |
|x_in_V_q0        |  in |    8|  ap_memory |       x_in_V      |     array    |
|y_V_address0     | out |    2|  ap_memory |        y_V        |     array    |
|y_V_ce0          | out |    1|  ap_memory |        y_V        |     array    |
|y_V_we0          | out |    1|  ap_memory |        y_V        |     array    |
|y_V_d0           | out |    8|  ap_memory |        y_V        |     array    |
|load             |  in |    1|   ap_none  |        load       |    scalar    |
+-----------------+-----+-----+------------+-------------------+--------------+

