Analysis & Synthesis report for Next186_SoC
Tue Dec 03 23:45:32 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|STATE
 12. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|str
 13. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr
 14. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE
 15. State Machine - |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op
 16. State Machine - |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|STATE
 17. State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|RET
 18. State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
 26. Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated
 27. Source assignments for system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated
 28. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated
 29. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p
 30. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p
 31. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram
 32. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
 33. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe12
 34. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_1v8:ws_brp
 35. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_909:ws_bwp
 36. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
 37. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17
 38. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cntr_aed:cntr_b
 39. Source assignments for system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated
 40. Source assignments for system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated
 41. Source assignments for system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated
 42. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component
 43. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated
 44. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p
 45. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p
 46. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram
 47. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_brp
 48. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_bwp
 49. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp
 50. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13
 51. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_brp
 52. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_bwp
 53. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp
 54. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe16
 55. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
 56. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated
 57. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_9g6:rdptr_g1p
 58. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_5ub:wrptr_g1p
 59. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram
 60. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp
 61. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp|dffpipe_uu8:dffpipe10
 62. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp
 63. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp|dffpipe_vu8:dffpipe13
 64. Source assignments for system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated
 65. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated
 66. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
 67. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated
 68. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p
 69. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p
 70. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram
 71. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp
 72. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp|dffpipe_b09:dffpipe12
 73. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp
 74. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_f09:dffpipe15
 75. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated
 76. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component
 77. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated
 78. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p
 79. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_ivb:wrptr_g1p
 80. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram
 81. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp
 82. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_g09:dffpipe6
 83. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp
 84. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe9
 85. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0|altsyncram_sed1:auto_generated
 86. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated
 87. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_qgd1:auto_generated
 88. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated
 89. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated
 90. Source assignments for system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated
 91. Source assignments for system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_atm1:auto_generated
 92. Source assignments for system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_80n1:auto_generated
 93. Parameter Settings for User Entity Instance: dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
 94. Parameter Settings for User Entity Instance: system:sys_inst|dcm:dcm_system|altpll:altpll_component
 95. Parameter Settings for User Entity Instance: system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component
 96. Parameter Settings for User Entity Instance: system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 98. Parameter Settings for User Entity Instance: system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst
109. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0
110. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0
111. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0
112. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0
113. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1
114. Parameter Settings for Inferred Entity Instance: system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0
115. Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0
116. Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0
117. altpll Parameter Settings by Entity Instance
118. altsyncram Parameter Settings by Entity Instance
119. dcfifo Parameter Settings by Entity Instance
120. Port Connectivity Checks: "system:sys_inst|i2c_master_byte:i2cmb"
121. Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS"
122. Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80"
123. Port Connectivity Checks: "system:sys_inst|DSP32:DSP32_inst|instrmem:Code"
124. Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter2"
125. Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter0"
126. Port Connectivity Checks: "system:sys_inst|unit186:CPUUnit"
127. Port Connectivity Checks: "system:sys_inst|sr_font:VGA_FONT"
128. Port Connectivity Checks: "system:sys_inst|VGA_CRT:crt"
129. Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"
130. Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac"
131. Port Connectivity Checks: "system:sys_inst|VGA_SG:VGA"
132. Port Connectivity Checks: "system:sys_inst|cache2:cache_bios"
133. Port Connectivity Checks: "system:sys_inst|SDRAM_16bit:SDR"
134. Port Connectivity Checks: "system:sys_inst"
135. Port Connectivity Checks: "dd_buf:sdrclk_buf"
136. Elapsed Time Per Partition
137. Analysis & Synthesis Messages
138. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Dec 03 23:45:31 2019           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; Next186_SoC                                     ;
; Top-level Entity Name               ; Next186_SoC                                     ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 5107                                            ;
; Total pins                          ; 76                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 512,202                                         ;
; Total DSP Blocks                    ; 5                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 2                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23I7        ;                    ;
; Top-level entity name                                                           ; Next186_SoC        ; Next186_SoC        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; cache2.v                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/cache2.v                                     ;         ;
; NextZ80/NextZ80Reg.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/NextZ80/NextZ80Reg.v                         ;         ;
; NextZ80/NextZ80CPU.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/NextZ80/NextZ80CPU.v                         ;         ;
; NextZ80/NextZ80ALU.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/NextZ80/NextZ80ALU.v                         ;         ;
; opl3seq.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3seq.v                                    ;         ;
; opl3.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3.v                                       ;         ;
; i2c_master_byte.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/i2c_master_byte.v                            ;         ;
; soundwave.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/soundwave.v                                  ;         ;
; DSP32.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/DSP32.v                                      ;         ;
; UART_8250.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/UART_8250.v                                  ;         ;
; rs232_phy.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/rs232_phy.v                                  ;         ;
; q1.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/q1.v                                         ;         ;
; Next186/Next186_Regs.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186/Next186_Regs.v                       ;         ;
; Next186/Next186_CPU.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186/Next186_CPU.v                        ;         ;
; Next186/Next186_BIU_2T_delayread.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186/Next186_BIU_2T_delayread.v           ;         ;
; Next186/Next186_ALU.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186/Next186_ALU.v                        ;         ;
; vga.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/vga.v                                        ;         ;
; unit186.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/unit186.v                                    ;         ;
; timer8253.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/timer8253.v                                  ;         ;
; sdram.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/sdram.v                                      ;         ;
; PIC_8259.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/PIC_8259.v                                   ;         ;
; KB_8042.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/KB_8042.v                                    ;         ;
; ddr_186.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/ddr_186.v                                    ;         ;
; cache_controller.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/cache_controller.v                           ;         ;
; next186_soc.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/next186_soc.v                                ;         ;
; font.mif                                     ; yes             ; User Memory Initialization File                       ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/font.mif                                     ;         ;
; cache_bootload.mif                           ; yes             ; User Memory Initialization File                       ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/cache_bootload.mif                           ;         ;
; eg_inc.mem                                   ; yes             ; Auto-Found Unspecified File                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/eg_inc.mem                                   ;         ;
; exp_tab.mem                                  ; yes             ; Auto-Found Unspecified File                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/exp_tab.mem                                  ;         ;
; sin_tab.mem                                  ; yes             ; Auto-Found Unspecified File                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/sin_tab.mem                                  ;         ;
; pm.mem                                       ; yes             ; Auto-Found Unspecified File                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/pm.mem                                       ;         ;
; am.mem                                       ; yes             ; Auto-Found Unspecified File                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/am.mem                                       ;         ;
; egapal.mem                                   ; yes             ; Auto-Found Unspecified File                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/egapal.mem                                   ;         ;
; dd_buf.v                                     ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dd_buf.v                                     ;         ;
; altddio_out.tdf                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf                                             ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                              ;         ;
; stratix_ddio.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ddio.inc                                            ;         ;
; cyclone_ddio.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cyclone_ddio.inc                                            ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;         ;
; stratix_lcell.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_lcell.inc                                           ;         ;
; db/ddio_out_b2j.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/ddio_out_b2j.tdf                          ;         ;
; dcm.v                                        ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dcm.v                                        ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                  ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                             ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                           ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                           ;         ;
; db/dcm_altpll.v                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcm_altpll.v                              ;         ;
; dcm_cpu.v                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dcm_cpu.v                                    ;         ;
; db/dcm_cpu_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcm_cpu_altpll.v                          ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                  ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                  ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                ;         ;
; db/altsyncram_79t2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_79t2.tdf                       ;         ;
; fifo.v                                       ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/fifo.v                                       ;         ;
; dcfifo_mixed_widths.tdf                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                     ;         ;
; db/dcfifo_8pl1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcfifo_8pl1.tdf                           ;         ;
; db/a_gray2bin_g9b.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_gray2bin_g9b.tdf                        ;         ;
; db/a_graycounter_dg6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_dg6.tdf                     ;         ;
; db/a_graycounter_8ub.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_8ub.tdf                     ;         ;
; db/altsyncram_n671.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_n671.tdf                       ;         ;
; db/alt_synch_pipe_8u7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_8u7.tdf                    ;         ;
; db/dffpipe_2v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_2v8.tdf                           ;         ;
; db/dffpipe_1v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_1v8.tdf                           ;         ;
; db/dffpipe_909.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_909.tdf                           ;         ;
; db/alt_synch_pipe_9u7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_9u7.tdf                    ;         ;
; db/dffpipe_3v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_3v8.tdf                           ;         ;
; db/cmpr_1v5.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/cmpr_1v5.tdf                              ;         ;
; db/cntr_aed.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/cntr_aed.tdf                              ;         ;
; dac_sram.v                                   ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dac_sram.v                                   ;         ;
; db/altsyncram_7mj2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_7mj2.tdf                       ;         ;
; sr_font.v                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/sr_font.v                                    ;         ;
; db/altsyncram_ujl2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_ujl2.tdf                       ;         ;
; cache.v                                      ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/cache.v                                      ;         ;
; sndfifo.v                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/sndfifo.v                                    ;         ;
; dcfifo.tdf                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                                                  ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                             ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;         ;
; a_graycounter.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                                           ;         ;
; a_fefifo.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                                                ;         ;
; a_gray2bin.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                                              ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                                 ;         ;
; alt_sync_fifo.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                           ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                             ;         ;
; altsyncram_fifo.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                         ;         ;
; db/dcfifo_dlm1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcfifo_dlm1.tdf                           ;         ;
; db/a_gray2bin_rab.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_gray2bin_rab.tdf                        ;         ;
; db/a_graycounter_oh6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_oh6.tdf                     ;         ;
; db/a_graycounter_kvb.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_kvb.tdf                     ;         ;
; db/altsyncram_a971.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_a971.tdf                       ;         ;
; db/dffpipe_c09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_c09.tdf                           ;         ;
; db/alt_synch_pipe_jv7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_jv7.tdf                    ;         ;
; db/dffpipe_d09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_d09.tdf                           ;         ;
; db/alt_synch_pipe_kv7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_kv7.tdf                    ;         ;
; db/dffpipe_e09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_e09.tdf                           ;         ;
; db/cmpr_c06.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/cmpr_c06.tdf                              ;         ;
; qdsp.v                                       ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/qdsp.v                                       ;         ;
; db/dcfifo_qsk1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcfifo_qsk1.tdf                           ;         ;
; db/a_graycounter_9g6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_9g6.tdf                     ;         ;
; db/a_graycounter_5ub.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_5ub.tdf                     ;         ;
; db/altsyncram_i671.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_i671.tdf                       ;         ;
; db/alt_synch_pipe_4u7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_4u7.tdf                    ;         ;
; db/dffpipe_uu8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_uu8.tdf                           ;         ;
; db/alt_synch_pipe_5u7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_5u7.tdf                    ;         ;
; db/dffpipe_vu8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_vu8.tdf                           ;         ;
; db/cmpr_tu5.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/cmpr_tu5.tdf                              ;         ;
; instrmem.v                                   ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/instrmem.v                                   ;         ;
; db/altsyncram_3i12.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_3i12.tdf                       ;         ;
; datamem16.v                                  ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/datamem16.v                                  ;         ;
; db/altsyncram_afq1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_afq1.tdf                       ;         ;
; q16.v                                        ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/q16.v                                        ;         ;
; db/dcfifo_gll1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcfifo_gll1.tdf                           ;         ;
; db/a_graycounter_mh6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_mh6.tdf                     ;         ;
; db/a_graycounter_ivb.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/a_graycounter_ivb.tdf                     ;         ;
; db/altsyncram_c671.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_c671.tdf                       ;         ;
; db/alt_synch_pipe_hv7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_hv7.tdf                    ;         ;
; db/dffpipe_b09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_b09.tdf                           ;         ;
; db/alt_synch_pipe_iv7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_iv7.tdf                    ;         ;
; db/dffpipe_f09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_f09.tdf                           ;         ;
; db/cmpr_a06.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/cmpr_a06.tdf                              ;         ;
; opl3_mem.v                                   ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3_mem.v                                   ;         ;
; db/altsyncram_r2s2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_r2s2.tdf                       ;         ;
; opl3.mif                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3.mif                                     ;         ;
; opl3_in.v                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3_in.v                                    ;         ;
; db/dcfifo_8vk1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dcfifo_8vk1.tdf                           ;         ;
; db/altsyncram_l151.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_l151.tdf                       ;         ;
; db/alt_synch_pipe_lv7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_lv7.tdf                    ;         ;
; db/dffpipe_g09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_g09.tdf                           ;         ;
; db/alt_synch_pipe_mv7.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/alt_synch_pipe_mv7.tdf                    ;         ;
; db/dffpipe_h09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/dffpipe_h09.tdf                           ;         ;
; db/altsyncram_sed1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_sed1.tdf                       ;         ;
; db/next186_soc.ram0_opl3seq_84abd2ad.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/next186_soc.ram0_opl3seq_84abd2ad.hdl.mif ;         ;
; db/altsyncram_kgd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_kgd1.tdf                       ;         ;
; db/next186_soc.ram0_sampler_705dd160.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/next186_soc.ram0_sampler_705dd160.hdl.mif ;         ;
; db/altsyncram_qgd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_qgd1.tdf                       ;         ;
; db/next186_soc.ram1_sampler_705dd160.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/next186_soc.ram1_sampler_705dd160.hdl.mif ;         ;
; db/altsyncram_a3k1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_a3k1.tdf                       ;         ;
; db/altsyncram_s1s1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_s1s1.tdf                       ;         ;
; db/next186_soc.ram0_seg_map_bebb0bbd.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/next186_soc.ram0_seg_map_bebb0bbd.hdl.mif ;         ;
; db/altsyncram_atm1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_atm1.tdf                       ;         ;
; db/altsyncram_80n1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/altsyncram_80n1.tdf                       ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5863                                                                                                                ;
;                                             ;                                                                                                                     ;
; Combinational ALUT usage for logic          ; 8318                                                                                                                ;
;     -- 7 input functions                    ; 251                                                                                                                 ;
;     -- 6 input functions                    ; 2770                                                                                                                ;
;     -- 5 input functions                    ; 1545                                                                                                                ;
;     -- 4 input functions                    ; 1207                                                                                                                ;
;     -- <=3 input functions                  ; 2545                                                                                                                ;
;                                             ;                                                                                                                     ;
; Dedicated logic registers                   ; 5105                                                                                                                ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 76                                                                                                                  ;
; I/O registers                               ; 2                                                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                                                   ;
; Total block memory bits                     ; 512202                                                                                                              ;
; Total DSP Blocks                            ; 5                                                                                                                   ;
; Total PLLs                                  ; 7                                                                                                                   ;
;     -- PLLs                                 ; 7                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 3715                                                                                                                ;
; Total fan-out                               ; 58152                                                                                                               ;
; Average fan-out                             ; 4.18                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Next186_SoC                                                 ; 8318 (1)          ; 5105 (0)     ; 512202            ; 5          ; 76   ; 0            ; |Next186_SoC                                                                                                                                                              ; work         ;
;    |dd_buf:sdrclk_buf|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf                                                                                                                                            ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component                                                                                                          ; work         ;
;          |ddio_out_b2j:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated                                                                              ; work         ;
;    |system:sys_inst|                                         ; 8317 (514)        ; 5105 (312)   ; 512202            ; 5          ; 0    ; 0            ; |Next186_SoC|system:sys_inst                                                                                                                                              ; work         ;
;       |DSP32:DSP32_inst|                                     ; 494 (466)         ; 130 (83)     ; 41232             ; 3          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst                                                                                                                             ; work         ;
;          |instrmem:Code|                                     ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                                                                                                               ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                                                                               ; work         ;
;                |altsyncram_3i12:auto_generated|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated                                                ; work         ;
;          |qdsp:qbus|                                         ; 28 (0)            ; 47 (0)       ; 272               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                                                                                                                   ; work         ;
;             |dcfifo:dcfifo_component|                        ; 28 (0)            ; 47 (0)       ; 272               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component                                                                                           ; work         ;
;                |dcfifo_qsk1:auto_generated|                  ; 28 (4)            ; 47 (15)      ; 272               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated                                                                ; work         ;
;                   |a_graycounter_5ub:wrptr_g1p|              ; 9 (9)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_5ub:wrptr_g1p                                    ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|              ; 9 (9)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_9g6:rdptr_g1p                                    ; work         ;
;                   |alt_synch_pipe_4u7:rs_dgwp|               ; 0 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp                                     ; work         ;
;                      |dffpipe_uu8:dffpipe10|                 ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp|dffpipe_uu8:dffpipe10               ; work         ;
;                   |alt_synch_pipe_5u7:ws_dgrp|               ; 0 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp                                     ; work         ;
;                      |dffpipe_vu8:dffpipe13|                 ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp|dffpipe_vu8:dffpipe13               ; work         ;
;                   |altsyncram_i671:fifo_ram|                 ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram                                       ; work         ;
;                   |cmpr_tu5:rdempty_eq_comp|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:rdempty_eq_comp                                       ; work         ;
;                   |cmpr_tu5:wrfull_eq_comp|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:wrfull_eq_comp                                        ; work         ;
;          |regs:DSRegs|                                       ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs                                                                                                                 ; work         ;
;             |altsyncram:r_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                                                                                              ; work         ;
;                |altsyncram_a3k1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated                                                               ; work         ;
;             |altsyncram:r_rtl_1|                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                                                                                              ; work         ;
;                |altsyncram_a3k1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated                                                               ; work         ;
;             |datamem16:RdRegs|                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs                                                                                                ; work         ;
;                |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component                                                                ; work         ;
;                   |altsyncram_afq1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated                                 ; work         ;
;       |KB_Mouse_8042:KB_Mouse|                               ; 96 (54)           ; 86 (48)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse                                                                                                                       ; work         ;
;          |PS2Interface:Keyboard|                             ; 21 (21)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard                                                                                                 ; work         ;
;          |PS2Interface:Mouse|                                ; 21 (21)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse                                                                                                    ; work         ;
;       |PIC_8259:PIC|                                         ; 19 (19)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|PIC_8259:PIC                                                                                                                                 ; work         ;
;       |SDRAM_16bit:SDR|                                      ; 112 (112)         ; 177 (177)    ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR                                                                                                                              ; work         ;
;       |UART_8250:UART|                                       ; 164 (44)          ; 213 (29)     ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART                                                                                                                               ; work         ;
;          |q16:rs232_rd|                                      ; 50 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                                                                                                                  ; work         ;
;             |dcfifo:dcfifo_component|                        ; 50 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component                                                                                          ; work         ;
;                |dcfifo_gll1:auto_generated|                  ; 50 (5)            ; 105 (33)     ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated                                                               ; work         ;
;                   |a_graycounter_ivb:wrptr_g1p|              ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p                                   ; work         ;
;                   |a_graycounter_mh6:rdptr_g1p|              ; 19 (19)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p                                   ; work         ;
;                   |alt_synch_pipe_hv7:rs_dgwp|               ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp                                    ; work         ;
;                      |dffpipe_b09:dffpipe12|                 ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp|dffpipe_b09:dffpipe12              ; work         ;
;                   |alt_synch_pipe_iv7:ws_dgrp|               ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp                                    ; work         ;
;                      |dffpipe_f09:dffpipe15|                 ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_f09:dffpipe15              ; work         ;
;                   |altsyncram_c671:fifo_ram|                 ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram                                      ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                 ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|cmpr_a06:rdempty_eq_comp                                      ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|cmpr_a06:wrfull_eq_comp                                       ; work         ;
;          |q1:rs232_wr|                                       ; 6 (6)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr                                                                                                                   ; work         ;
;          |rs232_phy:rs232_phy_inst|                          ; 64 (64)           ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst                                                                                                      ; work         ;
;       |VGA_CRT:crt|                                          ; 40 (40)           ; 71 (71)      ; 200               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt                                                                                                                                  ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 200               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0                                                                                                           ; work         ;
;             |altsyncram_80n1:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 200               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_80n1:auto_generated                                                                            ; work         ;
;       |VGA_DAC:dac|                                          ; 230 (230)         ; 310 (310)    ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac                                                                                                                                  ; work         ;
;          |DAC_SRAM:vga_dac|                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                                                                                 ; work         ;
;                |altsyncram_7mj2:auto_generated|              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated                                                  ; work         ;
;       |VGA_GC:gc|                                            ; 34 (34)           ; 38 (38)      ; 72                ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc                                                                                                                                    ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 72                ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0                                                                                                             ; work         ;
;             |altsyncram_atm1:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 72                ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_atm1:auto_generated                                                                              ; work         ;
;       |VGA_SC:sc|                                            ; 10 (10)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SC:sc                                                                                                                                    ; work         ;
;       |VGA_SG:VGA|                                           ; 36 (36)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SG:VGA                                                                                                                                   ; work         ;
;       |cache_controller:cache_ctl|                           ; 1720 (1720)       ; 1774 (1774)  ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl                                                                                                                   ; work         ;
;          |cache:cache_mem|                                   ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_79t2:auto_generated|              ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated                                    ; work         ;
;       |dcm:dcm_system|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                                                                                                               ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component                                                                                                       ; work         ;
;             |dcm_altpll:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated                                                                             ; work         ;
;       |dcm_cpu:dcm_cpu_inst|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst                                                                                                                         ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component                                                                                                 ; work         ;
;             |dcm_cpu_altpll:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated                                                                   ; work         ;
;       |fifo:vga_fifo|                                        ; 73 (0)            ; 106 (0)      ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 73 (0)            ; 106 (0)      ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_8pl1:auto_generated|                     ; 73 (17)           ; 106 (28)     ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated                                                   ; work         ;
;                |a_gray2bin_g9b:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_g9b:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_8ub:wrptr_g1p|                 ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p                       ; work         ;
;                |a_graycounter_dg6:rdptr_g1p|                 ; 17 (17)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_8u7:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp                        ; work         ;
;                   |dffpipe_2v8:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe12  ; work         ;
;                |alt_synch_pipe_9u7:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp                        ; work         ;
;                   |dffpipe_3v8:dffpipe17|                    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17  ; work         ;
;                |altsyncram_n671:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram                          ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cmpr_1v5:rdempty_eq_comp                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cmpr_1v5:wrfull_eq_comp                           ; work         ;
;                |cntr_aed:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cntr_aed:cntr_b                                   ; work         ;
;                |dffpipe_1v8:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_1v8:ws_brp                                ; work         ;
;                |dffpipe_909:ws_bwp|                          ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_909:ws_bwp                                ; work         ;
;       |i2c_master_byte:i2cmb|                                ; 37 (37)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb                                                                                                                        ; work         ;
;       |opl3:opl3_inst|                                       ; 1680 (33)         ; 672 (20)     ; 216602            ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst                                                                                                                               ; work         ;
;          |NextZ80:Z80|                                       ; 986 (395)         ; 312 (24)     ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80                                                                                                                   ; work         ;
;             |ALU16:CPU_ALU16|                                ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16                                                                                                   ; work         ;
;             |ALU8:CPU_ALU8|                                  ; 233 (224)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8                                                                                                     ; work         ;
;                |daa:daa_adjust|                              ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust                                                                                      ; work         ;
;             |Z80Reg:CPU_REGS|                                ; 342 (143)         ; 288 (64)     ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS                                                                                                   ; work         ;
;                |RAM16X8D_regs:regs_hi|                       ; 95 (95)           ; 112 (112)    ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi                                                                             ; work         ;
;                |RAM16X8D_regs:regs_lo|                       ; 94 (94)           ; 112 (112)    ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo                                                                             ; work         ;
;                |RegSelect:WSelectR|                          ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR                                                                                ; work         ;
;                |RegSelect:WSelectW|                          ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW                                                                                ; work         ;
;          |opl3_in:in_queue|                                  ; 53 (0)            ; 105 (0)      ; 10240             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                        ; 53 (0)            ; 105 (0)      ; 10240             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component                                                                                      ; work         ;
;                |dcfifo_8vk1:auto_generated|                  ; 53 (5)            ; 105 (33)     ; 10240             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated                                                           ; work         ;
;                   |a_graycounter_ivb:wrptr_g1p|              ; 18 (18)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_ivb:wrptr_g1p                               ; work         ;
;                   |a_graycounter_mh6:rdptr_g1p|              ; 18 (18)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p                               ; work         ;
;                   |alt_synch_pipe_lv7:rs_dgwp|               ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp                                ; work         ;
;                      |dffpipe_g09:dffpipe6|                  ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_g09:dffpipe6           ; work         ;
;                   |alt_synch_pipe_mv7:ws_dgrp|               ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp                                ; work         ;
;                      |dffpipe_h09:dffpipe9|                  ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe9           ; work         ;
;                   |altsyncram_l151:fifo_ram|                 ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram                                  ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                 ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|cmpr_a06:rdempty_eq_comp                                  ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|cmpr_a06:wrfull_eq_comp                                   ; work         ;
;          |opl3_mem:ram_inst|                                 ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component                                                                             ; work         ;
;                |altsyncram_r2s2:auto_generated|              ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated                                              ; work         ;
;          |opl3seq:opl3seq_inst|                              ; 608 (596)         ; 235 (234)    ; 140826            ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst                                                                                                          ; work         ;
;             |altsyncram:lfo_am_table_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 1050              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0                                                                            ; work         ;
;                |altsyncram_sed1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 1050              ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0|altsyncram_sed1:auto_generated                                             ; work         ;
;             |sampler:sampler_inst|                           ; 12 (12)           ; 1 (1)        ; 139776            ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst                                                                                     ; work         ;
;                |altsyncram:exp_tab_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 86528             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0                                                            ; work         ;
;                   |altsyncram_qgd1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 86528             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_qgd1:auto_generated                             ; work         ;
;                |altsyncram:sin_tab_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 53248             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0                                                            ; work         ;
;                   |altsyncram_kgd1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 53248             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated                             ; work         ;
;       |seg_map:seg_mapper|                                   ; 121 (121)         ; 160 (160)    ; 144               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper                                                                                                                           ; work         ;
;          |altsyncram:map_rtl_0|                              ; 0 (0)             ; 0 (0)        ; 144               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0                                                                                                      ; work         ;
;             |altsyncram_s1s1:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 144               ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated                                                                       ; work         ;
;       |soundwave:sound_gen|                                  ; 328 (201)         ; 316 (143)    ; 131072            ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen                                                                                                                          ; work         ;
;          |sndfifo:sndfifo_inst|                              ; 127 (0)           ; 173 (0)      ; 131072            ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|                        ; 127 (0)           ; 173 (0)      ; 131072            ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_dlm1:auto_generated|                  ; 127 (30)          ; 173 (39)     ; 131072            ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_rab:rdptr_g_gray2bin|          ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_rab:rs_dgwp_gray2bin|          ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                  ; work         ;
;                   |a_gray2bin_rab:wrptr_g_gray2bin|          ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_rab:ws_dgrp_gray2bin|          ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_kvb:wrptr_g1p|              ; 19 (19)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p                      ; work         ;
;                   |a_graycounter_oh6:rdptr_g1p|              ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_jv7:rs_dgwp|               ; 0 (0)             ; 26 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp                       ; work         ;
;                      |dffpipe_d09:dffpipe13|                 ; 0 (0)             ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13 ; work         ;
;                   |alt_synch_pipe_kv7:ws_dgrp|               ; 0 (0)             ; 26 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp                       ; work         ;
;                      |dffpipe_e09:dffpipe16|                 ; 0 (0)             ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe16 ; work         ;
;                   |altsyncram_a971:fifo_ram|                 ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram                         ; work         ;
;                   |cmpr_c06:rdempty_eq_comp|                 ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|cmpr_c06:rdempty_eq_comp                         ; work         ;
;                   |cmpr_c06:wrfull_eq_comp|                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|cmpr_c06:wrfull_eq_comp                          ; work         ;
;                   |dffpipe_c09:rs_brp|                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_brp                               ; work         ;
;                   |dffpipe_c09:rs_bwp|                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_bwp                               ; work         ;
;                   |dffpipe_c09:ws_brp|                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_brp                               ; work         ;
;                   |dffpipe_c09:ws_bwp|                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_bwp                               ; work         ;
;       |sr_font:VGA_FONT|                                     ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                   ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                                                                                             ; work         ;
;             |altsyncram_ujl2:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated                                                              ; work         ;
;       |timer_8253:timer|                                     ; 188 (32)          ; 103 (11)     ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer                                                                                                                             ; work         ;
;          |counter:counter0|                                  ; 78 (78)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0                                                                                                            ; work         ;
;          |counter:counter2|                                  ; 78 (78)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2                                                                                                            ; work         ;
;       |unit186:CPUUnit|                                      ; 2421 (301)        ; 532 (33)     ; 0                 ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit                                                                                                                              ; work         ;
;          |BIU186_32bSync_2T_DelayRead:BIU|                   ; 255 (255)         ; 170 (170)    ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU                                                                                              ; work         ;
;          |Next186_CPU:cpu|                                   ; 1865 (1087)       ; 329 (96)     ; 0                 ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu                                                                                                              ; work         ;
;             |Next186_ALU:ALU16|                              ; 311 (311)         ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16                                                                                            ; work         ;
;             |Next186_EA:EA|                                  ; 114 (114)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA                                                                                                ; work         ;
;             |Next186_Regs:REGS|                              ; 353 (353)         ; 233 (233)    ; 0                 ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS                                                                                            ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 16           ; 17           ; 16           ; 17           ; 272    ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                                         ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                         ;
; system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_80n1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 25           ; 8            ; 25           ; 8            ; 200    ; None                                         ;
; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_atm1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 9            ; 8            ; 9            ; 8            ; 72     ; None                                         ;
; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; cache_bootload.mif                           ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240  ; None                                         ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|ALTSYNCRAM                      ; AUTO ; True Dual Port   ; 8192         ; 8            ; 4096         ; 16           ; 65536  ; opl3.mif                                     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0|altsyncram_sed1:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM              ; 210          ; 5            ; --           ; --           ; 1050   ; db/Next186_SoC.ram0_opl3seq_84abd2ad.hdl.mif ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_qgd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 6656         ; 13           ; --           ; --           ; 86528  ; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248  ; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ;
; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288    ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                                         ;
; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; font.mif                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                  ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 4           ; 2.00                ; --                ;
; Sum of two 18x18      ; 1           ; 1.00                ; --                ;
; DSP Block             ; 5           ; --                  ; --                ;
; DSP 18-bit Element    ; 6           ; 2.00                ; --                ;
; Signed Multiplier     ; 2           ; --                  ; --                ;
; Unsigned Multiplier   ; 2           ; --                  ; --                ;
; Mixed Sign Multiplier ; 2           ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; ALTDDIO_OUT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|dd_buf:sdrclk_buf                                             ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dd_buf.v    ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/instrmem.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/datamem16.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                    ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/qdsp.v      ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                   ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/q16.v       ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                              ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/sr_font.v   ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|cache2:cache_bios                             ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/cache2.v    ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem    ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/cache.v     ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                  ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dac_sram.v  ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst                          ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dcm_cpu.v   ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/dcm.v       ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue               ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3_in.v   ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst              ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/opl3_mem.v  ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst      ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/sndfifo.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                 ; C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/fifo.v      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|STATE ;
+----------+----------+----------+----------+------------------------------+
; Name     ; STATE.11 ; STATE.10 ; STATE.01 ; STATE.00                     ;
+----------+----------+----------+----------+------------------------------+
; STATE.00 ; 0        ; 0        ; 0        ; 0                            ;
; STATE.01 ; 0        ; 0        ; 1        ; 1                            ;
; STATE.10 ; 0        ; 1        ; 0        ; 1                            ;
; STATE.11 ; 1        ; 0        ; 0        ; 1                            ;
+----------+----------+----------+----------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|str ;
+--------+--------+--------+--------------------------------------------------+
; Name   ; str.00 ; str.10 ; str.01                                           ;
+--------+--------+--------+--------------------------------------------------+
; str.00 ; 0      ; 0      ; 0                                                ;
; str.01 ; 1      ; 0      ; 1                                                ;
; str.10 ; 1      ; 1      ; 0                                                ;
+--------+--------+--------+--------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr ;
+---------+---------+---------+------------------------------------------------+
; Name    ; wstr.00 ; wstr.10 ; wstr.01                                        ;
+---------+---------+---------+------------------------------------------------+
; wstr.00 ; 0       ; 0       ; 0                                              ;
; wstr.01 ; 1       ; 0       ; 1                                              ;
; wstr.10 ; 1       ; 1       ; 0                                              ;
+---------+---------+---------+------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE ;
+----------+----------+----------+-----------------------------------------------------------+
; Name     ; STATE.00 ; STATE.10 ; STATE.01                                                  ;
+----------+----------+----------+-----------------------------------------------------------+
; STATE.00 ; 0        ; 0        ; 0                                                         ;
; STATE.01 ; 1        ; 0        ; 1                                                         ;
; STATE.10 ; 1        ; 1        ; 0                                                         ;
+----------+----------+----------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op               ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; op.111 ; op.110 ; op.101 ; op.100 ; op.011 ; op.010 ; op.001 ; op.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; op.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; op.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; op.010 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; op.011 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; op.100 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; op.101 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; op.110 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; op.111 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|STATE ;
+-----------+-----------+-----------+-----------+-----------+-------------------+
; Name      ; STATE.111 ; STATE.101 ; STATE.100 ; STATE.011 ; STATE.000         ;
+-----------+-----------+-----------+-----------+-----------+-------------------+
; STATE.000 ; 0         ; 0         ; 0         ; 0         ; 0                 ;
; STATE.011 ; 0         ; 0         ; 0         ; 1         ; 1                 ;
; STATE.100 ; 0         ; 0         ; 1         ; 0         ; 1                 ;
; STATE.101 ; 0         ; 1         ; 0         ; 0         ; 1                 ;
; STATE.111 ; 1         ; 0         ; 0         ; 0         ; 1                 ;
+-----------+-----------+-----------+-----------+-----------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|RET    ;
+---------+---------+---------+---------+---------+---------+---------+
; Name    ; RET.111 ; RET.110 ; RET.101 ; RET.100 ; RET.011 ; RET.000 ;
+---------+---------+---------+---------+---------+---------+---------+
; RET.000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; RET.011 ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; RET.100 ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; RET.101 ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; RET.110 ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; RET.111 ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE                                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.111 ; STATE.110 ; STATE.101 ; STATE.100 ; STATE.011 ; STATE.010 ; STATE.001 ; STATE.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; STATE.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; system:sys_inst|rNMI[0..8]                                                                                                                 ; Lost fanout                                                                   ;
; system:sys_inst|opl3:opl3_inst|status[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SNMI                                                                                            ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SINT                                                                                            ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|RET[2,5]                                                                               ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|VGA_SC:sc|dout1[4..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|rNMI[9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FNMI                                                                                            ; Lost fanout                                                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[6]                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_bwp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_brp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_bwp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_brp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_909:ws_bwp|dffe16a[9]   ; Lost fanout                                                                   ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_1v8:ws_brp|dffe15a[8]   ; Lost fanout                                                                   ;
; system:sys_inst|PIC_8259:PIC|ivect[7]                                                                                                      ; Merged with system:sys_inst|PIC_8259:PIC|ivect[1]                             ;
; system:sys_inst|PIC_8259:PIC|ivect[5,6]                                                                                                    ; Merged with system:sys_inst|PIC_8259:PIC|ivect[4]                             ;
; system:sys_inst|opl3:opl3_inst|CE                                                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|tmr_cnt_50[0]                      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[0]                                                                              ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[0] ;
; system:sys_inst|PIC_8259:PIC|ivect[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr.01                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE~5                                                                                              ; Lost fanout                                                                   ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE~6                                                                                              ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|op~2                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|op~3                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|op~4                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|cache_controller:cache_ctl|STATE~6                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|cache_controller:cache_ctl|STATE~7                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|cache_controller:cache_ctl|STATE~8                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|RET~2                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|RET~3                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|RET~4                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~8                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~9                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~10                                                                                                   ; Lost fanout                                                                   ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE.01                                                                           ; Lost fanout                                                                   ;
; system:sys_inst|seg_map:seg_mapper|map~152                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~161                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~170                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~179                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~188                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~197                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~206                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~215                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~224                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~233                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~242                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~251                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~260                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~269                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~278                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~287                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~151                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~160                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~169                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~178                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~187                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~196                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~205                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~214                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~223                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~232                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~241                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~250                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~259                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~268                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~277                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~286                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~150                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~159                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~168                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~177                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~186                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~195                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~204                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~213                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~222                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~231                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~240                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~249                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~258                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~267                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~276                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~285                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~149                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~158                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~167                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~176                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~185                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~194                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~203                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~212                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~221                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~230                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~239                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~248                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~257                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~266                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~275                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~284                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~148                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~157                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~166                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~175                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~184                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~193                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~202                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~211                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~220                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~229                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~238                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~247                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~256                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~265                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~274                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~283                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~147                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~156                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~165                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~174                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~183                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~192                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~201                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~210                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~219                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~228                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~237                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~246                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~255                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~264                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~273                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~282                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~146                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~155                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~164                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~173                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~182                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~191                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~200                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~209                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~218                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~227                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~236                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~245                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~254                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~263                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~272                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~281                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~145                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~154                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~163                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~172                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~181                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~190                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~199                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~208                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~217                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~226                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~235                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~244                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~253                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~262                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~271                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~280                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~144                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~153                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~162                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~171                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~180                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~189                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~198                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~207                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~216                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~225                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~234                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~243                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~252                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~261                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~270                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~279                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|DSP32:DSP32_inst|wp[10]                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|ip[10]                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~112                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~120                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~112                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~120                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~113                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~121                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~113                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~121                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~119                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~127                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~119                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~127                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~116                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~124                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~116                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~124                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~114                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~122                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~114                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~122                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~117                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~125                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~117                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~125                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~115                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~123                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~115                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~123                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~118                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~126                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~118                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~126                                                  ; Stuck at GND due to stuck port clock_enable                                   ;
; Total Number of Removed Registers = 227                                                                                                    ;                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                     ;
+-------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~113 ; Stuck at GND                   ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~113, ;
;                                                                                           ; due to stuck port clock_enable ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~121, ;
;                                                                                           ;                                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~114, ;
;                                                                                           ;                                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~122, ;
;                                                                                           ;                                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~117, ;
;                                                                                           ;                                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~125  ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~117 ; Stuck at GND                   ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~118, ;
;                                                                                           ; due to stuck port clock_enable ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~126  ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~115 ; Stuck at GND                   ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~115, ;
;                                                                                           ; due to stuck port clock_enable ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~123  ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SNMI                                           ; Stuck at GND                   ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[6]                                    ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SINT                                           ; Stuck at GND                   ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FNMI                                            ;
;                                                                                           ; due to stuck port data_in      ;                                                                                            ;
+-------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5105  ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 244   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3997  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[0]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[3]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[0]                                 ; 7       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[1]                                 ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[1]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[2]                     ; 1       ;
; system:sys_inst|SD_n_CS                                                    ; 3       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[2]                  ; 204     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[1]                  ; 253     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[0]                  ; 269     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]                  ; 86      ;
; system:sys_inst|SDRAM_16bit:SDR|rfsh                                       ; 6       ;
; system:sys_inst|VGA_CRT:crt|vde[8]                                         ; 19      ;
; system:sys_inst|VGA_CRT:crt|vde[7]                                         ; 2       ;
; system:sys_inst|VGA_CRT:crt|vde[3]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[2]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[1]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[0]                                         ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|ce                              ; 138     ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|OLDSTATE   ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[7]                                        ; 2       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[3]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[2]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[1]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[0]                               ; 8       ;
; system:sys_inst|VGA_DAC:dac|mask[0]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[1]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[2]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[3]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[4]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[5]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[6]                                        ; 2       ;
; system:sys_inst|UART_8250:UART|IIR[0]                                      ; 5       ;
; system:sys_inst|PIC_8259:PIC|IMR[2]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[0]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[3]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[4]                                        ; 2       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[2]                          ; 4       ;
; system:sys_inst|PIC_8259:PIC|IMR[1]                                        ; 2       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data_in_ready ; 8       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[3]                          ; 4       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|data_in_ready    ; 8       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][16][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][20][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][24][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][28][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][17][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][21][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][25][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][29][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][18][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][22][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][26][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][30][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][19][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][23][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][27][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][31][4]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][16][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][20][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][24][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][28][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][17][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][21][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][25][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][29][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][18][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][22][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][26][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][30][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][19][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][23][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][27][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][31][3]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][16][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][20][2]            ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][24][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][28][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][17][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][21][2]            ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][25][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][29][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][18][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][22][2]            ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][26][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][30][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][19][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][23][2]            ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][27][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][31][2]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][16][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][20][1]            ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][24][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][28][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][17][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][21][1]            ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][25][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][29][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][18][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][22][1]            ; 2       ;
; Total number of inverted registers = 524*                                  ;         ;
+----------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; Register Name                                                                           ; Megafunction                                                                           ; Type ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_lfo_am_cnt[0..4]                  ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_table_rtl_0                 ; RAM  ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|logsin[0..12]  ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|sin_tab_rtl_0 ; RAM  ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|isample[0..12] ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|exp_tab_rtl_0 ; RAM  ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|D[0..31]                                   ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0                                   ; RAM  ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|S[0..31]                                   ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1                                   ; RAM  ;
; system:sys_inst|seg_map:seg_mapper|cpurdata[0..8]                                       ; system:sys_inst|seg_map:seg_mapper|map_rtl_0                                           ; RAM  ;
; system:sys_inst|VGA_GC:gc|dout1[0..7]                                                   ; system:sys_inst|VGA_GC:gc|store_rtl_0                                                  ; RAM  ;
; system:sys_inst|VGA_CRT:crt|dout1[0..7]                                                 ; system:sys_inst|VGA_CRT:crt|store_rtl_0                                                ; RAM  ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[8]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[5]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[9]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[13]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[5]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|s_data[2]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[16]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[24]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[1]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[11]                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|rstcount[9]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|cnt100us[3]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[17]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[6]                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|ip[1]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[0]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|rp[8]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|index[0]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|index[6]                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|wp[10]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|dwin[2]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_hrzpan[1]                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_ddr_row_col[15]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_ddr_row_col[14]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|vga_lnbytecount[7]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|col_counter[4]                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|RTC[3]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[5]                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[4]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|hiaddr[1]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][7]                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[12]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[5][6]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|status[2]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[9]                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|col_counter[3]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|dbit[2]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[2]                                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2|count[6]                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0|count[13]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|PIC_8259:PIC|ivect[2]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|tmr_cnt[7]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|wr_data[1]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|stw[1]                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|rdin[3]                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|sample[3]                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|hiaddr[9]                               ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]                                ;
; 35:1               ; 2 bits    ; 46 LEs        ; 4 LEs                ; 42 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|RET[4]                         ;
; 35:1               ; 3 bits    ; 69 LEs        ; 6 LEs                ; 63 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_volume[0]                    ;
; 66:1               ; 4 bits    ; 176 LEs       ; 12 LEs               ; 164 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[15]                     ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][4]                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][2]                        ;
; 36:1               ; 4 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[8]                      ;
; 36:1               ; 3 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[6]                      ;
; 36:1               ; 6 bits    ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_volume[7]                    ;
; 36:1               ; 4 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[0]                      ;
; 36:1               ; 5 bits    ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[8]                      ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[6]                      ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[6]                   ;
; 39:1               ; 2 bits    ; 52 LEs        ; 8 LEs                ; 44 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[2]                   ;
; 39:1               ; 5 bits    ; 130 LEs       ; 10 LEs               ; 120 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|s_ram_CHindex[0]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DISP16                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|maddr[13]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[4]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sys_cmd_ack                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|ShiftRight1                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|dout[7]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|dout[0]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Mux55              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|newqsize[4]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ShiftRight0                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|comb                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|VGA_BITMASK1[3]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux178                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|comb                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|comb                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|fetch98[0]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|comb                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|limAcc[10]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Mux19                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux21                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|comb             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DOUT[15]                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ADDR                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|SEL_RDATA[7]                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|dout[5]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|timer_8253:timer|dout[5]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|q1[13]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|comb                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|status[2]                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Mux2                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux1                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux3 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SUMOP2[11]       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Mux51            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Mux37            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux4 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Mux14                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux12            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|comb                                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|comb                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|dout[0]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|q1[4]              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux9                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux18                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector2               ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op                                                ;
; 15:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux15                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SHNOPT[0]        ;
; 32:1               ; 52 bits   ; 1092 LEs      ; 1092 LEs             ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Mux8                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|Mux1                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|Mux6                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[7]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[30]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[13]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[12]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[3]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[26]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[9]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[16]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|EGA_MUX[0]                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux46                ;
; 10:1               ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux42                ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector8               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RA[4]            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|Selector4                               ;
; 64:1               ; 6 bits    ; 252 LEs       ; 72 LEs               ; 180 LEs                ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector57                     ;
; 30:1               ; 3 bits    ; 60 LEs        ; 9 LEs                ; 51 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector10              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector13              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[9]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux38                ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux32                ;
; 27:1               ; 3 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector75                     ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|d1mux[2]                  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SUMOP2[6]        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE                      ;
; 29:1               ; 2 bits    ; 38 LEs        ; 4 LEs                ; 34 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector73                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux43            ;
; 9:1                ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector25                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector10                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector4                                         ;
; 35:1               ; 6 bits    ; 138 LEs       ; 72 LEs               ; 66 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector62                     ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[0]            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Selector21                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 28 LEs               ; -4 LEs                 ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector5                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux19                     ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector30                                        ;
; 43:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector69                     ;
; 17:1               ; 3 bits    ; 33 LEs        ; 21 LEs               ; 12 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux27            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux24            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux37            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux31            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux23                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux26                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux28                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux29                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------+
; Assignment              ; Value       ; From ; To                          ;
+-------------------------+-------------+------+-----------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                         ;
+-------------------------+-------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                    ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                     ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_1v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                    ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                     ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cntr_aed:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                 ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                     ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                      ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                     ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                      ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_9g6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_5ub:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                       ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                        ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp|dffpipe_uu8:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                       ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                        ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp|dffpipe_vu8:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                        ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                         ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                        ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                         ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_f09:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_g09:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0|altsyncram_sed1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_qgd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_atm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_80n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                     ;
+------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                           ;
; WIDTH                  ; 1            ; Signed Integer                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                  ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                  ;
; extend_oe_disable      ; OFF          ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                  ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                                                  ;
+------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|dcm:dcm_system|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK0_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK0_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK0_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 1                     ; Signed Integer                              ;
; M                             ; 149                   ; Signed Integer                              ;
; N                             ; 8                     ; Signed Integer                              ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 19                    ; Signed Integer                              ;
; C1_HIGH                       ; 4                     ; Signed Integer                              ;
; C2_HIGH                       ; 4                     ; Signed Integer                              ;
; C3_HIGH                       ; 41                    ; Signed Integer                              ;
; C4_HIGH                       ; 32                    ; Signed Integer                              ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 18                    ; Signed Integer                              ;
; C1_LOW                        ; 3                     ; Signed Integer                              ;
; C2_LOW                        ; 3                     ; Signed Integer                              ;
; C3_LOW                        ; 41                    ; Signed Integer                              ;
; C4_LOW                        ; 31                    ; Signed Integer                              ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 1                     ; Signed Integer                              ;
; C1_INITIAL                    ; 1                     ; Signed Integer                              ;
; C2_INITIAL                    ; 5                     ; Signed Integer                              ;
; C3_INITIAL                    ; 1                     ; Signed Integer                              ;
; C4_INITIAL                    ; 1                     ; Signed Integer                              ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; odd                   ; Untyped                                     ;
; C1_MODE                       ; odd                   ; Untyped                                     ;
; C2_MODE                       ; odd                   ; Untyped                                     ;
; C3_MODE                       ; even                  ; Untyped                                     ;
; C4_MODE                       ; odd                   ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Signed Integer                              ;
; C1_PH                         ; 0                     ; Signed Integer                              ;
; C2_PH                         ; 1                     ; Signed Integer                              ;
; C3_PH                         ; 0                     ; Signed Integer                              ;
; C4_PH                         ; 0                     ; Signed Integer                              ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Signed Integer                              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; c0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; c1                    ; Untyped                                     ;
; CLK2_COUNTER                  ; c2                    ; Untyped                                     ;
; CLK3_COUNTER                  ; c3                    ; Untyped                                     ;
; CLK4_COUNTER                  ; c4                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                     ; Signed Integer                              ;
; LOOP_FILTER_R_BITS            ; 16                    ; Signed Integer                              ;
; LOOP_FILTER_C_BITS            ; 0                     ; Signed Integer                              ;
; VCO_POST_SCALE                ; 1                     ; Signed Integer                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; dcm_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------------------+
; Parameter Name                ; Value                     ; Type                                          ;
+-------------------------------+---------------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_cpu ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                                       ;
; LOCK_LOW                      ; 1                         ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                       ;
; BANDWIDTH                     ; 0                         ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                       ;
; VCO_MIN                       ; 0                         ; Untyped                                       ;
; VCO_MAX                       ; 0                         ; Untyped                                       ;
; VCO_CENTER                    ; 0                         ; Untyped                                       ;
; PFD_MIN                       ; 0                         ; Untyped                                       ;
; PFD_MAX                       ; 0                         ; Untyped                                       ;
; M_INITIAL                     ; 1                         ; Signed Integer                                ;
; M                             ; 9                         ; Signed Integer                                ;
; N                             ; 1                         ; Signed Integer                                ;
; M2                            ; 1                         ; Untyped                                       ;
; N2                            ; 1                         ; Untyped                                       ;
; SS                            ; 1                         ; Untyped                                       ;
; C0_HIGH                       ; 3                         ; Signed Integer                                ;
; C1_HIGH                       ; 3                         ; Signed Integer                                ;
; C2_HIGH                       ; 0                         ; Untyped                                       ;
; C3_HIGH                       ; 0                         ; Untyped                                       ;
; C4_HIGH                       ; 0                         ; Untyped                                       ;
; C5_HIGH                       ; 0                         ; Untyped                                       ;
; C6_HIGH                       ; 0                         ; Untyped                                       ;
; C7_HIGH                       ; 0                         ; Untyped                                       ;
; C8_HIGH                       ; 0                         ; Untyped                                       ;
; C9_HIGH                       ; 0                         ; Untyped                                       ;
; C0_LOW                        ; 2                         ; Signed Integer                                ;
; C1_LOW                        ; 2                         ; Signed Integer                                ;
; C2_LOW                        ; 0                         ; Untyped                                       ;
; C3_LOW                        ; 0                         ; Untyped                                       ;
; C4_LOW                        ; 0                         ; Untyped                                       ;
; C5_LOW                        ; 0                         ; Untyped                                       ;
; C6_LOW                        ; 0                         ; Untyped                                       ;
; C7_LOW                        ; 0                         ; Untyped                                       ;
; C8_LOW                        ; 0                         ; Untyped                                       ;
; C9_LOW                        ; 0                         ; Untyped                                       ;
; C0_INITIAL                    ; 1                         ; Signed Integer                                ;
; C1_INITIAL                    ; 1                         ; Signed Integer                                ;
; C2_INITIAL                    ; 0                         ; Untyped                                       ;
; C3_INITIAL                    ; 0                         ; Untyped                                       ;
; C4_INITIAL                    ; 0                         ; Untyped                                       ;
; C5_INITIAL                    ; 0                         ; Untyped                                       ;
; C6_INITIAL                    ; 0                         ; Untyped                                       ;
; C7_INITIAL                    ; 0                         ; Untyped                                       ;
; C8_INITIAL                    ; 0                         ; Untyped                                       ;
; C9_INITIAL                    ; 0                         ; Untyped                                       ;
; C0_MODE                       ; odd                       ; Untyped                                       ;
; C1_MODE                       ; odd                       ; Untyped                                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                                       ;
; C0_PH                         ; 0                         ; Signed Integer                                ;
; C1_PH                         ; 0                         ; Signed Integer                                ;
; C2_PH                         ; 0                         ; Untyped                                       ;
; C3_PH                         ; 0                         ; Untyped                                       ;
; C4_PH                         ; 0                         ; Untyped                                       ;
; C5_PH                         ; 0                         ; Untyped                                       ;
; C6_PH                         ; 0                         ; Untyped                                       ;
; C7_PH                         ; 0                         ; Untyped                                       ;
; C8_PH                         ; 0                         ; Untyped                                       ;
; C9_PH                         ; 0                         ; Untyped                                       ;
; L0_HIGH                       ; 1                         ; Untyped                                       ;
; L1_HIGH                       ; 1                         ; Untyped                                       ;
; G0_HIGH                       ; 1                         ; Untyped                                       ;
; G1_HIGH                       ; 1                         ; Untyped                                       ;
; G2_HIGH                       ; 1                         ; Untyped                                       ;
; G3_HIGH                       ; 1                         ; Untyped                                       ;
; E0_HIGH                       ; 1                         ; Untyped                                       ;
; E1_HIGH                       ; 1                         ; Untyped                                       ;
; E2_HIGH                       ; 1                         ; Untyped                                       ;
; E3_HIGH                       ; 1                         ; Untyped                                       ;
; L0_LOW                        ; 1                         ; Untyped                                       ;
; L1_LOW                        ; 1                         ; Untyped                                       ;
; G0_LOW                        ; 1                         ; Untyped                                       ;
; G1_LOW                        ; 1                         ; Untyped                                       ;
; G2_LOW                        ; 1                         ; Untyped                                       ;
; G3_LOW                        ; 1                         ; Untyped                                       ;
; E0_LOW                        ; 1                         ; Untyped                                       ;
; E1_LOW                        ; 1                         ; Untyped                                       ;
; E2_LOW                        ; 1                         ; Untyped                                       ;
; E3_LOW                        ; 1                         ; Untyped                                       ;
; L0_INITIAL                    ; 1                         ; Untyped                                       ;
; L1_INITIAL                    ; 1                         ; Untyped                                       ;
; G0_INITIAL                    ; 1                         ; Untyped                                       ;
; G1_INITIAL                    ; 1                         ; Untyped                                       ;
; G2_INITIAL                    ; 1                         ; Untyped                                       ;
; G3_INITIAL                    ; 1                         ; Untyped                                       ;
; E0_INITIAL                    ; 1                         ; Untyped                                       ;
; E1_INITIAL                    ; 1                         ; Untyped                                       ;
; E2_INITIAL                    ; 1                         ; Untyped                                       ;
; E3_INITIAL                    ; 1                         ; Untyped                                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                                       ;
; L0_PH                         ; 0                         ; Untyped                                       ;
; L1_PH                         ; 0                         ; Untyped                                       ;
; G0_PH                         ; 0                         ; Untyped                                       ;
; G1_PH                         ; 0                         ; Untyped                                       ;
; G2_PH                         ; 0                         ; Untyped                                       ;
; G3_PH                         ; 0                         ; Untyped                                       ;
; E0_PH                         ; 0                         ; Untyped                                       ;
; E1_PH                         ; 0                         ; Untyped                                       ;
; E2_PH                         ; 0                         ; Untyped                                       ;
; E3_PH                         ; 0                         ; Untyped                                       ;
; M_PH                          ; 0                         ; Signed Integer                                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; CLK0_COUNTER                  ; c0                        ; Untyped                                       ;
; CLK1_COUNTER                  ; c1                        ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                         ; Signed Integer                                ;
; LOOP_FILTER_R_BITS            ; 27                        ; Signed Integer                                ;
; LOOP_FILTER_C_BITS            ; 0                         ; Signed Integer                                ;
; VCO_POST_SCALE                ; 2                         ; Signed Integer                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; CBXI_PARAMETER                ; dcm_cpu_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                ;
+-------------------------------+---------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                     ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; cache_bootload.mif   ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_79t2      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                ;
+--------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                  ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER           ; dcfifo_8pl1 ; Untyped                                                                             ;
+--------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_7mj2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; font.mif             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ujl2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; cache_bootload.mif   ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_79t2      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                               ;
; CBXI_PARAMETER          ; dcfifo_dlm1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 17          ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_qsk1 ; Untyped                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_3i12      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_afq1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_gll1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; opl3.mif             ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_r2s2      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 10          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_8vk1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst ;
+-----------------+--------------+-----------------------------------------------------------------+
; Parameter Name  ; Value        ; Type                                                            ;
+-----------------+--------------+-----------------------------------------------------------------+
; OPL3Struct_base ; 101011110101 ; Unsigned Binary                                                 ;
+-----------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0 ;
+------------------------------------+----------------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                           ;
+------------------------------------+----------------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                        ;
; WIDTH_A                            ; 5                                            ; Untyped                                        ;
; WIDTHAD_A                          ; 8                                            ; Untyped                                        ;
; NUMWORDS_A                         ; 210                                          ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                        ;
; WIDTH_B                            ; 1                                            ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                        ;
; INIT_FILE                          ; db/Next186_SoC.ram0_opl3seq_84abd2ad.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_sed1                              ; Untyped                                        ;
+------------------------------------+----------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                           ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                        ;
; WIDTH_A                            ; 13                                           ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                                           ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                                         ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_B                            ; 1                                            ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; INIT_FILE                          ; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kgd1                              ; Untyped                                                        ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                           ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                        ;
; WIDTH_A                            ; 13                                           ; Untyped                                                        ;
; WIDTHAD_A                          ; 13                                           ; Untyped                                                        ;
; NUMWORDS_A                         ; 6656                                         ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_B                            ; 1                                            ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; INIT_FILE                          ; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qgd1                              ; Untyped                                                        ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a3k1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a3k1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                        ; Type                 ;
+------------------------------------+----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped              ;
; WIDTH_A                            ; 9                                            ; Untyped              ;
; WIDTHAD_A                          ; 5                                            ; Untyped              ;
; NUMWORDS_A                         ; 32                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WIDTH_B                            ; 9                                            ; Untyped              ;
; WIDTHAD_B                          ; 5                                            ; Untyped              ;
; NUMWORDS_B                         ; 32                                           ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped              ;
; BYTE_SIZE                          ; 8                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; INIT_FILE                          ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_s1s1                              ; Untyped              ;
+------------------------------------+----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                               ;
; NUMWORDS_A                         ; 9                    ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                               ;
; NUMWORDS_B                         ; 9                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_atm1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                 ;
; NUMWORDS_A                         ; 25                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                 ;
; NUMWORDS_B                         ; 25                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_80n1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 2                                                            ;
; Entity Instance               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                ;
; Entity Instance                           ; system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 4096                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                ;
;     -- NUMWORDS_B                         ; 512                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 5                                                                                                 ;
;     -- NUMWORDS_A                         ; 210                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 13                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 13                                                                                                ;
;     -- NUMWORDS_A                         ; 6656                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 9                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 9                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                          ;
; Entity Instance                           ; system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 9                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 9                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                          ;
; Entity Instance                           ; system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 25                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 25                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                  ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                ;
; Entity Instance            ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 32                                                                               ;
;     -- LPM_NUMWORDS        ; 4096                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component               ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 17                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component              ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 8                                                                                ;
;     -- LPM_NUMWORDS        ; 1024                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component          ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 10                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                               ;
;     -- USE_EAB             ; ON                                                                               ;
+----------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|i2c_master_byte:i2cmb" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; CONST[7] ; Input ; Info     ; Stuck at GND                                             ;
; CONST[0] ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HALT         ; Output ; Info     ; Explicitly unconnected                                                              ;
; M1           ; Output ; Info     ; Explicitly unconnected                                                              ;
; INT          ; Input  ; Info     ; Stuck at GND                                                                        ;
; NMI          ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|DSP32:DSP32_inst|instrmem:Code"                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter2"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mode[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter0"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mode[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|unit186:CPUUnit"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; CE_186 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LOCK   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FASTIO ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|sr_font:VGA_FONT" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                     ;
; data_a ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_CRT:crt"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cursorstart[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cursorend[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b[31..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[7..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hrzpan[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_SG:VGA" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; tc_hsblnk[6..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_hsblnk[8..7] ; Input ; Info     ; Stuck at GND      ;
; tc_hsblnk[9]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[4..0] ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[9]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[8]    ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[7]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[6]    ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[5]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hesync[9..8] ; Input ; Info     ; Stuck at VCC      ;
; tc_hesync[7..0] ; Input ; Info     ; Stuck at GND      ;
; tc_heblnk[9..8] ; Input ; Info     ; Stuck at VCC      ;
; tc_heblnk[4..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_heblnk[7..5] ; Input ; Info     ; Stuck at GND      ;
; tc_vsblnk[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vsblnk[3..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_vsblnk[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vsblnk[5]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vssync[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vssync[2]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[0]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vesync[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[0]    ; Input ; Info     ; Stuck at VCC      ;
; tc_veblnk[6]    ; Input ; Info     ; Stuck at GND      ;
; tc_veblnk[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_veblnk[0]    ; Input ; Info     ; Stuck at GND      ;
+-----------------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|cache2:cache_bios"                                                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wren_a    ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; address_a ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (11 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a    ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_a[31..16]" will be connected to GND.                                 ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; enable_b  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; address_b ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_b       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|SDRAM_16bit:SDR"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sys_ADDR ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (23 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_on       ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_25         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LED[7..2]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LED[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BTN_NMI        ; Input  ; Info     ; Stuck at GND                                                                        ;
; RS232_EXT_RXD  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; RS232_EXT_TXD  ; Output ; Info     ; Explicitly unconnected                                                              ;
; RS232_HOST_RXD ; Input  ; Info     ; Explicitly unconnected                                                              ;
; RS232_HOST_TXD ; Output ; Info     ; Explicitly unconnected                                                              ;
; RS232_HOST_RST ; Output ; Info     ; Explicitly unconnected                                                              ;
; GPIO           ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; I2C_SCL        ; Output ; Info     ; Explicitly unconnected                                                              ;
; I2C_SDA        ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dd_buf:sdrclk_buf" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; datain_h ; Input ; Info     ; Stuck at VCC    ;
; datain_l ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 23:44:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Next186_SoC -c Next186_SoC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file cache2.v
    Info (12023): Found entity 1: cache2
Info (12021): Found 3 design units, including 3 entities, in source file nextz80/nextz80reg.v
    Info (12023): Found entity 1: Z80Reg
    Info (12023): Found entity 2: RegSelect
    Info (12023): Found entity 3: RAM16X8D_regs
Info (12021): Found 1 design units, including 1 entities, in source file nextz80/nextz80cpu.v
    Info (12023): Found entity 1: NextZ80
Info (12021): Found 3 design units, including 3 entities, in source file nextz80/nextz80alu.v
    Info (12023): Found entity 1: ALU8
    Info (12023): Found entity 2: daa
    Info (12023): Found entity 3: ALU16
Info (12021): Found 2 design units, including 2 entities, in source file opl3seq.v
    Info (12023): Found entity 1: opl3seq
    Info (12023): Found entity 2: sampler
Info (12021): Found 1 design units, including 1 entities, in source file opl3.v
    Info (12023): Found entity 1: opl3
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master_byte.v
    Info (12023): Found entity 1: i2c_master_byte
Warning (10275): Verilog HDL Module Instantiation warning at soundwave.v(102): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file soundwave.v
    Info (12023): Found entity 1: soundwave
Info (12021): Found 2 design units, including 2 entities, in source file dsp32.v
    Info (12023): Found entity 1: DSP32
    Info (12023): Found entity 2: regs
Info (12021): Found 1 design units, including 1 entities, in source file uart_8250.v
    Info (12023): Found entity 1: UART_8250
Info (12021): Found 1 design units, including 1 entities, in source file rs232_phy.v
    Info (12023): Found entity 1: rs232_phy
Info (12021): Found 1 design units, including 1 entities, in source file q1.v
    Info (12023): Found entity 1: q1
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_regs.v
    Info (12023): Found entity 1: Next186_Regs
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_cpu.v
    Info (12023): Found entity 1: Next186_CPU
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_biu_2t_delayread.v
    Info (12023): Found entity 1: BIU186_32bSync_2T_DelayRead
Info (12021): Found 2 design units, including 2 entities, in source file next186/next186_alu.v
    Info (12023): Found entity 1: Next186_ALU
    Info (12023): Found entity 2: Next186_EA
Info (12021): Found 5 design units, including 5 entities, in source file vga.v
    Info (12023): Found entity 1: VGA_SG
    Info (12023): Found entity 2: VGA_DAC
    Info (12023): Found entity 3: VGA_CRT
    Info (12023): Found entity 4: VGA_SC
    Info (12023): Found entity 5: VGA_GC
Info (12021): Found 1 design units, including 1 entities, in source file unit186.v
    Info (12023): Found entity 1: unit186
Info (12021): Found 2 design units, including 2 entities, in source file timer8253.v
    Info (12023): Found entity 1: timer_8253
    Info (12023): Found entity 2: counter
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: SDRAM_16bit
Info (12021): Found 1 design units, including 1 entities, in source file pic_8259.v
    Info (12023): Found entity 1: PIC_8259
Info (12021): Found 2 design units, including 2 entities, in source file kb_8042.v
    Info (12023): Found entity 1: KB_Mouse_8042
    Info (12023): Found entity 2: PS2Interface
Info (12021): Found 1 design units, including 1 entities, in source file ddr_186.v
    Info (12023): Found entity 1: system
Info (12021): Found 2 design units, including 2 entities, in source file cache_controller.v
    Info (12023): Found entity 1: cache_controller
    Info (12023): Found entity 2: seg_map
Info (12021): Found 1 design units, including 1 entities, in source file next186_soc.v
    Info (12023): Found entity 1: Next186_SoC
Warning (10236): Verilog HDL Implicit Net warning at DSP32.v(111): created implicit net for "ihalt"
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(485): created implicit net for "vram_en"
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(629): created implicit net for "MREQ"
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(701): created implicit net for "LOCK"
Info (12127): Elaborating entity "Next186_SoC" for the top level hierarchy
Warning (12125): Using design file dd_buf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dd_buf
Info (12128): Elaborating entity "dd_buf" for hierarchy "dd_buf:sdrclk_buf"
Info (12128): Elaborating entity "altddio_out" for hierarchy "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated"
Info (12128): Elaborating entity "system" for hierarchy "system:sys_inst"
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(233): object "LED_PORT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(278): object "s_RS232_HOST_RXD" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ddr_186.v(216): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ddr_186.v(301): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ddr_186.v(303): truncated value with size 32 to match size of target (5)
Warning (10027): Verilog HDL or VHDL warning at the ddr_186.v(332): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the ddr_186.v(335): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at ddr_186.v(858): truncated value with size 32 to match size of target (17)
Warning (12125): Using design file dcm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dcm
Info (12128): Elaborating entity "dcm" for hierarchy "system:sys_inst|dcm:dcm_system"
Info (12128): Elaborating entity "altpll" for hierarchy "system:sys_inst|dcm:dcm_system|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|dcm:dcm_system|altpll:altpll_component"
Info (12133): Instantiated megafunction "system:sys_inst|dcm:dcm_system|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "16"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "149"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "8"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "vco_post_scale" = "1"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "19"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "18"
    Info (12134): Parameter "c0_mode" = "odd"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "c1_high" = "4"
    Info (12134): Parameter "c1_initial" = "1"
    Info (12134): Parameter "c1_low" = "3"
    Info (12134): Parameter "c1_mode" = "odd"
    Info (12134): Parameter "c1_ph" = "0"
    Info (12134): Parameter "c2_high" = "4"
    Info (12134): Parameter "c2_initial" = "5"
    Info (12134): Parameter "c2_low" = "3"
    Info (12134): Parameter "c2_mode" = "odd"
    Info (12134): Parameter "c2_ph" = "1"
    Info (12134): Parameter "c3_high" = "41"
    Info (12134): Parameter "c3_initial" = "1"
    Info (12134): Parameter "c3_low" = "41"
    Info (12134): Parameter "c3_mode" = "even"
    Info (12134): Parameter "c3_ph" = "0"
    Info (12134): Parameter "c4_high" = "32"
    Info (12134): Parameter "c4_initial" = "1"
    Info (12134): Parameter "c4_low" = "31"
    Info (12134): Parameter "c4_mode" = "odd"
    Info (12134): Parameter "c4_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
    Info (12134): Parameter "clk1_counter" = "c1"
    Info (12134): Parameter "clk2_counter" = "c2"
    Info (12134): Parameter "clk3_counter" = "c3"
    Info (12134): Parameter "clk4_counter" = "c4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_altpll.v
    Info (12023): Found entity 1: dcm_altpll
Info (12128): Elaborating entity "dcm_altpll" for hierarchy "system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated"
Warning (12125): Using design file dcm_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dcm_cpu
Info (12128): Elaborating entity "dcm_cpu" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "27"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm_cpu"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "9"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "1"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "vco_post_scale" = "2"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "3"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "2"
    Info (12134): Parameter "c0_mode" = "odd"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "c1_high" = "3"
    Info (12134): Parameter "c1_initial" = "1"
    Info (12134): Parameter "c1_low" = "2"
    Info (12134): Parameter "c1_mode" = "odd"
    Info (12134): Parameter "c1_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
    Info (12134): Parameter "clk1_counter" = "c1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_cpu_altpll.v
    Info (12023): Found entity 1: dcm_cpu_altpll
Info (12128): Elaborating entity "dcm_cpu_altpll" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated"
Info (12128): Elaborating entity "SDRAM_16bit" for hierarchy "system:sys_inst|SDRAM_16bit:SDR"
Warning (10230): Verilog HDL assignment warning at sdram.v(98): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sdram.v(103): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(131): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(137): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sdram.v(140): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(150): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(162): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(172): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(180): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sdram.v(196): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "cache2" for hierarchy "system:sys_inst|cache2:cache_bios"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cache_bootload.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79t2.tdf
    Info (12023): Found entity 1: altsyncram_79t2
Info (12128): Elaborating entity "altsyncram_79t2" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated"
Warning (12125): Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fifo
Info (12128): Elaborating entity "fifo" for hierarchy "system:sys_inst|fifo:vga_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8pl1.tdf
    Info (12023): Found entity 1: dcfifo_8pl1
Info (12128): Elaborating entity "dcfifo_8pl1" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf
    Info (12023): Found entity 1: a_graycounter_dg6
Info (12128): Elaborating entity "a_graycounter_dg6" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n671.tdf
    Info (12023): Found entity 1: altsyncram_n671
Info (12128): Elaborating entity "altsyncram_n671" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8u7
Info (12128): Elaborating entity "alt_synch_pipe_8u7" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_1v8:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_909:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9u7
Info (12128): Elaborating entity "alt_synch_pipe_9u7" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cmpr_1v5:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aed.tdf
    Info (12023): Found entity 1: cntr_aed
Info (12128): Elaborating entity "cntr_aed" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cntr_aed:cntr_b"
Info (12128): Elaborating entity "VGA_SG" for hierarchy "system:sys_inst|VGA_SG:VGA"
Warning (10230): Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga.v(96): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "VGA_DAC" for hierarchy "system:sys_inst|VGA_DAC:dac"
Warning (10230): Verilog HDL assignment warning at egapal.mem(11): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at egapal.mem(12): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at egapal.mem(13): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at egapal.mem(14): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at egapal.mem(15): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at egapal.mem(16): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at vga.v(233): truncated value with size 32 to match size of target (10)
Warning (12125): Using design file dac_sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DAC_SRAM
Info (12128): Elaborating entity "DAC_SRAM" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mj2.tdf
    Info (12023): Found entity 1: altsyncram_7mj2
Info (12128): Elaborating entity "altsyncram_7mj2" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated"
Info (12128): Elaborating entity "VGA_CRT" for hierarchy "system:sys_inst|VGA_CRT:crt"
Info (12128): Elaborating entity "VGA_SC" for hierarchy "system:sys_inst|VGA_SC:sc"
Info (12128): Elaborating entity "VGA_GC" for hierarchy "system:sys_inst|VGA_GC:gc"
Warning (12125): Using design file sr_font.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sr_font
Info (12128): Elaborating entity "sr_font" for hierarchy "system:sys_inst|sr_font:VGA_FONT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujl2.tdf
    Info (12023): Found entity 1: altsyncram_ujl2
Info (12128): Elaborating entity "altsyncram_ujl2" for hierarchy "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated"
Info (12128): Elaborating entity "cache_controller" for hierarchy "system:sys_inst|cache_controller:cache_ctl"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache_lru" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache_addr" into its bus
Warning (12125): Using design file cache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cache
Info (12128): Elaborating entity "cache" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem"
Info (12128): Elaborating entity "KB_Mouse_8042" for hierarchy "system:sys_inst|KB_Mouse_8042:KB_Mouse"
Info (12128): Elaborating entity "PS2Interface" for hierarchy "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard"
Info (12128): Elaborating entity "PIC_8259" for hierarchy "system:sys_inst|PIC_8259:PIC"
Info (12128): Elaborating entity "unit186" for hierarchy "system:sys_inst|unit186:CPUUnit"
Warning (10230): Verilog HDL assignment warning at unit186.v(102): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at unit186.v(108): truncated value with size 15 to match size of target (8)
Info (12128): Elaborating entity "Next186_CPU" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(179): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(410): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(433): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(528): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(610): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(682): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(704): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(714): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(761): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(837): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(888): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1090): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1097): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1130): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1155): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1180): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1199): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1227): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1254): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1261): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1278): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1317): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1359): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1341): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1431): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1480): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1509): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1529): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1576): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1641): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1580): incomplete case statement has no default case item
Info (12128): Elaborating entity "Next186_Regs" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS"
Info (12128): Elaborating entity "Next186_ALU" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16"
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(129): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(132): truncated value with size 25 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(158): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at Next186_ALU.v(185): incomplete case statement has no default case item
Info (12128): Elaborating entity "Next186_EA" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA"
Info (12128): Elaborating entity "BIU186_32bSync_2T_DelayRead" for hierarchy "system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(128): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(129): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(133): truncated value with size 72 to match size of target (48)
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(174): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(202): truncated value with size 34 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(203): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(210): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "seg_map" for hierarchy "system:sys_inst|seg_map:seg_mapper"
Info (12128): Elaborating entity "timer_8253" for hierarchy "system:sys_inst|timer_8253:timer"
Warning (10230): Verilog HDL assignment warning at timer8253.v(63): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at timer8253.v(64): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "counter" for hierarchy "system:sys_inst|timer_8253:timer|counter:counter0"
Warning (10230): Verilog HDL assignment warning at timer8253.v(150): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at timer8253.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at timer8253.v(175): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at timer8253.v(181): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at timer8253.v(189): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "soundwave" for hierarchy "system:sys_inst|soundwave:sound_gen"
Warning (12125): Using design file sndfifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sndfifo
Info (12128): Elaborating entity "sndfifo" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dlm1.tdf
    Info (12023): Found entity 1: dcfifo_dlm1
Info (12128): Elaborating entity "dcfifo_dlm1" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf
    Info (12023): Found entity 1: a_gray2bin_rab
Info (12128): Elaborating entity "a_gray2bin_rab" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_oh6.tdf
    Info (12023): Found entity 1: a_graycounter_oh6
Info (12128): Elaborating entity "a_graycounter_oh6" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kvb.tdf
    Info (12023): Found entity 1: a_graycounter_kvb
Info (12128): Elaborating entity "a_graycounter_kvb" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a971.tdf
    Info (12023): Found entity 1: altsyncram_a971
Info (12128): Elaborating entity "altsyncram_a971" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jv7
Info (12128): Elaborating entity "alt_synch_pipe_jv7" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kv7
Info (12128): Elaborating entity "alt_synch_pipe_kv7" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf
    Info (12023): Found entity 1: cmpr_c06
Info (12128): Elaborating entity "cmpr_c06" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|cmpr_c06:rdempty_eq_comp"
Info (12128): Elaborating entity "DSP32" for hierarchy "system:sys_inst|DSP32:DSP32_inst"
Warning (10764): Verilog HDL warning at DSP32.v(101): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at DSP32.v(101): truncated value with size 65 to match size of target (33)
Warning (10235): Verilog HDL Always Construct warning at DSP32.v(156): variable "CF" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at DSP32.v(154): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at DSP32.v(154): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at DSP32.v(218): all case item expressions in this case statement are onehot
Warning (12125): Using design file qdsp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qdsp
Info (12128): Elaborating entity "qdsp" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus"
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qsk1.tdf
    Info (12023): Found entity 1: dcfifo_qsk1
Info (12128): Elaborating entity "dcfifo_qsk1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf
    Info (12023): Found entity 1: a_graycounter_9g6
Info (12128): Elaborating entity "a_graycounter_9g6" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_9g6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf
    Info (12023): Found entity 1: a_graycounter_5ub
Info (12128): Elaborating entity "a_graycounter_5ub" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_5ub:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i671.tdf
    Info (12023): Found entity 1: altsyncram_i671
Info (12128): Elaborating entity "altsyncram_i671" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4u7
Info (12128): Elaborating entity "alt_synch_pipe_4u7" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp|dffpipe_uu8:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5u7
Info (12128): Elaborating entity "alt_synch_pipe_5u7" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp|dffpipe_vu8:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:rdempty_eq_comp"
Warning (12125): Using design file instrmem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: instrmem
Info (12128): Elaborating entity "instrmem" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3i12.tdf
    Info (12023): Found entity 1: altsyncram_3i12
Info (12128): Elaborating entity "altsyncram_3i12" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated"
Info (12128): Elaborating entity "regs" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs"
Warning (12125): Using design file datamem16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: datamem16
Info (12128): Elaborating entity "datamem16" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afq1.tdf
    Info (12023): Found entity 1: altsyncram_afq1
Info (12128): Elaborating entity "altsyncram_afq1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated"
Info (12128): Elaborating entity "UART_8250" for hierarchy "system:sys_inst|UART_8250:UART"
Warning (10036): Verilog HDL or VHDL warning at UART_8250.v(66): object "new_wdata" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at UART_8250.v(74): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_8250.v(82): truncated value with size 18 to match size of target (16)
Info (12128): Elaborating entity "rs232_phy" for hierarchy "system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst"
Info (12128): Elaborating entity "q1" for hierarchy "system:sys_inst|UART_8250:UART|q1:rs232_wr"
Info (10264): Verilog HDL Case Statement information at q1.v(74): all case item expressions in this case statement are onehot
Warning (12125): Using design file q16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: q16
Info (12128): Elaborating entity "q16" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd"
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_gll1.tdf
    Info (12023): Found entity 1: dcfifo_gll1
Info (12128): Elaborating entity "dcfifo_gll1" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf
    Info (12023): Found entity 1: a_graycounter_mh6
Info (12128): Elaborating entity "a_graycounter_mh6" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf
    Info (12023): Found entity 1: a_graycounter_ivb
Info (12128): Elaborating entity "a_graycounter_ivb" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c671.tdf
    Info (12023): Found entity 1: altsyncram_c671
Info (12128): Elaborating entity "altsyncram_c671" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hv7
Info (12128): Elaborating entity "alt_synch_pipe_hv7" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp|dffpipe_b09:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_iv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_iv7
Info (12128): Elaborating entity "alt_synch_pipe_iv7" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_f09:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|cmpr_a06:rdempty_eq_comp"
Info (12128): Elaborating entity "opl3" for hierarchy "system:sys_inst|opl3:opl3_inst"
Warning (12125): Using design file opl3_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: opl3_mem
Info (12128): Elaborating entity "opl3_mem" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "opl3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r2s2.tdf
    Info (12023): Found entity 1: altsyncram_r2s2
Info (12128): Elaborating entity "altsyncram_r2s2" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated"
Warning (12125): Using design file opl3_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: opl3_in
Info (12128): Elaborating entity "opl3_in" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue"
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8vk1.tdf
    Info (12023): Found entity 1: dcfifo_8vk1
Info (12128): Elaborating entity "dcfifo_8vk1" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l151.tdf
    Info (12023): Found entity 1: altsyncram_l151
Info (12128): Elaborating entity "altsyncram_l151" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lv7
Info (12128): Elaborating entity "alt_synch_pipe_lv7" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_g09:dffpipe6"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mv7
Info (12128): Elaborating entity "alt_synch_pipe_mv7" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf
    Info (12023): Found entity 1: dffpipe_h09
Info (12128): Elaborating entity "dffpipe_h09" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe9"
Info (12128): Elaborating entity "opl3seq" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst"
Warning (10230): Verilog HDL assignment warning at opl3seq.v(110): truncated value with size 14 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(118): truncated value with size 16 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at am.mem(68): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(69): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(70): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(71): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(72): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(73): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(74): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(75): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(76): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(77): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(78): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(79): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(80): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(81): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(82): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(83): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(84): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(85): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(86): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(87): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(88): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(89): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(90): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(91): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(92): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(93): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(94): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(95): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(96): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(97): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(98): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(99): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(100): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(101): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(102): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(103): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(104): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(105): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(106): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(107): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(108): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(109): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(110): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(111): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(112): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(113): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(114): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(115): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(116): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(117): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(118): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(119): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(120): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(121): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(122): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(123): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(124): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(125): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(126): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(127): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(128): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(129): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(130): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(131): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(132): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(133): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(134): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(135): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(136): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(137): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(138): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(139): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(140): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(141): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(142): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(143): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(144): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(145): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(146): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(147): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(148): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(149): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at am.mem(150): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at pm.mem(29): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(37): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(44): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(45): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(46): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(53): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(60): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(61): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(62): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(68): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(69): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(70): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(76): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(77): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(78): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(84): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(85): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(86): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(92): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(93): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(94): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(100): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(101): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(102): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(108): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(109): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(110): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(116): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(117): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(118): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(124): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(125): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pm.mem(126): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(1): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(2): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(3): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(4): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(5): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(6): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(7): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(8): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(9): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(10): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(11): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(12): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(13): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(14): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(15): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(16): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(17): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(18): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(19): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(20): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(21): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(22): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(23): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(24): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(25): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(26): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(27): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(28): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(29): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(30): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(31): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(32): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(33): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(34): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(35): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(36): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(37): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(38): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(39): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(40): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(41): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(42): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(43): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(44): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(45): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(46): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(47): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(48): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(49): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(50): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(51): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(52): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(53): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(54): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(55): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(56): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(57): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(58): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(59): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(60): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(61): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(62): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(63): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(64): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(65): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(66): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(67): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(68): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(69): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(70): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(71): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(72): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(73): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(74): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(75): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(76): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(77): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(78): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(79): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(80): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(81): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(82): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(83): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(84): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(85): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(86): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(87): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(88): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(89): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(90): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(91): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(92): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(93): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(94): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(95): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(96): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(97): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(98): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(99): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(100): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(101): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(102): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(103): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(104): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(105): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(106): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(107): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(108): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(109): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(110): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(111): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(112): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(113): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(114): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(115): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(116): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(117): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(118): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(119): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(120): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(199): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(207): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(223): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(229): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(269): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(279): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(301): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(309): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(328): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(331): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(337): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(338): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(340): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(347): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(387): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(400): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(411): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(419): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL Case Statement warning at opl3seq.v(259): incomplete case statement has no default case item
Warning (10030): Net "lfo_am_table.data_a" at opl3seq.v(142) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lfo_am_table.waddr_a" at opl3seq.v(142) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lfo_pm_table.data_a" at opl3seq.v(151) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lfo_pm_table.waddr_a" at opl3seq.v(151) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "eg_inc_tab.data_a" at opl3seq.v(158) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "eg_inc_tab.waddr_a" at opl3seq.v(158) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lfo_am_table.we_a" at opl3seq.v(142) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lfo_pm_table.we_a" at opl3seq.v(151) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "eg_inc_tab.we_a" at opl3seq.v(158) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "sampler" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst"
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(5): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(6): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(7): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(8): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(9): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(10): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(11): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(12): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(13): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(14): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(15): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(16): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(17): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(18): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(19): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(20): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(21): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(22): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(23): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(24): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(25): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(26): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(27): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(28): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(29): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(30): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(31): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(32): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(33): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(34): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(35): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(36): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(37): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(38): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(39): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(40): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(41): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(42): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(43): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(44): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(45): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(46): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(47): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(48): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(49): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(50): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(51): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(52): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(53): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(54): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(55): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(56): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(57): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(58): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(59): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(60): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(61): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(62): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(63): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(64): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(65): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(66): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(67): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(68): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(69): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(70): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(71): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(72): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(73): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(74): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(75): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(76): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(77): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(78): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(79): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(80): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(81): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(82): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(83): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(84): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(85): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(86): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(87): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(88): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(89): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(90): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(91): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(92): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(93): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(94): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(95): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(96): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(97): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(98): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(99): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(7): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(8): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(9): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(10): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(11): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(12): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(13): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(14): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(15): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(16): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(17): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(18): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(19): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(20): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(21): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(22): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(23): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(24): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(25): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(26): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(27): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(28): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(29): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(30): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(31): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(32): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(33): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(34): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(35): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(36): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(37): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(38): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(39): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(40): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(41): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(42): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(43): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(44): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(45): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(46): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(47): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(48): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(49): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(50): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(51): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(52): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(53): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(54): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(55): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(56): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(57): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(58): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(59): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(60): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(61): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(62): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(63): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(64): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(65): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(66): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(67): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(68): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(69): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(70): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(71): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(72): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(73): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(74): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(75): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(76): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(77): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(78): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(79): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(80): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(81): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(82): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(83): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(84): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(85): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(86): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(87): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(88): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(89): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(90): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(91): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(92): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(93): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(94): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(95): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(96): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(97): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(98): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(99): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5657): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5658): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5659): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5660): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5661): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5662): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5663): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5664): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5665): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5666): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5667): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5668): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5669): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5670): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5671): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5672): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5673): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5674): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5675): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5676): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5677): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5678): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5679): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5680): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5681): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5682): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5683): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5684): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5685): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5686): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5687): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5688): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5689): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5690): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5691): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5692): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5693): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5694): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5695): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5696): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5697): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5698): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5699): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5700): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5701): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5702): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5703): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5704): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5705): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5706): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5707): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5708): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5709): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5710): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5711): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5712): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5713): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5714): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5715): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5716): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5717): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5718): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5719): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5720): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5721): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5722): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5723): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5724): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5725): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5726): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5727): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5728): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5729): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5730): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5731): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5732): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5733): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5734): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5735): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5736): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5737): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5738): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5739): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5740): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5741): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5742): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5743): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5744): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5745): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5746): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5747): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5748): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5749): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5750): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5751): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5752): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5753): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5754): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5755): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5756): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5757): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5758): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5759): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5760): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5761): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5762): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5763): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5764): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5765): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5766): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5767): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5768): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5769): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5770): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5771): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5772): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5773): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5774): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5775): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5776): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5777): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5778): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5779): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5780): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5781): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5782): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5783): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5784): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5785): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5786): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5787): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5788): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5789): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5790): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5791): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5792): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5793): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5794): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5795): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5796): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5797): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5798): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5799): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5800): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5801): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5802): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5803): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5804): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5805): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5806): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5807): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5808): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5809): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5810): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5811): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5812): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5813): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5814): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5815): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5816): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5817): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5818): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5819): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5820): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5821): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5822): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5823): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5824): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5825): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5826): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5827): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5828): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5829): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5830): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5831): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5832): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5833): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5834): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5835): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5836): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5837): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5838): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5839): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5840): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5841): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5842): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5843): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5844): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5845): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5846): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5847): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5848): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5849): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5850): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5851): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5852): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5853): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5854): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5855): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5856): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5857): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5858): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5859): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5860): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5861): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5862): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5863): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5864): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5865): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5866): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5867): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5868): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5869): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5870): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5871): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5872): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5873): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5874): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5875): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5876): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5877): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5878): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5879): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5880): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5881): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5882): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5883): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5884): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5885): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5886): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5887): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5888): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5889): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5890): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5891): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5892): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5893): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5894): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5895): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5896): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5897): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5898): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5899): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5900): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5901): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5902): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5903): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5904): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5905): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5906): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5907): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5908): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5909): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5910): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5911): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5912): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5913): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5914): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5915): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5916): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5917): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5918): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5919): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5920): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5921): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5922): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5923): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5924): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5925): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5926): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5927): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5928): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5929): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5930): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5931): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5932): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5933): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5934): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5935): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5936): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5937): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5938): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5939): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5940): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5941): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5942): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5943): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5944): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5945): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5946): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5947): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5948): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5949): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5950): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5951): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5952): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5953): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5954): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5955): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5956): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5957): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5958): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5959): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5960): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5961): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5962): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5963): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5964): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5965): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5966): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5967): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5968): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5969): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5970): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5971): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5972): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5973): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5974): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5975): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5976): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5977): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5978): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5979): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5980): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5981): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5982): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5983): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5984): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5985): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5986): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5987): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5988): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5989): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5990): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5991): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5992): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5993): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5994): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5995): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5996): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5997): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5998): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5999): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6000): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6001): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6002): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6003): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6004): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6005): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6006): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6007): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6008): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6009): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6010): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6011): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6012): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6013): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6014): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6015): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6016): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6017): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6018): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6019): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6020): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6021): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6022): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6023): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6024): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6025): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6026): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6027): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6028): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6029): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6030): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6031): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6032): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6033): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6034): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6035): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6036): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6037): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6038): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6039): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6040): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6041): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6042): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6043): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6044): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6045): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6046): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6047): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6048): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6049): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6050): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6051): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6052): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6053): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6054): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6055): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6056): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6057): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6058): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6059): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6060): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6061): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6062): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6063): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6064): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6065): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6066): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6067): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6068): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6069): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6070): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6071): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6072): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6073): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6074): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6075): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6076): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6077): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6078): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6079): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6080): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6081): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6082): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6083): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6084): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6085): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6086): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6087): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6088): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6089): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6090): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6091): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6092): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6093): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6094): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6095): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6096): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6097): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6098): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6099): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6100): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6101): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6102): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6103): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6104): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6105): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6106): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6107): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6108): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6109): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6110): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6111): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6112): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6113): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6114): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6115): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6116): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6117): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6118): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6119): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6120): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6121): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6122): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6123): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6124): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6125): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6126): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6127): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6128): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6129): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6130): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6131): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6132): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6133): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6134): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6135): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6136): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6137): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6138): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6139): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6140): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6141): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6142): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6143): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6144): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6145): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6146): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6147): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6148): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6149): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6150): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6151): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6152): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6153): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6154): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6155): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6156): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6157): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6158): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6159): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6160): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6161): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6162): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6163): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6164): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6165): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6166): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6167): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6168): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6169): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6170): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6171): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6172): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6173): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6174): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6175): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6176): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6177): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6178): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6179): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6180): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6181): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6182): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6183): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6184): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6185): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6186): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6187): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6188): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6189): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6190): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6191): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6192): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6193): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6194): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6195): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6196): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6197): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6198): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6199): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6200): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6201): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6202): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6203): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6204): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6205): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6206): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6207): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6208): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6209): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6210): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6211): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6212): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6213): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6214): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6215): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6216): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6217): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6218): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6219): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6220): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6221): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6222): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6223): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6224): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6225): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6226): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6227): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6228): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6229): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6230): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6231): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6232): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6233): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6234): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6235): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6236): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6237): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6238): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6239): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6240): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6241): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6242): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6243): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6244): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6245): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6246): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6247): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6248): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6249): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6250): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6251): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6252): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6253): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6254): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6255): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6256): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6257): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6258): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6259): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6260): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6261): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6262): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6263): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6264): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6265): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6266): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6267): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6268): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6269): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6270): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6271): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6272): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6273): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6274): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6275): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6276): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6277): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6278): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6279): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6280): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6281): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6282): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6283): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6284): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6285): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6286): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6287): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6288): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6289): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6290): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6291): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6292): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6293): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6294): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6295): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6296): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6297): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6298): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6299): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6300): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6301): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6302): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6303): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6304): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6305): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6306): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6307): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6308): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6309): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6310): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6311): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6312): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6313): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6314): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6315): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6316): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6317): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6318): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6319): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6320): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6321): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6322): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6323): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6324): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6325): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6326): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6327): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6328): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6329): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6330): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6331): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6332): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6333): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6334): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6335): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6336): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6337): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6338): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6339): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6340): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6341): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6342): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6343): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6344): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6345): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6346): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6347): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6348): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6349): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6350): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6351): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6352): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6353): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6354): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6355): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6356): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6357): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6358): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6359): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6360): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6361): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6362): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6363): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6364): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6365): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6366): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6367): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6368): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6369): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6370): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6371): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6372): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6373): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6374): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6375): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6376): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6377): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6378): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6379): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6380): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6381): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6382): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6383): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6384): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6385): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6386): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6387): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6388): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6389): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6390): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6391): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6392): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6393): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6394): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6395): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6396): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6397): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6398): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6399): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6400): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6401): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6402): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6403): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6404): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6405): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6406): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6407): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6408): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6409): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6410): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6411): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6412): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6413): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6414): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6415): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6416): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6417): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6418): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6419): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6420): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6421): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6422): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6423): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6424): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6425): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6426): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6427): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6428): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6429): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6430): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6431): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6432): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6433): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6434): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6435): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6436): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6437): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6438): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6439): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6440): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6441): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6442): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6443): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6444): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6445): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6446): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6447): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6448): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6449): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6450): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6451): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6452): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6453): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6454): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6455): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6456): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6457): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6458): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6459): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6460): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6461): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6462): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6463): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6464): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6465): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6466): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6467): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6468): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6469): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6470): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6471): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6472): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6473): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6474): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6475): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6476): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6477): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6478): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6479): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6480): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6481): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6482): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6483): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6484): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6485): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6486): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6487): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6488): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6489): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6490): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6491): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6492): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6493): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6494): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6495): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6496): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6497): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6498): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6499): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6500): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6501): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6502): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6503): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6504): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6505): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6506): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6507): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6508): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6509): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6510): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6511): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6512): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6513): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6514): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6515): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6516): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6517): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6518): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6519): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6520): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6521): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6522): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6523): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6524): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6525): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6526): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6527): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6528): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6529): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6530): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6531): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6532): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6533): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6534): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6535): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6536): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6537): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6538): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6539): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6540): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6541): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6542): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6543): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6544): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6545): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6546): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6547): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6548): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6549): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6550): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6551): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6552): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6553): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6554): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6555): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6556): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6557): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6558): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6559): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6560): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6561): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6562): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6563): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6564): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6565): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6566): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6567): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6568): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6569): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6570): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6571): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6572): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6573): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6574): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6575): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6576): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6577): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6578): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6579): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6580): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6581): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6582): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6583): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6584): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6585): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6586): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6587): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6588): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6589): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6590): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6591): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6592): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6593): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6594): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6595): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6596): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6597): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6598): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6599): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6600): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6601): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6602): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6603): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6604): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6605): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6606): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6607): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6608): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6609): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6610): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6611): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6612): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6613): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6614): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6615): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6616): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6617): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6618): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6619): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6620): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6621): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6622): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6623): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6624): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6625): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6626): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6627): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6628): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6629): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6630): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6631): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6632): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6633): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6634): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6635): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6636): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6637): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6638): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6639): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6640): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6641): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6642): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6643): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6644): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6645): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6646): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6647): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6648): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6649): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6650): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6651): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6652): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6653): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6654): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6655): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6656): truncated value with size 16 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at opl3seq.v(475): truncated value with size 32 to match size of target (13)
Warning (10030): Net "sin_tab.data_a" at opl3seq.v(465) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin_tab.waddr_a" at opl3seq.v(465) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "exp_tab.data_a" at opl3seq.v(468) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "exp_tab.waddr_a" at opl3seq.v(468) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin_tab.we_a" at opl3seq.v(465) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "exp_tab.we_a" at opl3seq.v(468) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "NextZ80" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80"
Warning (10230): Verilog HDL assignment warning at NextZ80CPU.v(116): truncated value with size 32 to match size of target (3)
Warning (10027): Verilog HDL or VHDL warning at the NextZ80CPU.v(262): index expression is not wide enough to address all of the elements in the array
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(262): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(278): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(304): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(409): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(445): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(516): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(576): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(613): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(635): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(658): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(683): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(699): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(726): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(768): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(801): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(837): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(859): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(904): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(918): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(960): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1067): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1117): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1287): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1318): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1355): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1454): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(226): incomplete case statement has no default case item
Info (12128): Elaborating entity "Z80Reg" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS"
Warning (10230): Verilog HDL assignment warning at NextZ80Reg.v(114): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "RAM16X8D_regs" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo"
Info (12128): Elaborating entity "RegSelect" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW"
Warning (10027): Verilog HDL or VHDL warning at the NextZ80Reg.v(164): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the NextZ80Reg.v(167): index expression is not wide enough to address all of the elements in the array
Info (12128): Elaborating entity "ALU8" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8"
Warning (10230): Verilog HDL assignment warning at NextZ80ALU.v(105): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "daa" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust"
Info (12128): Elaborating entity "ALU16" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16"
Info (12128): Elaborating entity "i2c_master_byte" for hierarchy "system:sys_inst|i2c_master_byte:i2cmb"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|q_a[31]"
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276007): RAM logic "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_inc_tab" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "system:sys_inst|seg_map:seg_mapper|map" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "system:sys_inst|VGA_DAC:dac|egapal" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "system:sys_inst|VGA_DAC:dac|store" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "system:sys_inst|SDRAM_16bit:SDR|actLine" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/db/Next186_SoC.ram2_opl3seq_84abd2ad.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 210
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram0_opl3seq_84abd2ad.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|sin_tab_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram0_sampler_705dd160.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|exp_tab_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6656
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram1_sampler_705dd160.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|seg_map:seg_mapper|map_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|VGA_GC:gc|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|VGA_CRT:crt|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 25
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 25
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "210"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_opl3seq_84abd2ad.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sed1.tdf
    Info (12023): Found entity 1: altsyncram_sed1
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_sampler_705dd160.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kgd1.tdf
    Info (12023): Found entity 1: altsyncram_kgd1
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6656"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram1_sampler_705dd160.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgd1.tdf
    Info (12023): Found entity 1: altsyncram_qgd1
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3k1.tdf
    Info (12023): Found entity 1: altsyncram_a3k1
Info (12130): Elaborated megafunction instantiation "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1s1.tdf
    Info (12023): Found entity 1: altsyncram_s1s1
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_atm1.tdf
    Info (12023): Found entity 1: altsyncram_atm1
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "25"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "25"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80n1.tdf
    Info (12023): Found entity 1: altsyncram_80n1
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|i2c_master_byte:i2cmb|SDA" to the node "system:sys_inst|i2c_master_byte:i2cmb|b0" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[7]" to the node "system:sys_inst|GPIOData[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[0]" to the node "system:sys_inst|GPIOData[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[4]" to the node "system:sys_inst|GPIOData[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[5]" to the node "system:sys_inst|GPIOData[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[6]" to the node "system:sys_inst|GPIOData[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[1]" to the node "system:sys_inst|GPIOData[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[2]" to the node "system:sys_inst|GPIOData[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[3]" to the node "system:sys_inst|GPIOData[3]" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "HLLED" is stuck at VCC
    Warning (13410): Pin "SYLED" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 1 DDIO, 7 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll5. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (21057): Implemented 12051 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 11671 logic cells
    Info (21064): Implemented 291 RAM segments
    Info (21065): Implemented 7 PLLs
    Info (21062): Implemented 5 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11223 warnings
    Info: Peak virtual memory: 644 megabytes
    Info: Processing ended: Tue Dec 03 23:45:32 2019
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186_SoC.map.smsg.


