{
  "module_name": "mt8183-dai-adda.c",
  "hash_id": "189e9b6f7c891b5e52533b190f1303ae5927e2cd66466c019c6fce80cafb8607",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8183/mt8183-dai-adda.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/regmap.h>\n#include <linux/delay.h>\n#include \"mt8183-afe-common.h\"\n#include \"mt8183-interconnection.h\"\n#include \"mt8183-reg.h\"\n\nenum {\n\tAUDIO_SDM_LEVEL_MUTE = 0,\n\tAUDIO_SDM_LEVEL_NORMAL = 0x1d,\n\t \n\t \n};\n\nenum {\n\tDELAY_DATA_MISO1 = 0,\n\tDELAY_DATA_MISO2,\n};\n\nenum {\n\tMTK_AFE_ADDA_DL_RATE_8K = 0,\n\tMTK_AFE_ADDA_DL_RATE_11K = 1,\n\tMTK_AFE_ADDA_DL_RATE_12K = 2,\n\tMTK_AFE_ADDA_DL_RATE_16K = 3,\n\tMTK_AFE_ADDA_DL_RATE_22K = 4,\n\tMTK_AFE_ADDA_DL_RATE_24K = 5,\n\tMTK_AFE_ADDA_DL_RATE_32K = 6,\n\tMTK_AFE_ADDA_DL_RATE_44K = 7,\n\tMTK_AFE_ADDA_DL_RATE_48K = 8,\n\tMTK_AFE_ADDA_DL_RATE_96K = 9,\n\tMTK_AFE_ADDA_DL_RATE_192K = 10,\n};\n\nenum {\n\tMTK_AFE_ADDA_UL_RATE_8K = 0,\n\tMTK_AFE_ADDA_UL_RATE_16K = 1,\n\tMTK_AFE_ADDA_UL_RATE_32K = 2,\n\tMTK_AFE_ADDA_UL_RATE_48K = 3,\n\tMTK_AFE_ADDA_UL_RATE_96K = 4,\n\tMTK_AFE_ADDA_UL_RATE_192K = 5,\n\tMTK_AFE_ADDA_UL_RATE_48K_HD = 6,\n};\n\nstatic unsigned int adda_dl_rate_transform(struct mtk_base_afe *afe,\n\t\t\t\t\t   unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_8K;\n\tcase 11025:\n\t\treturn MTK_AFE_ADDA_DL_RATE_11K;\n\tcase 12000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_12K;\n\tcase 16000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_16K;\n\tcase 22050:\n\t\treturn MTK_AFE_ADDA_DL_RATE_22K;\n\tcase 24000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_24K;\n\tcase 32000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_32K;\n\tcase 44100:\n\t\treturn MTK_AFE_ADDA_DL_RATE_44K;\n\tcase 48000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_48K;\n\tcase 96000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_96K;\n\tcase 192000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_192K;\n\tdefault:\n\t\tdev_warn(afe->dev, \"%s(), rate %d invalid, use 48kHz!!!\\n\",\n\t\t\t __func__, rate);\n\t\treturn MTK_AFE_ADDA_DL_RATE_48K;\n\t}\n}\n\nstatic unsigned int adda_ul_rate_transform(struct mtk_base_afe *afe,\n\t\t\t\t\t   unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_8K;\n\tcase 16000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_16K;\n\tcase 32000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_32K;\n\tcase 48000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_48K;\n\tcase 96000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_96K;\n\tcase 192000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_192K;\n\tdefault:\n\t\tdev_warn(afe->dev, \"%s(), rate %d invalid, use 48kHz!!!\\n\",\n\t\t\t __func__, rate);\n\t\treturn MTK_AFE_ADDA_UL_RATE_48K;\n\t}\n}\n\n \nstatic const struct snd_kcontrol_new mtk_adda_dl_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1\", AFE_CONN3, I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1\", AFE_CONN3, I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1\", AFE_CONN3, I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN3,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN3,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN3,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN3,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new mtk_adda_dl_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1\", AFE_CONN4, I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH2\", AFE_CONN4, I_DL1_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1\", AFE_CONN4, I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH2\", AFE_CONN4, I_DL2_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1\", AFE_CONN4, I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH2\", AFE_CONN4, I_DL3_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN4,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN4,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN4,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN4,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH2\", AFE_CONN4,\n\t\t\t\t    I_PCM_1_CAP_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH2\", AFE_CONN4,\n\t\t\t\t    I_PCM_2_CAP_CH2, 1, 0),\n};\n\nstatic int mtk_adda_ul_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol,\n\t\t\t     int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\n\tdev_dbg(afe->dev, \"%s(), name %s, event 0x%x\\n\",\n\t\t__func__, w->name, event);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\t \n\t\tif (afe_priv->mtkaif_dmic) {\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_MTKAIF_RX_CFG0,\n\t\t\t\t\t   0x1, 0x1);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_MTKAIF_RX_CFG0,\n\t\t\t\t\t   0x0, 0xf << 20);\n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0,\n\t\t\t\t\t   0x0, 0x1 << 5);\n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0,\n\t\t\t\t\t   0x0, 0x3 << 14);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0,\n\t\t\t\t\t   0x1 << 1, 0x1 << 1);\n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_UL_SRC_CON0,\n\t\t\t\t\t   0x3 << 21, 0x3 << 21);\n\t\t}\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\t \n\t\tusleep_range(125, 135);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n \nstatic const char * const mt8183_adda_off_on_str[] = {\n\t\"Off\", \"On\"\n};\n\nstatic const struct soc_enum mt8183_adda_enum[] = {\n\tSOC_ENUM_SINGLE_EXT(ARRAY_SIZE(mt8183_adda_off_on_str),\n\t\t\t    mt8183_adda_off_on_str),\n};\n\nstatic int mt8183_adda_dmic_get(struct snd_kcontrol *kcontrol,\n\t\t\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\n\tucontrol->value.integer.value[0] = afe_priv->mtkaif_dmic;\n\n\treturn 0;\n}\n\nstatic int mt8183_adda_dmic_set(struct snd_kcontrol *kcontrol,\n\t\t\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tstruct soc_enum *e = (struct soc_enum *)kcontrol->private_value;\n\n\tif (ucontrol->value.enumerated.item[0] >= e->items)\n\t\treturn -EINVAL;\n\n\tafe_priv->mtkaif_dmic = ucontrol->value.integer.value[0];\n\n\tdev_info(afe->dev, \"%s(), kcontrol name %s, mtkaif_dmic %d\\n\",\n\t\t __func__, kcontrol->id.name, afe_priv->mtkaif_dmic);\n\n\treturn 0;\n}\n\nstatic const struct snd_kcontrol_new mtk_adda_controls[] = {\n\tSOC_ENUM_EXT(\"MTKAIF_DMIC\", mt8183_adda_enum[0],\n\t\t     mt8183_adda_dmic_get, mt8183_adda_dmic_set),\n};\n\nenum {\n\tSUPPLY_SEQ_ADDA_AFE_ON,\n\tSUPPLY_SEQ_ADDA_DL_ON,\n\tSUPPLY_SEQ_ADDA_UL_ON,\n};\n\nstatic const struct snd_soc_dapm_widget mtk_dai_adda_widgets[] = {\n\t \n\tSND_SOC_DAPM_MIXER(\"ADDA_DL_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   mtk_adda_dl_ch1_mix,\n\t\t\t   ARRAY_SIZE(mtk_adda_dl_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"ADDA_DL_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   mtk_adda_dl_ch2_mix,\n\t\t\t   ARRAY_SIZE(mtk_adda_dl_ch2_mix)),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA Enable\", SUPPLY_SEQ_ADDA_AFE_ON,\n\t\t\t      AFE_ADDA_UL_DL_CON0, ADDA_AFE_ON_SFT, 0,\n\t\t\t      NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA Playback Enable\", SUPPLY_SEQ_ADDA_DL_ON,\n\t\t\t      AFE_ADDA_DL_SRC2_CON0,\n\t\t\t      DL_2_SRC_ON_TMP_CTL_PRE_SFT, 0,\n\t\t\t      NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA Capture Enable\", SUPPLY_SEQ_ADDA_UL_ON,\n\t\t\t      AFE_ADDA_UL_SRC_CON0,\n\t\t\t      UL_SRC_ON_TMP_CTL_SFT, 0,\n\t\t\t      mtk_adda_ul_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_dac_clk\"),\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_dac_predis_clk\"),\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_adc_clk\"),\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"mtkaif_26m_clk\"),\n};\n\nstatic const struct snd_soc_dapm_route mtk_dai_adda_routes[] = {\n\t \n\t{\"ADDA_DL_CH1\", \"DL1_CH1\", \"DL1\"},\n\t{\"ADDA_DL_CH2\", \"DL1_CH1\", \"DL1\"},\n\t{\"ADDA_DL_CH2\", \"DL1_CH2\", \"DL1\"},\n\n\t{\"ADDA_DL_CH1\", \"DL2_CH1\", \"DL2\"},\n\t{\"ADDA_DL_CH2\", \"DL2_CH1\", \"DL2\"},\n\t{\"ADDA_DL_CH2\", \"DL2_CH2\", \"DL2\"},\n\n\t{\"ADDA_DL_CH1\", \"DL3_CH1\", \"DL3\"},\n\t{\"ADDA_DL_CH2\", \"DL3_CH1\", \"DL3\"},\n\t{\"ADDA_DL_CH2\", \"DL3_CH2\", \"DL3\"},\n\n\t{\"ADDA Playback\", NULL, \"ADDA_DL_CH1\"},\n\t{\"ADDA Playback\", NULL, \"ADDA_DL_CH2\"},\n\n\t \n\t{\"ADDA Playback\", NULL, \"ADDA Enable\"},\n\t{\"ADDA Playback\", NULL, \"ADDA Playback Enable\"},\n\t{\"ADDA Capture\", NULL, \"ADDA Enable\"},\n\t{\"ADDA Capture\", NULL, \"ADDA Capture Enable\"},\n\n\t \n\t{\"ADDA Playback\", NULL, \"mtkaif_26m_clk\"},\n\t{\"ADDA Playback\", NULL, \"aud_dac_clk\"},\n\t{\"ADDA Playback\", NULL, \"aud_dac_predis_clk\"},\n\n\t{\"ADDA Capture\", NULL, \"mtkaif_26m_clk\"},\n\t{\"ADDA Capture\", NULL, \"aud_adc_clk\"},\n};\n\nstatic int set_mtkaif_rx(struct mtk_base_afe *afe)\n{\n\tstruct mt8183_afe_private *afe_priv = afe->platform_priv;\n\tint delay_data;\n\tint delay_cycle;\n\n\tswitch (afe_priv->mtkaif_protocol) {\n\tcase MT8183_MTKAIF_PROTOCOL_2_CLK_P2:\n\t\tregmap_write(afe->regmap, AFE_AUD_PAD_TOP, 0x38);\n\t\tregmap_write(afe->regmap, AFE_AUD_PAD_TOP, 0x39);\n\t\t \n\t\tregmap_write(afe->regmap, AFE_ADDA_MTKAIF_CFG0,\n\t\t\t     0x80010000);\n\n\t\tif (afe_priv->mtkaif_phase_cycle[0] >=\n\t\t    afe_priv->mtkaif_phase_cycle[1]) {\n\t\t\tdelay_data = DELAY_DATA_MISO1;\n\t\t\tdelay_cycle = afe_priv->mtkaif_phase_cycle[0] -\n\t\t\t\t      afe_priv->mtkaif_phase_cycle[1];\n\t\t} else {\n\t\t\tdelay_data = DELAY_DATA_MISO2;\n\t\t\tdelay_cycle = afe_priv->mtkaif_phase_cycle[1] -\n\t\t\t\t      afe_priv->mtkaif_phase_cycle[0];\n\t\t}\n\n\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t   AFE_ADDA_MTKAIF_RX_CFG2,\n\t\t\t\t   MTKAIF_RXIF_DELAY_DATA_MASK_SFT,\n\t\t\t\t   delay_data << MTKAIF_RXIF_DELAY_DATA_SFT);\n\n\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t   AFE_ADDA_MTKAIF_RX_CFG2,\n\t\t\t\t   MTKAIF_RXIF_DELAY_CYCLE_MASK_SFT,\n\t\t\t\t   delay_cycle << MTKAIF_RXIF_DELAY_CYCLE_SFT);\n\t\tbreak;\n\tcase MT8183_MTKAIF_PROTOCOL_2:\n\t\tregmap_write(afe->regmap, AFE_AUD_PAD_TOP, 0x31);\n\t\tregmap_write(afe->regmap, AFE_ADDA_MTKAIF_CFG0,\n\t\t\t     0x00010000);\n\t\tbreak;\n\tcase MT8183_MTKAIF_PROTOCOL_1:\n\t\tregmap_write(afe->regmap, AFE_AUD_PAD_TOP, 0x31);\n\t\tregmap_write(afe->regmap, AFE_ADDA_MTKAIF_CFG0, 0x0);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int mtk_dai_adda_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t\t  struct snd_soc_dai *dai)\n{\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tunsigned int rate = params_rate(params);\n\n\tdev_dbg(afe->dev, \"%s(), id %d, stream %d, rate %d\\n\",\n\t\t__func__, dai->id, substream->stream, rate);\n\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tunsigned int dl_src2_con0 = 0;\n\t\tunsigned int dl_src2_con1 = 0;\n\n\t\t \n\t\tregmap_write(afe->regmap, AFE_ADDA_PREDIS_CON0, 0);\n\t\tregmap_write(afe->regmap, AFE_ADDA_PREDIS_CON1, 0);\n\n\t\t \n\t\tdl_src2_con0 = adda_dl_rate_transform(afe, rate) << 28;\n\n\t\t \n\t\tswitch (rate) {\n\t\tcase 192000:\n\t\t\tdl_src2_con0 |= (0x1 << 24);  \n\t\t\tdl_src2_con0 |= 1 << 14;\n\t\t\tbreak;\n\t\tcase 96000:\n\t\t\tdl_src2_con0 |= (0x2 << 24);  \n\t\t\tdl_src2_con0 |= 1 << 14;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdl_src2_con0 |= (0x3 << 24);  \n\t\t\tbreak;\n\t\t}\n\n\t\t \n\t\tdl_src2_con0 |= (0x03 << 11);\n\n\t\t \n\t\tif (rate == 8000 || rate == 16000)\n\t\t\tdl_src2_con0 |= 0x01 << 5;\n\n\t\t \n\t\tdl_src2_con1 = 0xf74f0000;\n\n\t\t \n\t\tdl_src2_con0 = dl_src2_con0 | (0x01 << 1);\n\n\t\tregmap_write(afe->regmap, AFE_ADDA_DL_SRC2_CON0, dl_src2_con0);\n\t\tregmap_write(afe->regmap, AFE_ADDA_DL_SRC2_CON1, dl_src2_con1);\n\n\t\t \n\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t   AFE_ADDA_DL_SDM_DCCOMP_CON,\n\t\t\t\t   ATTGAIN_CTL_MASK_SFT,\n\t\t\t\t   AUDIO_SDM_LEVEL_NORMAL << ATTGAIN_CTL_SFT);\n\t} else {\n\t\tunsigned int voice_mode = 0;\n\t\tunsigned int ul_src_con0 = 0;\t \n\n\t\t \n\t\tset_mtkaif_rx(afe);\n\n\t\t \n\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t   AFE_ADDA_TOP_CON0,\n\t\t\t\t   0x1 << 0,\n\t\t\t\t   0x0 << 0);\n\n\t\tvoice_mode = adda_ul_rate_transform(afe, rate);\n\n\t\tul_src_con0 |= (voice_mode << 17) & (0x7 << 17);\n\n\t\t \n\t\tul_src_con0 |= (1 << UL_IIR_ON_TMP_CTL_SFT) &\n\t\t\t       UL_IIR_ON_TMP_CTL_MASK_SFT;\n\n\t\t \n\t\tregmap_write(afe->regmap, AFE_ADDA_IIR_COEF_02_01, 0x00000000);\n\t\tregmap_write(afe->regmap, AFE_ADDA_IIR_COEF_04_03, 0x00003FB8);\n\t\tregmap_write(afe->regmap, AFE_ADDA_IIR_COEF_06_05, 0x3FB80000);\n\t\tregmap_write(afe->regmap, AFE_ADDA_IIR_COEF_08_07, 0x3FB80000);\n\t\tregmap_write(afe->regmap, AFE_ADDA_IIR_COEF_10_09, 0x0000C048);\n\n\t\tregmap_write(afe->regmap, AFE_ADDA_UL_SRC_CON0, ul_src_con0);\n\n\t\t \n\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t   AFE_ADDA_MTKAIF_RX_CFG0,\n\t\t\t\t   0x1 << 0,\n\t\t\t\t   0x0 << 0);\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops mtk_dai_adda_ops = {\n\t.hw_params = mtk_dai_adda_hw_params,\n};\n\n \n#define MTK_ADDA_PLAYBACK_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t\t\t SNDRV_PCM_RATE_96000 |\\\n\t\t\t\t SNDRV_PCM_RATE_192000)\n\n#define MTK_ADDA_CAPTURE_RATES (SNDRV_PCM_RATE_8000 |\\\n\t\t\t\tSNDRV_PCM_RATE_16000 |\\\n\t\t\t\tSNDRV_PCM_RATE_32000 |\\\n\t\t\t\tSNDRV_PCM_RATE_48000)\n\n#define MTK_ADDA_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t  SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t  SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mtk_dai_adda_driver[] = {\n\t{\n\t\t.name = \"ADDA\",\n\t\t.id = MT8183_DAI_ADDA,\n\t\t.playback = {\n\t\t\t.stream_name = \"ADDA Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_ADDA_PLAYBACK_RATES,\n\t\t\t.formats = MTK_ADDA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"ADDA Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_ADDA_CAPTURE_RATES,\n\t\t\t.formats = MTK_ADDA_FORMATS,\n\t\t},\n\t\t.ops = &mtk_dai_adda_ops,\n\t},\n};\n\nint mt8183_dai_adda_register(struct mtk_base_afe *afe)\n{\n\tstruct mtk_base_afe_dai *dai;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mtk_dai_adda_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mtk_dai_adda_driver);\n\n\tdai->controls = mtk_adda_controls;\n\tdai->num_controls = ARRAY_SIZE(mtk_adda_controls);\n\tdai->dapm_widgets = mtk_dai_adda_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mtk_dai_adda_widgets);\n\tdai->dapm_routes = mtk_dai_adda_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mtk_dai_adda_routes);\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}