#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f74120 .scope module, "tb" "tb" 2 3;
 .timescale -9 -9;
v0000000000fcc4f0_0 .var "BLK_in1", 3 0;
v0000000000fcc590_0 .net "BLK_out1", 3 0, v0000000000f72c80_0;  1 drivers
v0000000000fcd3a0_0 .net "BLK_out2", 3 0, v0000000000f65740_0;  1 drivers
v0000000000fcc900_0 .var "D", 3 0;
v0000000000fccea0_0 .net "FF_out", 3 0, v0000000000f33320_0;  1 drivers
v0000000000fcd080_0 .net "Latch_out", 3 0, v0000000000f333c0_0;  1 drivers
v0000000000fcd4e0_0 .var "NBLK_in1", 3 0;
v0000000000fcce00_0 .net "NBLK_out1", 3 0, v0000000000f65880_0;  1 drivers
v0000000000fcc680_0 .net "NBLK_out2", 3 0, v0000000000f65920_0;  1 drivers
v0000000000fcd300_0 .var "clk", 0 0;
S_0000000000f655c0 .scope module, "a" "BLK_NBLK" 2 10, 3 1 0, S_0000000000f74120;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "BLK_in1"
    .port_info 1 /INPUT 4 "NBLK_in1"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 4 "BLK_out1"
    .port_info 4 /OUTPUT 4 "BLK_out2"
    .port_info 5 /OUTPUT 4 "NBLK_out1"
    .port_info 6 /OUTPUT 4 "NBLK_out2"
v0000000000f742a0_0 .net "BLK_in1", 3 0, v0000000000fcc4f0_0;  1 drivers
v0000000000f72c80_0 .var "BLK_out1", 3 0;
v0000000000f65740_0 .var "BLK_out2", 3 0;
v0000000000f657e0_0 .net "NBLK_in1", 3 0, v0000000000fcd4e0_0;  1 drivers
v0000000000f65880_0 .var "NBLK_out1", 3 0;
v0000000000f65920_0 .var "NBLK_out2", 3 0;
v0000000000f33060_0 .net "clk", 0 0, v0000000000fcd300_0;  1 drivers
E_0000000000f712d0 .event negedge, v0000000000f33060_0;
E_0000000000f71f90 .event posedge, v0000000000f33060_0;
S_0000000000f33100 .scope module, "aa" "D_LATCH_FF" 2 12, 3 25 0, S_0000000000f74120;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 4 "Latch_out"
    .port_info 3 /OUTPUT 4 "FF_out"
v0000000000f33280_0 .net "D", 3 0, v0000000000fcc900_0;  1 drivers
v0000000000f33320_0 .var "FF_out", 3 0;
v0000000000f333c0_0 .var "Latch_out", 3 0;
v0000000000fcc450_0 .net "clk", 0 0, v0000000000fcd300_0;  alias, 1 drivers
E_0000000000f71d50/0 .event negedge, v0000000000f33060_0;
E_0000000000f71d50/1 .event posedge, v0000000000f33060_0;
E_0000000000f71d50 .event/or E_0000000000f71d50/0, E_0000000000f71d50/1;
    .scope S_0000000000f655c0;
T_0 ;
    %wait E_0000000000f71f90;
    %load/vec4 v0000000000f742a0_0;
    %store/vec4 v0000000000f72c80_0, 0, 4;
    %load/vec4 v0000000000f72c80_0;
    %store/vec4 v0000000000f65740_0, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f655c0;
T_1 ;
    %wait E_0000000000f712d0;
    %load/vec4 v0000000000f657e0_0;
    %assign/vec4 v0000000000f65880_0, 0;
    %load/vec4 v0000000000f65880_0;
    %assign/vec4 v0000000000f65920_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f33100;
T_2 ;
    %wait E_0000000000f71f90;
    %load/vec4 v0000000000f33280_0;
    %store/vec4 v0000000000f333c0_0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f33100;
T_3 ;
    %wait E_0000000000f71d50;
    %load/vec4 v0000000000f33280_0;
    %assign/vec4 v0000000000f33320_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f74120;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000f74120;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000000000fcd300_0;
    %inv;
    %store/vec4 v0000000000fcd300_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f74120;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fcd300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000fcc4f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000fcd4e0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000fcc900_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000fcc4f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000fcd4e0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000fcc900_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000fcc4f0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000fcd4e0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000fcc900_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000fcc4f0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000fcd4e0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000fcc900_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000fcc4f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000fcd4e0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000fcc900_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000fcc4f0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000fcd4e0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000fcc900_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./blk_nblk.v";
