V 51
K 137087942200 m2-1e
Y 0
D 0 0 1100 850
Z 10
i 52
N 36
J 560 490 2
J 640 490 2
S 1 2
L 580 490 10 0 3 0 1 0 M0
N 37
J 560 440 2
J 600 440 3
J 600 470 3
J 640 470 2
S 3 4
S 2 3
S 1 2
L 580 440 10 0 3 0 1 0 M1
N 49
J 570 510 1
J 640 510 2
S 1 2
L 580 510 10 0 3 0 1 0 E
N 39
J 720 490 2
J 850 490 1
S 1 2
L 830 490 10 0 3 0 1 0 O
N 32
J 480 430 2
J 290 430 1
S 2 1
L 300 430 10 0 3 0 1 0 D1
N 45
J 480 500 2
J 290 500 1
S 2 1
L 300 500 10 0 3 0 1 0 D0
I 40 virtex2p:ASHEETL 1 660 0 0 1 '
I 51 virtex2p:AND2B2 1 480 460 0 1 '
C 36 1 20 0
C 45 1 18 0
C 33 1 19 0
N 33
J 480 480 2
J 290 480 1
J 450 480 5
J 450 450 3
J 480 450 2
S 4 5
S 4 3
S 2 3
L 300 480 10 0 3 0 1 0 S0
S 3 1
I 50 virtex2p:AND2B1 1 480 410 0 1 '
C 32 1 19 0
C 33 5 18 0
C 37 1 20 0
T 950 50 10 0 3 1
T 950 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 990 120 30 0 3 JRG
Q 14 0 0
T 750 100 10 0 3 VIRTEX Family M2-1E Macro
T 750 80 10 0 3 2-to-1 Multiplexer with Enable, inverted inputs
T 710 50 10 0 3 11th December 2003
I 52 virtex2p:OR3B1 1 640 530 6 1 '
C 39 1 5 0
C 37 4 3 0
C 36 2 4 0
C 49 2 2 0
E
