--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml dispmux_main_bh.twx dispmux_main_bh.ncd -o
dispmux_main_bh.twr dispmux_main_bh.pcf -ucf dispmux_ucf.ucf

Design file:              dispmux_main_bh.ncd
Physical constraint file: dispmux_main_bh.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock swSelect<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
swInput<0>  |    0.822(R)|    1.339(R)|in0_not0001       |   0.000|
            |    1.345(F)|    1.570(F)|in1_cmp_eq0000    |   0.000|
            |    1.293(F)|    1.288(F)|in2_cmp_eq0000    |   0.000|
            |    1.215(F)|    0.823(F)|in3_cmp_eq0000    |   0.000|
swInput<1>  |    0.481(R)|    1.296(R)|in0_not0001       |   0.000|
            |    0.889(F)|    1.541(F)|in1_cmp_eq0000    |   0.000|
            |    1.114(F)|    1.161(F)|in2_cmp_eq0000    |   0.000|
            |    1.417(F)|    1.125(F)|in3_cmp_eq0000    |   0.000|
swInput<2>  |    0.309(R)|    1.499(R)|in0_not0001       |   0.000|
            |    0.781(F)|    1.730(F)|in1_cmp_eq0000    |   0.000|
            |    0.729(F)|    1.448(F)|in2_cmp_eq0000    |   0.000|
            |    0.909(F)|    1.122(F)|in3_cmp_eq0000    |   0.000|
swInput<3>  |    0.767(R)|    1.373(R)|in0_not0001       |   0.000|
            |    1.295(F)|    1.604(F)|in1_cmp_eq0000    |   0.000|
            |    1.243(F)|    1.322(F)|in2_cmp_eq0000    |   0.000|
            |    1.160(F)|    0.857(F)|in3_cmp_eq0000    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock swSelect<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
swInput<0>  |    0.897(R)|    1.246(R)|in0_not0001       |   0.000|
            |    1.447(F)|    1.443(F)|in1_cmp_eq0000    |   0.000|
            |    1.395(F)|    1.161(F)|in2_cmp_eq0000    |   0.000|
            |    1.290(F)|    0.730(F)|in3_cmp_eq0000    |   0.000|
swInput<1>  |    0.556(R)|    1.203(R)|in0_not0001       |   0.000|
            |    0.991(F)|    1.414(F)|in1_cmp_eq0000    |   0.000|
            |    1.216(F)|    1.034(F)|in2_cmp_eq0000    |   0.000|
            |    1.492(F)|    1.032(F)|in3_cmp_eq0000    |   0.000|
swInput<2>  |    0.384(R)|    1.406(R)|in0_not0001       |   0.000|
            |    0.883(F)|    1.603(F)|in1_cmp_eq0000    |   0.000|
            |    0.831(F)|    1.321(F)|in2_cmp_eq0000    |   0.000|
            |    0.984(F)|    1.029(F)|in3_cmp_eq0000    |   0.000|
swInput<3>  |    0.842(R)|    1.280(R)|in0_not0001       |   0.000|
            |    1.397(F)|    1.477(F)|in1_cmp_eq0000    |   0.000|
            |    1.345(F)|    1.195(F)|in2_cmp_eq0000    |   0.000|
            |    1.235(F)|    0.764(F)|in3_cmp_eq0000    |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    8.767(R)|clk_BUFGP         |   0.000|
an<1>       |    8.449(R)|clk_BUFGP         |   0.000|
an<2>       |    8.975(R)|clk_BUFGP         |   0.000|
an<3>       |    9.193(R)|clk_BUFGP         |   0.000|
sseg<0>     |   10.083(R)|clk_BUFGP         |   0.000|
sseg<1>     |   10.100(R)|clk_BUFGP         |   0.000|
sseg<2>     |   10.017(R)|clk_BUFGP         |   0.000|
sseg<3>     |    9.705(R)|clk_BUFGP         |   0.000|
sseg<4>     |   10.840(R)|clk_BUFGP         |   0.000|
sseg<5>     |   10.377(R)|clk_BUFGP         |   0.000|
sseg<6>     |   10.093(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock swSelect<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |    9.836(R)|in0_not0001       |   0.000|
            |   10.294(F)|in1_cmp_eq0000    |   0.000|
            |   10.180(F)|in2_cmp_eq0000    |   0.000|
            |    9.894(F)|in3_cmp_eq0000    |   0.000|
sseg<1>     |   10.478(F)|in1_cmp_eq0000    |   0.000|
            |   10.254(F)|in2_cmp_eq0000    |   0.000|
            |    9.745(F)|in3_cmp_eq0000    |   0.000|
            |   10.059(R)|in0_not0001       |   0.000|
sseg<2>     |    9.820(R)|in0_not0001       |   0.000|
            |   10.521(F)|in1_cmp_eq0000    |   0.000|
            |   10.496(F)|in2_cmp_eq0000    |   0.000|
            |   10.332(F)|in3_cmp_eq0000    |   0.000|
sseg<3>     |   10.031(R)|in0_not0001       |   0.000|
            |   10.933(F)|in1_cmp_eq0000    |   0.000|
            |   10.227(F)|in2_cmp_eq0000    |   0.000|
            |   10.533(F)|in3_cmp_eq0000    |   0.000|
sseg<4>     |   11.044(F)|in1_cmp_eq0000    |   0.000|
            |   10.816(F)|in2_cmp_eq0000    |   0.000|
            |   10.589(F)|in3_cmp_eq0000    |   0.000|
            |   10.767(R)|in0_not0001       |   0.000|
sseg<5>     |   10.803(F)|in1_cmp_eq0000    |   0.000|
            |   10.804(F)|in2_cmp_eq0000    |   0.000|
            |   10.306(F)|in3_cmp_eq0000    |   0.000|
            |   11.173(R)|in0_not0001       |   0.000|
sseg<6>     |   10.488(F)|in1_cmp_eq0000    |   0.000|
            |   10.205(F)|in2_cmp_eq0000    |   0.000|
            |    9.718(F)|in3_cmp_eq0000    |   0.000|
            |    9.862(R)|in0_not0001       |   0.000|
------------+------------+------------------+--------+

Clock swSelect<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   10.167(F)|in1_cmp_eq0000    |   0.000|
            |   10.053(F)|in2_cmp_eq0000    |   0.000|
            |    9.801(F)|in3_cmp_eq0000    |   0.000|
            |    9.743(R)|in0_not0001       |   0.000|
sseg<1>     |   10.351(F)|in1_cmp_eq0000    |   0.000|
            |   10.127(F)|in2_cmp_eq0000    |   0.000|
            |    9.652(F)|in3_cmp_eq0000    |   0.000|
            |    9.966(R)|in0_not0001       |   0.000|
sseg<2>     |   10.394(F)|in1_cmp_eq0000    |   0.000|
            |   10.369(F)|in2_cmp_eq0000    |   0.000|
            |   10.239(F)|in3_cmp_eq0000    |   0.000|
            |    9.727(R)|in0_not0001       |   0.000|
sseg<3>     |   10.806(F)|in1_cmp_eq0000    |   0.000|
            |   10.100(F)|in2_cmp_eq0000    |   0.000|
            |   10.440(F)|in3_cmp_eq0000    |   0.000|
            |    9.938(R)|in0_not0001       |   0.000|
sseg<4>     |   10.917(F)|in1_cmp_eq0000    |   0.000|
            |   10.689(F)|in2_cmp_eq0000    |   0.000|
            |   10.496(F)|in3_cmp_eq0000    |   0.000|
            |   10.674(R)|in0_not0001       |   0.000|
sseg<5>     |   11.080(R)|in0_not0001       |   0.000|
            |   10.676(F)|in1_cmp_eq0000    |   0.000|
            |   10.677(F)|in2_cmp_eq0000    |   0.000|
            |   10.213(F)|in3_cmp_eq0000    |   0.000|
sseg<6>     |   10.361(F)|in1_cmp_eq0000    |   0.000|
            |   10.078(F)|in2_cmp_eq0000    |   0.000|
            |    9.625(F)|in3_cmp_eq0000    |   0.000|
            |    9.769(R)|in0_not0001       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.332|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 19 09:28:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



