
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117875                       # Number of seconds simulated
sim_ticks                                117875248152                       # Number of ticks simulated
final_tick                               687706541286                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195355                       # Simulator instruction rate (inst/s)
host_op_rate                                   251006                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6573626                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913716                       # Number of bytes of host memory used
host_seconds                                 17931.54                       # Real time elapsed on the host
sim_insts                                  3503014270                       # Number of instructions simulated
sim_ops                                    4500921655                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1653504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       623232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2651264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4933888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1127296                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1127296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12918                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4869                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20713                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38546                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8807                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8807                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14027576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5287217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22492118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41856862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9563467                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9563467                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9563467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14027576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5287217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22492118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51420329                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282674457                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21116415                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18753566                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828370                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11100202                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10812629                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340274                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52413                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227859611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119575730                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21116415                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12152903                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24171947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5591033                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2401802                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13946062                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258186577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234014630     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1095451      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037919      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1763997      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3577657      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4335083      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043836      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565091      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9752913      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258186577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074702                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.423016                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226202620                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4076208                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24134114                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25272                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3748362                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060702                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134612717                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3748362                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226474020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1988978                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1273514                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23877466                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       824235                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134500601                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87975                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       505961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177544181                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608126727                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608126727                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30832982                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18449                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9229                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2571282                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23446278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72588                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928500                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133999459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127238350                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79815                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20298477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42694876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258186577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175854                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203736267     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22827544      8.84%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11702511      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6748489      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498629      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756696      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499363      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350481      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66597      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258186577                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233149     47.71%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180495     36.94%     84.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74994     15.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99861950     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005740      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22240077     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121363      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127238350                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450123                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488638                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003840                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513231730                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154316692                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124281963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127726988                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223488                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3920469                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113398                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3748362                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1407167                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64444                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134017909                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5984                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23446278                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142306                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9229                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924473                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126123126                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21964995                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1115224                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26086309                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19493221                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121314                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446178                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124316896                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124281963                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71080713                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164016370                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439665                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433376                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21371622                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832772                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254438215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292543                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212220833     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15996846      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12512284      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469998      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113849      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054673      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4530389      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008035      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531308      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254438215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531308                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386927741                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271790097                       # The number of ROB writes
system.switch_cpus0.timesIdled                6037398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24487880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.826744                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.826744                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353764                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353764                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584040334                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162083224                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142415142                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282674449                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25212879                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20689283                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2359302                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10646513                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9940367                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2518639                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110925                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    226322822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138359613                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25212879                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12459006                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29841013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6526141                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7033966                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13686152                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2348726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267344043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.634861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.995672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237503030     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2221043      0.83%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4037914      1.51%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2375260      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1952360      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1738442      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          962062      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2401942      0.90%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14151990      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267344043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089194                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.489466                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       224462200                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8909288                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29751808                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74925                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4145818                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4140691                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     169651052                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4145818                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       224794374                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         784099                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7106350                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29475229                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1038168                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     169597247                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113978                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       601312                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    238910023                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    787096269                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    787096269                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    203168496                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35741527                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40387                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20224                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3004779                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15750513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8502856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87959                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1992445                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168314127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        160589116                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76728                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19766575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40723312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267344043                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.600683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.287643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    200442766     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26599110      9.95%     84.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14011070      5.24%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9795441      3.66%     93.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9792681      3.66%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3515693      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2675610      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       314682      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       196990      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267344043                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58934     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192516     44.71%     58.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179089     41.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135475912     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2202433      1.37%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20163      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14411047      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8479561      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     160589116                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568106                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             430547                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    589029550                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    188121581                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157862627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161019663                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       328521                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2532938                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          497                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103472                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4145818                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546658                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64246                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168354515                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18937                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15750513                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8502856                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20224                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         53179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          497                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1364733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1226268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2591001                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158766588                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14300757                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1822528                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22780217                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22493415                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8479460                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561659                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157862779                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157862627                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92378510                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251451871                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.558461                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367380                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118154839                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145639420                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22715462                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2379102                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263198225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405070                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    203756071     77.42%     77.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28985263     11.01%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11123729      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5860212      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4970134      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2366603      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1115798      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1745596      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3274819      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263198225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118154839                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145639420                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21616959                       # Number of memory references committed
system.switch_cpus1.commit.loads             13217575                       # Number of loads committed
system.switch_cpus1.commit.membars              20164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21124616                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131113604                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3009879                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3274819                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           428278288                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          340855595                       # The number of ROB writes
system.switch_cpus1.timesIdled                3335044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15330406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118154839                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145639420                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118154839                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.392407                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.392407                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417989                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417989                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       713966130                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220460505                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157145659                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               282674457                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25600390                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20734052                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2346832                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10111001                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9639527                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2872329                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       105887                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    216263610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142327715                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25600390                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12511856                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             31170543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7210919                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5153883                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13535367                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2345605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    257399479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.052253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       226228936     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2903595      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2275230      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5369814      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1156989      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1796739      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1377668      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          867423      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15423085      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    257399479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090565                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503504                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       213874134                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7614292                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31044521                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       104115                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4762416                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4419472                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        49736                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174550543                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        91592                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4762416                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       214463423                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1924731                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4035855                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30523948                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1689098                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174387486                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30272                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        322761                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       626391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       226927                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    245317565                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    813754688                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    813754688                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    199011335                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46306181                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43666                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24381                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5504340                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16951538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8424113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       155377                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1872121                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173137310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        43637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162562412                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168501                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     29051518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60541977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5089                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    257399479                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631557                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187347791     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     30007398     11.66%     84.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14545689      5.65%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9736741      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9015876      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3028528      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3125008      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       442363      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150085      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    257399479                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         467122     59.02%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162557     20.54%     79.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161769     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136544568     84.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2462260      1.51%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        19274      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15180533      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8355777      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162562412                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575087                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             791448                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004869                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    583484252                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    202233019                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158384969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163353860                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       406594                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3855521                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234293                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4762416                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1217318                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112406                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173180947                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16951538                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8424113                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        24363                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1272877                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1333043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2605920                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159594355                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14656513                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2968057                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23010842                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22624903                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8354329                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.564587                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158385885                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158384969                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93787591                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        258980151                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560309                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362142                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    116585563                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    143176156                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     30006147                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        38548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2350078                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    252637063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.566727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371560                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    192525992     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28288448     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12349676      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7015959      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5083287      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1993715      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1544278      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1112576      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2723132      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    252637063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    116585563                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     143176156                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21285827                       # Number of memory references committed
system.switch_cpus2.commit.loads             13096012                       # Number of loads committed
system.switch_cpus2.commit.membars              19274                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          20571476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        129006635                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2914532                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2723132                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           423096234                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          351127197                       # The number of ROB writes
system.switch_cpus2.timesIdled                3498729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               25274978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          116585563                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            143176156                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    116585563                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.424609                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.424609                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412438                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412438                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       718816487                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220570869                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161185982                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         38548                       # number of misc regfile writes
system.l20.replacements                         12932                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215772                       # Total number of references to valid blocks.
system.l20.sampled_refs                         23172                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.311756                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          241.210602                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.339412                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5222.883119                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4767.566867                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023556                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000814                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.510047                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.465583                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        38293                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  38293                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9430                       # number of Writeback hits
system.l20.Writeback_hits::total                 9430                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        38293                       # number of demand (read+write) hits
system.l20.demand_hits::total                   38293                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        38293                       # number of overall hits
system.l20.overall_hits::total                  38293                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12918                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12932                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12918                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12932                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12918                       # number of overall misses
system.l20.overall_misses::total                12932                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3439736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3029918601                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3033358337                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3439736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3029918601                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3033358337                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3439736                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3029918601                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3033358337                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51211                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51225                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9430                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9430                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51211                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51225                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51211                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51225                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.252250                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252455                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.252250                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.252455                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.252250                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.252455                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234550.131677                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234562.197417                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234550.131677                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234562.197417                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234550.131677                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234562.197417                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2032                       # number of writebacks
system.l20.writebacks::total                     2032                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12918                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12932                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12918                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12932                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12918                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12932                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2230082873                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2232656298                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2230082873                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2232656298                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2230082873                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2232656298                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252250                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252455                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.252250                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.252455                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.252250                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.252455                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172633.757006                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172645.862821                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172633.757006                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172645.862821                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172633.757006                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172645.862821                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4888                       # number of replacements
system.l21.tagsinuse                     10239.906725                       # Cycle average of tags in use
system.l21.total_refs                          346485                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15128                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.903556                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          472.174549                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.487676                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2163.511405                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7588.733096                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001512                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.211280                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.741087                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33990                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33990                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11038                       # number of Writeback hits
system.l21.Writeback_hits::total                11038                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.data        33991                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33991                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33991                       # number of overall hits
system.l21.overall_hits::total                  33991                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4850                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4869                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4869                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4888                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4869                       # number of overall misses
system.l21.overall_misses::total                 4888                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5178516                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1165513101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1170691617                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      4937083                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      4937083                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5178516                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1170450184                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1175628700                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5178516                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1170450184                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1175628700                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        38840                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              38859                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11038                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11038                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        38860                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               38879                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        38860                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              38879                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.124871                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125299                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.950000                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.950000                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125296                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125723                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125296                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125723                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 272553.473684                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 240311.979588                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 240437.793592                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 259846.473684                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 259846.473684                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 272553.473684                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 240388.207846                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 240513.236498                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 272553.473684                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 240388.207846                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 240513.236498                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3142                       # number of writebacks
system.l21.writebacks::total                     3142                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4850                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4869                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4869                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4888                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4869                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4888                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4003028                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    865202316                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    869205344                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3761351                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3761351                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4003028                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    868963667                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    872966695                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4003028                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    868963667                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    872966695                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.124871                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125299                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.950000                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125296                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125723                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125296                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125723                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 210685.684211                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178392.230103                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 178518.246868                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 197965.842105                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 197965.842105                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 210685.684211                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 178468.611008                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 178593.841039                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 210685.684211                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 178468.611008                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 178593.841039                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20726                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          826145                       # Total number of references to valid blocks.
system.l22.sampled_refs                         33014                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.024081                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          392.112664                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.628350                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4112.896676                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7774.362310                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.031910                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.334708                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.632679                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        64755                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  64755                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24202                       # number of Writeback hits
system.l22.Writeback_hits::total                24202                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        64755                       # number of demand (read+write) hits
system.l22.demand_hits::total                   64755                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        64755                       # number of overall hits
system.l22.overall_hits::total                  64755                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20713                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20726                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20713                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20726                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20713                       # number of overall misses
system.l22.overall_misses::total                20726                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3085815                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4994843275                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4997929090                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3085815                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4994843275                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4997929090                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3085815                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4994843275                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4997929090                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        85468                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              85481                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24202                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24202                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        85468                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               85481                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        85468                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              85481                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242348                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242463                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242348                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242463                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242348                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242463                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 237370.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 241145.332641                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 241142.964875                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 237370.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 241145.332641                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 241142.964875                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 237370.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 241145.332641                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 241142.964875                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3633                       # number of writebacks
system.l22.writebacks::total                     3633                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20713                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20726                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20713                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20726                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20713                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20726                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2277943                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3712367088                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3714645031                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2277943                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3712367088                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3714645031                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2277943                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3712367088                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3714645031                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242348                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242463                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242348                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242463                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242348                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242463                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175226.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 179228.846039                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 179226.335569                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 175226.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 179228.846039                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 179226.335569                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 175226.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 179228.846039                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 179226.335569                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992275                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013978163                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874266.475046                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992275                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13946047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13946047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13946047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13946047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13946047                       # number of overall hits
system.cpu0.icache.overall_hits::total       13946047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3963864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3963864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13946062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13946062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13946062                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13946062                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13946062                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13946062                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51211                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246969423                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51467                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4798.597606                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.535359                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.464641                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.806779                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.193221                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20060138                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20060138                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9231                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9231                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24070572                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24070572                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24070572                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24070572                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185402                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185402                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185402                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185402                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185402                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24222862789                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24222862789                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24222862789                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24222862789                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24222862789                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24222862789                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20245540                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20245540                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24255974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24255974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24255974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24255974                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009158                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007644                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007644                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007644                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007644                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130650.493463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130650.493463                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130650.493463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130650.493463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130650.493463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130650.493463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9430                       # number of writebacks
system.cpu0.dcache.writebacks::total             9430                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134191                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134191                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134191                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134191                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51211                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51211                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5631356073                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5631356073                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5631356073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5631356073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5631356073                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5631356073                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109963.798266                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109963.798266                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109963.798266                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109963.798266                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109963.798266                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109963.798266                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.142697                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098319765                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361977.989247                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.142697                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742216                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13686128                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13686128                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13686128                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13686128                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13686128                       # number of overall hits
system.cpu1.icache.overall_hits::total       13686128                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6352452                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6352452                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6352452                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6352452                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6352452                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6352452                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13686152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13686152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13686152                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13686152                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13686152                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13686152                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 264685.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 264685.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 264685.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 264685.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 264685.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 264685.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5337259                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5337259                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5337259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5337259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5337259                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5337259                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 280908.368421                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 280908.368421                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 280908.368421                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 280908.368421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 280908.368421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 280908.368421                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38860                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178215561                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39116                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4556.078357                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.698551                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.301449                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901166                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098834                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10660932                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10660932                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8358622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8358622                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20198                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19019554                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19019554                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19019554                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19019554                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99891                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       100056                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        100056                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       100056                       # number of overall misses
system.cpu1.dcache.overall_misses::total       100056                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9603579487                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9603579487                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     47850792                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47850792                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9651430279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9651430279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9651430279                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9651430279                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10760823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10760823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8358787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8358787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19119610                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19119610                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19119610                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19119610                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009283                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009283                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96140.588111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96140.588111                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 290004.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 290004.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96460.285030                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96460.285030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96460.285030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96460.285030                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       615484                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       615484                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11038                       # number of writebacks
system.cpu1.dcache.writebacks::total            11038                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        61051                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61051                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          145                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61196                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61196                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38840                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38840                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38860                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38860                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3422499775                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3422499775                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5164599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5164599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3427664374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3427664374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3427664374                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3427664374                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88117.913877                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88117.913877                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 258229.950000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 258229.950000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88205.465106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88205.465106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88205.465106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88205.465106                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997585                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097190853                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2234604.588595                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997585                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13535352                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13535352                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13535352                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13535352                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13535352                       # number of overall hits
system.cpu2.icache.overall_hits::total       13535352                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3882102                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3882102                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3882102                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3882102                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3882102                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3882102                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13535367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13535367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13535367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13535367                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13535367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13535367                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 258806.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 258806.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 258806.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 258806.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 258806.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 258806.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3208915                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3208915                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3208915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3208915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3208915                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3208915                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 246839.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 246839.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 246839.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 246839.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 246839.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 246839.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 85468                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               194943852                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 85724                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2274.087210                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.317197                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.682803                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907489                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092511                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10981136                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10981136                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8151267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8151267                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        24108                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        24108                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        19274                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        19274                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19132403                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19132403                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19132403                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19132403                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       206093                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       206093                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       206093                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        206093                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       206093                       # number of overall misses
system.cpu2.dcache.overall_misses::total       206093                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25236714844                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25236714844                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25236714844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25236714844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25236714844                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25236714844                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11187229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11187229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8151267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8151267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        24108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        24108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19338496                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19338496                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19338496                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19338496                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018422                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018422                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010657                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122453.042287                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122453.042287                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122453.042287                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122453.042287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122453.042287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122453.042287                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24202                       # number of writebacks
system.cpu2.dcache.writebacks::total            24202                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       120625                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       120625                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       120625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       120625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       120625                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       120625                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        85468                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        85468                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        85468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        85468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        85468                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        85468                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9420303177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9420303177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9420303177                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9420303177                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9420303177                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9420303177                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110220.236545                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110220.236545                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110220.236545                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110220.236545                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110220.236545                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110220.236545                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
