INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uni/Semester 7/EE587 - Digital Systems Design and Synthesis/Project/sobelFilter/sobelFilter.srcs/sources_1/new/Sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uni/Semester 7/EE587 - Digital Systems Design and Synthesis/Project/sobelFilter/sobelFilter.srcs/sim_1/new/tb_Sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Sobel
