// Seed: 897336128
module module_0;
  always @(posedge 1) begin : LABEL_0
    id_1 <= id_1;
    $display(id_1);
    if (1) assign id_1 = id_1;
    $display(id_1);
  end
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output wire  id_2,
    input  wire  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  wire  id_7,
    output uwire id_8,
    output wor   id_9,
    input  wor   id_10,
    input  tri   id_11,
    output uwire id_12,
    output tri0  id_13,
    input  wor   id_14
);
  assign id_13 = id_4;
  module_0 modCall_1 ();
  tri1 id_16 = 1;
endmodule
