Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M3oM2uM5/W0.14_W0.14/S0.7_S0.7_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 13148
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 13148
Number of links to be computed: 29716
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 10 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -1.25246e-14 5.89349e-15 -2.27573e-17 -2.9304e-17 -3.16771e-17 
g2_wire_M5_w5  1.36188e-14 -4.46696e-15 -2.31493e-16 -1.9065e-16 -2.26365e-16 
g3_wire_M3_w1  -2.33412e-16 4.45974e-17 2.39608e-16 1.78388e-18 8.38891e-18 
g4_wire_M3_w2  8.73076e-16 -5.4763e-16 -5.00415e-17 2.59291e-16 -2.99899e-17 
g5_wire_M3_w3  -7.80874e-17 -1.46685e-16 -2.07745e-17 -1.17676e-16 1.91959e-16 


Solve statistics:
Number of input panels: 205 of which 66 conductors and 139 dielectric
Number of input panels to solver engine: 13148
Number of panels after refinement: 13148
Number of potential estimates: 29441
Number of links: 42864 (uncompressed 172869904, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 15
Max Mesh relative refinement value: 0.0270746
Time for reading input file: 0.002074s
Time for building super hierarchy: 0.002087s
Time for discretization: 0.002520s
Time for building potential matrix: 0.046989s
Time for precond calculation: 0.000483s
Time for gmres solving: 0.122470s
Memory allocated for panel hierarchy: 5260348 bytes
Memory allocated for links structure: 1073847024 bytes
Memory allocated for conductor list: 295200 bytes
Memory allocated for Gmres: 2678464 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.176904s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1056719 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13556, Links # 45704)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 14168, Links # 71402)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00954184
***************************************
Computing the links.. 
Number of panels after refinement: 15234
Number of links to be computed: 108984
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 108 
GMRES Iterations: 112 
GMRES Iterations: 93 
GMRES Iterations: 103 
GMRES Iterations: 84 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  4.70506e-15 -7.63517e-16 -1.52537e-16 2.91976e-20 -1.82182e-16 
g2_wire_M5_w5  -3.33666e-15 1.67243e-15 -1.10878e-16 -1.38273e-16 -1.1246e-16 
g3_wire_M3_w1  -1.84373e-16 -2.81475e-17 3.20598e-16 -1.84297e-17 8.04889e-18 
g4_wire_M3_w2  6.29676e-17 6.62424e-18 -5.76474e-17 2.34961e-16 -3.85662e-17 
g5_wire_M3_w3  -2.01303e-16 1.27791e-17 1.18801e-17 -3.36701e-17 3.31649e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 4.2413

Solve statistics:
Number of input panels: 205 of which 66 conductors and 139 dielectric
Number of input panels to solver engine: 13148
Number of panels after refinement: 15234
Number of potential estimates: 108585
Number of links: 124218 (uncompressed 232074756, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00953657
Time for reading input file: 0.001529s
Time for building super hierarchy: 0.001410s
Time for discretization: 0.017005s
Time for building potential matrix: 0.202823s
Time for precond calculation: 0.000650s
Time for gmres solving: 1.811664s
Memory allocated for panel hierarchy: 6096834 bytes
Memory allocated for links structure: 1073863712 bytes
Memory allocated for conductor list: 295200 bytes
Memory allocated for Gmres: 15334464 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 2.058028s (0 days, 0 hours, 0 mins, 2 s)
Iteration allocated memory: 1069912 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00674337
***************************************
Computing the links.. 
Number of panels after refinement: 17002
Number of links to be computed: 193148
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distanc