
---------- Begin Simulation Statistics ----------
final_tick                               684805607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64472                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701680                       # Number of bytes of host memory used
host_op_rate                                    64686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9500.70                       # Real time elapsed on the host
host_tick_rate                               72079481                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612524498                       # Number of instructions simulated
sim_ops                                     614562067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.684806                       # Number of seconds simulated
sim_ticks                                684805607500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.557101                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78215042                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90362363                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7111059                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122765316                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11234521                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11369132                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          134611                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157563227                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061695                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018168                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4971842                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143198041                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16466153                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058424                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45341082                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580263163                       # Number of instructions committed
system.cpu0.commit.committedOps             581282640                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1039743436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311317                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    750666053     72.20%     72.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177531998     17.07%     89.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41870340      4.03%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36033315      3.47%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10352966      1.00%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3313610      0.32%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2362128      0.23%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1146873      0.11%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16466153      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1039743436                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887250                       # Number of function calls committed.
system.cpu0.commit.int_insts                561263552                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179946614                       # Number of loads committed
system.cpu0.commit.membars                    2037575                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037581      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322215950     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137063      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180964774     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70909447     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581282640                       # Class of committed instruction
system.cpu0.commit.refs                     251874249                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580263163                       # Number of Instructions Simulated
system.cpu0.committedOps                    581282640                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.339589                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.339589                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            177580272                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2151064                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77424955                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642303588                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               418927106                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                444072296                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4976712                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7257570                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3186970                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157563227                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98810704                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    624055516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1972590                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     654800320                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14231900                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116062                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         417571617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89449563                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.482330                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1048743356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625339                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               584384140     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345242688     32.92%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68753835      6.56%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37862313      3.61%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8156505      0.78%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2267486      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36372      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018970      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021047      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1048743356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      308833721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5076514                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149369690                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.456993                       # Inst execution rate
system.cpu0.iew.exec_refs                   275941262                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77090374                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148491485                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199295715                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021659                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3391670                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77770789                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626604446                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198850888                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3735015                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620402766                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                702142                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2904630                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4976712                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4920118                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11245898                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10031                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5131                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2886941                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19349101                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5843145                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5131                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       873059                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4203455                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270278150                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613796381                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836034                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225961818                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.452126                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613847533                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756667602                       # number of integer regfile reads
system.cpu0.int_regfile_writes              391983525                       # number of integer regfile writes
system.cpu0.ipc                              0.427426                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.427426                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038441      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339254979     54.36%     54.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212882      0.67%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018312      0.16%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201335553     32.26%     87.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76277564     12.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624137782                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1517765                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002432                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 486197     32.03%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                894126     58.91%     90.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               137440      9.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623617053                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2298620284                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613796331                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671930402                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623544999                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624137782                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059447                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45321738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            83704                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1023                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12945309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1048743356                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.595129                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.842710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          601860587     57.39%     57.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317328131     30.26%     87.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95155838      9.07%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26100113      2.49%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5421320      0.52%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1335646      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1029315      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             441012      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71394      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1048743356                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.459744                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9991131                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          768489                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199295715                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77770789                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    871                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1357577077                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12034312                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160995400                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370559638                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6740952                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               424946331                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3525872                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9595                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777584983                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             636534940                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408548805                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                440473726                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6357583                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4976712                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17139371                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                37989111                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777584939                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        211816                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2822                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14929623                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2822                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1649890163                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262258479                       # The number of ROB writes
system.cpu0.timesIdled                       15681207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  838                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.518793                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4501978                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5029087                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           796207                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7744179                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            217387                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         375482                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          158095                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8693792                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3204                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           474284                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095101                       # Number of branches committed
system.cpu1.commit.bw_lim_events               756583                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3562630                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261335                       # Number of instructions committed
system.cpu1.commit.committedOps              33279427                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190621706                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174584                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823797                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176723968     92.71%     92.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7024342      3.68%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2309943      1.21%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2022106      1.06%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       517761      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       216089      0.11%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       991670      0.52%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        59244      0.03%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       756583      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190621706                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320746                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046170                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248255                       # Number of loads committed
system.cpu1.commit.membars                    2035964                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035964      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081484     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266181     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895660      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279427                       # Class of committed instruction
system.cpu1.commit.refs                      12161853                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261335                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279427                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.940296                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.940296                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170878346                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               324559                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4313899                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39382642                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5177631                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12607212                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                474477                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               542185                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2293842                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8693792                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5111429                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184897223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75999                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40267901                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1592804                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045365                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5737846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4719365                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210121                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191431508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.654310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166735774     87.10%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14358437      7.50%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5816583      3.04%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2991810      1.56%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1328400      0.69%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197343      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2886      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     265      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191431508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         210387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              499893                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7642830                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186496                       # Inst execution rate
system.cpu1.iew.exec_refs                    12858250                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2942050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148315819                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10033446                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018697                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           703865                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2970972                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36835123                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9916200                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373618                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35740371                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                899411                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1568975                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                474477                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3536124                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15238                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156310                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5006                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          347                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       785191                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        57374                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           145                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91114                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        408779                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20807579                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35538873                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.872378                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18152071                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185444                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35547237                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44035568                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24135072                       # number of integer regfile writes
system.cpu1.ipc                              0.168342                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168342                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036063      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21124291     58.49%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11023253     30.52%     94.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1930239      5.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36113989                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1084503                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030030                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 187659     17.30%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802880     74.03%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93962      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35162415                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         264805951                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35538861                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40390914                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33780251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36113989                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054872                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3555695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61988                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           462                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1333055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191431508                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188652                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642146                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168996126     88.28%     88.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15110048      7.89%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4005276      2.09%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1343545      0.70%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1435744      0.75%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             176103      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242444      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              93177      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29045      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191431508                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188445                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6160516                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528218                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10033446                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2970972                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       191641895                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1177952406                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159119786                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22411753                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6674676                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6290341                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1332714                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5886                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47416817                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38479807                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26492096                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13253205                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4109248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                474477                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12280072                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4080343                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47416805                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         13627                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12769695                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226706985                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74495270                       # The number of ROB writes
system.cpu1.timesIdled                           2154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7429981                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1311                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7452541                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                139029                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8223656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16414551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        66305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46633                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32864067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4483745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65703906                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4530378                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6893521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1666863                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6523891                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1329000                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1328996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6893522                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           682                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24637068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24637068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    632920320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               632920320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8223797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8223797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8223797                       # Request fanout histogram
system.membus.respLayer1.occupancy        42748064534                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25911553308                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   684805607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   684805607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1002859833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1114538146.071756                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4305500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2884689500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   678788448500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6017159000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     80937760                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        80937760                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     80937760                       # number of overall hits
system.cpu0.icache.overall_hits::total       80937760                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17872944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17872944                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17872944                       # number of overall misses
system.cpu0.icache.overall_misses::total     17872944                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 382099276498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 382099276498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 382099276498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 382099276498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98810704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98810704                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98810704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98810704                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180881                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180881                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180881                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180881                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21378.642293                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21378.642293                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21378.642293                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21378.642293                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2668                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.642857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16850034                       # number of writebacks
system.cpu0.icache.writebacks::total         16850034                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1022877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1022877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1022877                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1022877                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16850067                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16850067                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16850067                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16850067                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 319427264999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 319427264999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 319427264999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 319427264999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170529                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170529                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170529                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170529                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18957.032337                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18957.032337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18957.032337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18957.032337                       # average overall mshr miss latency
system.cpu0.icache.replacements              16850034                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     80937760                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       80937760                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17872944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17872944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 382099276498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 382099276498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98810704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98810704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21378.642293                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21378.642293                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1022877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1022877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16850067                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16850067                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 319427264999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 319427264999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18957.032337                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18957.032337                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97787561                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16850034                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.803404                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214471474                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214471474                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234624942                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234624942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234624942                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234624942                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20738939                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20738939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20738939                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20738939                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 537223896254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 537223896254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 537223896254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 537223896254                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255363881                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255363881                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255363881                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255363881                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081213                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081213                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081213                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081213                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25904.116708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25904.116708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25904.116708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25904.116708                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3860516                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132831                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            78676                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1715                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.068534                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.452478                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14954426                       # number of writebacks
system.cpu0.dcache.writebacks::total         14954426                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6177778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6177778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6177778                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6177778                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14561161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14561161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14561161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14561161                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 257932121298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 257932121298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 257932121298                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 257932121298                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057021                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057021                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057021                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057021                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17713.705748                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17713.705748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17713.705748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17713.705748                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14954426                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167586299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167586299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16869953                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16869953                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 361556221500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 361556221500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184456252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184456252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21431.963770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21431.963770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3687903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3687903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13182050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13182050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 199544827500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 199544827500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15137.617252                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15137.617252                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67038643                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67038643                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3868986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3868986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 175667674754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 175667674754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70907629                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70907629                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45404.060587                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45404.060587                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2489875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2489875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1379111                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1379111                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58387293798                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58387293798                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42336.906745                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42336.906745                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66506500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66506500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.414088                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.414088                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 85704.252577                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 85704.252577                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008004                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64733.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64733.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       907000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       907000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091453                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5398.809524                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5398.809524                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       739000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       739000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091453                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091453                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4398.809524                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4398.809524                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612368                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612368                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30698955000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30698955000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398559                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398559                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75650.455890                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75650.455890                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30293155000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30293155000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398559                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398559                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74650.455890                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74650.455890                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.961932                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250207258                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14966718                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.717577                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.961932                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998810                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998810                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        527738270                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       527738270                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15155344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13694701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              190673                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29041539                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15155344                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13694701                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                821                       # number of overall hits
system.l2.overall_hits::.cpu1.data             190673                       # number of overall hits
system.l2.overall_hits::total                29041539                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1694723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1257629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            841721                       # number of demand (read+write) misses
system.l2.demand_misses::total                3795785                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1694723                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1257629                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1712                       # number of overall misses
system.l2.overall_misses::.cpu1.data           841721                       # number of overall misses
system.l2.overall_misses::total               3795785                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 130562999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114148544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    156456000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84225232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     329093232000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 130562999000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114148544500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    156456000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84225232500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    329093232000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16850067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14952330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32837324                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16850067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14952330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32837324                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.100577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.675878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.115594                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.100577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.675878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.115594                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77040.908160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90764.879388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91387.850467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100063.123648                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86699.650270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77040.908160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90764.879388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91387.850467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100063.123648                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86699.650270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4256930                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1666863                       # number of writebacks
system.l2.writebacks::total                   1666863                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         144186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              204691                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        144186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             204691                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1694653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1113443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3591094                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1694653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1113443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5268606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8859700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 113612642500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  93067880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    138565501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71474458001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 278293546502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 113612642500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  93067880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    138565501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71474458001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 341586932388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 619880478890                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.100572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.664824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.756798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109360                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.100572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.664824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.756798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67041.832458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83585.671202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82283.551663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91479.812215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77495.478119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67041.832458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83585.671202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82283.551663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91479.812215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64834.404468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69966.305732                       # average overall mshr miss latency
system.l2.replacements                       12068382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2720445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2720445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2720445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2720445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30054263                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30054263                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30054263                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30054263                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5268606                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5268606                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 341586932388                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 341586932388                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64834.404468                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64834.404468                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   21                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       107000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       167000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.476190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1363.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        10700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3092.592593                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       889000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       272000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1161000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.706667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20204.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 30222.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21905.660377                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11062.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11062.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       156500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       156500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19562.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19562.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           975903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            93295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1069198                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         794832                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         642129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1436961                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74258183500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64515377500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138773561000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1770735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2506159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.448871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93426.263034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100471.054103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96574.340570                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37921                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           119441                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       713312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       604208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1317520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60985409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55247907501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116233316501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.402834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.821578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.525713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85496.120912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91438.556757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88221.291898                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15155344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15156165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1694723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1696435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 130562999000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    156456000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 130719455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16850067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16852600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.100577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.675878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.100663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77040.908160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91387.850467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77055.386737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1694653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1696337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 113612642500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    138565501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 113751208001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.100572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.664824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.100657                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67041.832458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82283.551663                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67056.963328                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12718798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        97378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12816176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       462797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          662389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39890361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19709855000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59600216000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13181595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13478565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86194.078613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98750.726482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89977.665692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62666                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22486                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85152                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       400131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       577237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32082471500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16226550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48309022000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.596377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042826                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80179.919826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91620.557745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83690.099560                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                53                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          870                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             902                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14084500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1410500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15495000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          920                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           955                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.945652                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.914286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944503                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16189.080460                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 44078.125000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17178.492239                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          213                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          226                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          657                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          676                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13005494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       380500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13385994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714130                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.542857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.707853                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19795.272451                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20026.315789                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19801.766272                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                    70038692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12068655                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.803355                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.802797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.430878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.277756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.204276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.282528                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.434419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.410664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 536973287                       # Number of tag accesses
system.l2.tags.data_accesses                536973287                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     108457984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71689920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50332480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    295652992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          526241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    108457984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     108565760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106679232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106679232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1694656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1120155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         786445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4619578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8222518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1666863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1666863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        158377769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        104686526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73498931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    431732726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768453334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    158377769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        158535150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      155780313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            155780313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      155780313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       158377769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       104686526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73498931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    431732726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            924233647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1562804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1694656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1005455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    769326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4604691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004820740250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95989                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95990                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16069161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1470764                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8222518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1666863                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8222518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1666863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 146706                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                104059                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            253871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            257869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            244739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            235338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1462275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            332899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            981559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            378284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            342279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           432460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           384103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           378591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           309528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           308180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1381007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            138761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            133858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           142483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           124127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81406                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 175859694806                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40379060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            327281169806                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21776.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40526.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6664945                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  990624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8222518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1666863                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2719352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2242229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1234725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  681788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  537260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  363231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   82298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   57287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1983016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.075186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.316632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.673767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       458883     23.14%     23.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       784929     39.58%     62.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       183234      9.24%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       131420      6.63%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       115046      5.80%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45752      2.31%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        66807      3.37%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19451      0.98%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       177494      8.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1983016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.131805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    302.261225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95985     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95990                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.805706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            84053     87.57%     87.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1474      1.54%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7252      7.56%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2263      2.36%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              683      0.71%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              176      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95989                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              516851968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9389184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100017984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               526241152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106679232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       754.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       146.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  684805594500                       # Total gap between requests
system.mem_ctrls.avgGap                      69246.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    108457984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64349120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49236864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    294700224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100017984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 158377768.540687650442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 93966987.558582454920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 157381.888845003356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71899037.421360492706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 430341429.410681366920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 146053103.106343954802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1694656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1120155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       786445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4619578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1666863                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  43904616432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47829485899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67933400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38971425371                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 196507708704                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16493426251904                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25907.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42698.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40340.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49553.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42538.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9894890.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7280600880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3869704575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28052902920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4554439560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54057588000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     229795270290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69453546720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       397064052945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.820096                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 177927327178                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22867000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 484011280322                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6878190480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3655837350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29608394760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3603245940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54057588000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     259879066590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44119823520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       401802146640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.738984                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112340535814                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22867000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 549598071686                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      7357976050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   38336214556.050362                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       114500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 317962708500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96167523500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 588638084000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5107843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5107843                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5107843                       # number of overall hits
system.cpu1.icache.overall_hits::total        5107843                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3586                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3586                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3586                       # number of overall misses
system.cpu1.icache.overall_misses::total         3586                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    224491000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    224491000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    224491000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    224491000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5111429                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5111429                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5111429                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5111429                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000702                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000702                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000702                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000702                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62602.063581                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62602.063581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62602.063581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62602.063581                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           83                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2501                       # number of writebacks
system.cpu1.icache.writebacks::total             2501                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1053                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1053                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1053                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1053                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2533                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2533                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2533                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2533                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    169303000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    169303000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    169303000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    169303000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000496                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000496                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000496                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000496                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66838.926174                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66838.926174                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66838.926174                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66838.926174                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2501                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5107843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5107843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3586                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3586                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    224491000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    224491000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5111429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5111429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000702                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000702                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62602.063581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62602.063581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1053                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1053                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2533                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2533                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    169303000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    169303000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66838.926174                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66838.926174                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983741                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4931416                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2501                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1971.777689                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346732500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983741                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999492                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999492                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10225391                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10225391                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9404147                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9404147                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9404147                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9404147                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2201734                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2201734                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2201734                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2201734                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187129793241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187129793241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187129793241                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187129793241                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11605881                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11605881                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11605881                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11605881                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189708                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189708                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189708                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189708                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84992.007773                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84992.007773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84992.007773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84992.007773                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       989409                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39849                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17421                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            470                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.794042                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.785106                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031735                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031735                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1583208                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1583208                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1583208                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1583208                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618526                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618526                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53326141700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53326141700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53326141700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53326141700                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053294                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053294                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053294                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053294                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86214.874880                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86214.874880                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86214.874880                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86214.874880                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031735                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8373413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8373413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1337221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1337221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  97022477000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  97022477000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9710634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9710634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72555.304621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72555.304621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1039558                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1039558                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297663                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297663                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21374231000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21374231000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71806.811730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71806.811730                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1030734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1030734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       864513                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       864513                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  90107316241                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  90107316241                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456148                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456148                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104228.989317                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104228.989317                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       543650                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       543650                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320863                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320863                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31951910700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31951910700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169299                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169299                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99581.162989                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99581.162989                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          101                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3976000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3976000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.204868                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.204868                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39366.336634                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39366.336634                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095335                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095335                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62680.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62680.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       376000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       376000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          422                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          422                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.225118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.225118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  3957.894737                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  3957.894737                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       282000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       282000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.225118                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.225118                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  2968.421053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2968.421053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591120                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591120                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35384396500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35384396500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419290                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419290                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82905.105598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82905.105598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34957590500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34957590500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419290                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419290                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81905.105598                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81905.105598                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.077539                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11033696                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.556217                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346744000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.077539                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.939923                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939923                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26294702                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26294702                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 684805607500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30332368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4387308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30118243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10401519                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7176792                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            610                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2531283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2531283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16852600                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13479769                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          955                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          955                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50550167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44874885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3109658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98542277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2156806400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1914032512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       322176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132104192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4203265280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19272038                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108364864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52110392                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089604                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.288799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47488422     91.13%     91.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4574971      8.78%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46663      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    336      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52110392                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65690643495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22452619554                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25275884925                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568422076                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3803492                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1041177341500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724172                       # Number of bytes of host memory used
host_op_rate                                   110614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7921.53                       # Real time elapsed on the host
host_tick_rate                               44987727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868501356                       # Number of instructions simulated
sim_ops                                     876235132                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.356372                       # Number of seconds simulated
sim_ticks                                356371734000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.900612                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35140606                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            35531232                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5590817                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         57647791                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             59692                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         103273                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           43581                       # Number of indirect misses.
system.cpu0.branchPred.lookups               58906899                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12829                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        724846                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3653973                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25737419                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7279374                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6335032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69245864                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127455326                       # Number of instructions committed
system.cpu0.commit.committedOps             130257648                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    680794024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.191332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.947922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    630178855     92.57%     92.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26945242      3.96%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9594073      1.41%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3354492      0.49%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2037554      0.30%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       932620      0.14%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       290222      0.04%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       181592      0.03%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7279374      1.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    680794024                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10823232                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86441                       # Number of function calls committed.
system.cpu0.commit.int_insts                121869599                       # Number of committed integer instructions.
system.cpu0.commit.loads                     32996027                       # Number of loads committed
system.cpu0.commit.membars                    4563533                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4563728      3.50%      3.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81558173     62.61%     66.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2860      0.00%     66.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1049673      0.81%     66.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.47%     67.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1766387      1.36%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       716307      0.55%     69.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1323476      1.02%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30849315     23.68%     94.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2459860      1.89%     95.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2871558      2.20%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2488357      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130257648                       # Class of committed instruction
system.cpu0.commit.refs                      38669090                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127455326                       # Number of Instructions Simulated
system.cpu0.committedOps                    130257648                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.491841                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.491841                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            562897771                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1940028                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26873399                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216860280                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33724064                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 85369413                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3669702                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4416233                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6413722                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   58906899                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27904115                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    653239014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               750752                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          369                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269283080                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11213098                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.084157                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33228669                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35200298                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.384710                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         692074672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.402589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.930294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               519588805     75.08%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               121108210     17.50%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24223048      3.50%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                14015807      2.03%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7480817      1.08%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  322719      0.05%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2874744      0.42%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1449623      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1010899      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           692074672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11491879                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8820816                       # number of floating regfile writes
system.cpu0.idleCycles                        7889654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4017842                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                32845679                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.262511                       # Inst execution rate
system.cpu0.iew.exec_refs                    64391685                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6081408                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              110122147                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50759713                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2389858                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2568485                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7329548                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          198796379                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58310277                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2505407                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            183748000                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                854638                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            102325081                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3669702                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            103651172                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2847763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10815                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13483                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17763686                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1656494                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13483                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       952828                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3065014                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                136396442                       # num instructions consuming a value
system.cpu0.iew.wb_count                    167559773                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823588                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112334470                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.239383                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     167840440                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               232669408                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117396024                       # number of integer regfile writes
system.cpu0.ipc                              0.182088                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.182088                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4566143      2.45%      2.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            109825574     58.97%     61.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3196      0.00%     61.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  520      0.00%     61.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1114128      0.60%     62.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645434      0.35%     62.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2242802      1.20%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         716463      0.38%     63.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1323839      0.71%     64.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            797055      0.43%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55259289     29.67%     94.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2491105      1.34%     96.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4345038      2.33%     98.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2922820      1.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             186253406                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14924230                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29191293                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12336305                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          18879524                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4132690                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022189                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 734958     17.78%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      6      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   21      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     17.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1133      0.03%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           122890      2.97%     20.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               451088     10.92%     31.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               52542      1.27%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2550673     61.72%     94.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30390      0.74%     95.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           174783      4.23%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           14192      0.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             170895723                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1040351408                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155223468                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        248469109                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 190818711                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                186253406                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7977668                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68538798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           828526                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1642636                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38848171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    692074672                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.269123                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.767249                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          580439895     83.87%     83.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70786923     10.23%     94.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23857277      3.45%     97.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7213284      1.04%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5551409      0.80%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2009616      0.29%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1783031      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             305721      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             127516      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      692074672                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.266090                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14900223                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1135204                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50759713                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7329548                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10757712                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5463317                       # number of misc regfile writes
system.cpu0.numCycles                       699964326                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12779143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              270707442                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96102829                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7195030                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40268291                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              66292542                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2393550                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282295608                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             207174292                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154799615                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83743469                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6614628                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3669702                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79191787                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58696842                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16393254                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       265902354                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     214493981                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1659494                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35160355                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1662497                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   872994814                       # The number of ROB reads
system.cpu0.rob.rob_writes                  410293179                       # The number of ROB writes
system.cpu0.timesIdled                          98426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2408                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.401227                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               33654520                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            33857248                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4839918                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56111325                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             58843                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          89456                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30613                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57381092                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6315                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        749774                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3285923                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25973010                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7434835                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6542518                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69328131                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128521532                       # Number of instructions committed
system.cpu1.commit.committedOps             131415417                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    684857857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191887                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.952654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    634225843     92.61%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26942101      3.93%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9218479      1.35%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3554236      0.52%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2185343      0.32%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       818927      0.12%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       287688      0.04%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       190405      0.03%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7434835      1.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    684857857                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10882121                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               68778                       # Number of function calls committed.
system.cpu1.commit.int_insts                122827862                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33466046                       # Number of loads committed
system.cpu1.commit.membars                    4713485                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4713485      3.59%      3.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82199966     62.55%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            630      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1059776      0.81%     66.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.46%     67.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1785448      1.36%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       725640      0.55%     69.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1332744      1.01%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31334337     23.84%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2284686      1.74%     95.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2881483      2.19%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2489799      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131415417                       # Class of committed instruction
system.cpu1.commit.refs                      38990305                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128521532                       # Number of Instructions Simulated
system.cpu1.committedOps                    131415417                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.447410                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.447410                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            572453099                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1556890                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26338965                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             217462973                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31005694                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 82473617                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3301035                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3278696                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6610852                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57381092                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27467242                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    659791071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               714247                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     266202313                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9710060                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.081960                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31198028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          33713363                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.380230                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         695844297                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.393393                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.908848                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               524103109     75.32%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121226554     17.42%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24197339      3.48%     96.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14103500      2.03%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7382188      1.06%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  287409      0.04%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2021647      0.29%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1467507      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1055044      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           695844297                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11556226                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8873930                       # number of floating regfile writes
system.cpu1.idleCycles                        4265242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3655024                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33133586                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.264637                       # Inst execution rate
system.cpu1.iew.exec_refs                    64818572                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5926182                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              110816657                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51217887                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2387471                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2074757                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7112172                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          200034816                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58892390                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2454336                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            185274975                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                862058                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            102585949                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3301035                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            103925132                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2849068                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6115                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13329                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17751841                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1587913                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13329                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       961246                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2693778                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138634867                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169085355                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824053                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114242535                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.241513                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169370205                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               234519777                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118636056                       # number of integer regfile writes
system.cpu1.ipc                              0.183573                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183573                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4715506      2.51%      2.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            110734447     58.99%     61.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 656      0.00%     61.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1124177      0.60%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             646315      0.34%     62.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2263218      1.21%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         725804      0.39%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1333075      0.71%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            783000      0.42%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            55824746     29.74%     94.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2309189      1.23%     96.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4345679      2.31%     98.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2923307      1.56%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             187729311                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               14987048                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29285671                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12389911                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          18900241                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4154664                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022131                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 737774     17.76%     17.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   24      0.00%     17.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   15      0.00%     17.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1179      0.03%     17.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           131124      3.16%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               471263     11.34%     32.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               51267      1.23%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2561836     61.66%     95.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12581      0.30%     95.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           173485      4.18%     99.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           14116      0.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172181421                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1047000897                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156695444                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        249767147                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 191989629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                187729311                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8045187                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       68619399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           828985                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1502669                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     38684615                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    695844297                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.269786                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.772671                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          584610646     84.01%     84.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           69618500     10.00%     94.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23917731      3.44%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7620163      1.10%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5779013      0.83%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2063184      0.30%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1792972      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             311648      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             130440      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      695844297                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.268143                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15820854                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1230822                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51217887                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7112172                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10851861                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5510839                       # number of misc regfile writes
system.cpu1.numCycles                       700109539                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12555876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              271709225                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97072717                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7095597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37060671                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              66865577                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2412255                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283365697                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             207882135                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155480907                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81525845                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6209942                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3301035                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             79633730                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58408190                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16407794                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       266957903                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     222613791                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1634105                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37517597                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1638207                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   878149904                       # The number of ROB reads
system.cpu1.rob.rob_writes                  412479173                       # The number of ROB writes
system.cpu1.timesIdled                          52076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23564228                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                82776                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23949233                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                545025                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     32637591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      64932899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1006582                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       377602                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14886827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12514071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29758537                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12891673                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           31033712                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3076326                       # Transaction distribution
system.membus.trans_dist::WritebackClean           23                       # Transaction distribution
system.membus.trans_dist::CleanEvict         29221813                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10371                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9223                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1580864                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1580785                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31033714                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           565                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     97547396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               97547396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2284214144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2284214144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14625                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          32634737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                32634737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            32634737                       # Request fanout histogram
system.membus.respLayer1.occupancy       167294615090                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             46.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         83508818719                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   356371734000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   356371734000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1224                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          612                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10440976.307190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   59855360.640737                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          612    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    702290500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            612                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   349981856500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6389877500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27802198                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27802198                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27802198                       # number of overall hits
system.cpu0.icache.overall_hits::total       27802198                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       101915                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        101915                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       101915                       # number of overall misses
system.cpu0.icache.overall_misses::total       101915                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6896032493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6896032493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6896032493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6896032493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27904113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27904113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27904113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27904113                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003652                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003652                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003652                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003652                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67664.548820                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67664.548820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67664.548820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67664.548820                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7338                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              154                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.649351                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        94223                       # number of writebacks
system.cpu0.icache.writebacks::total            94223                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7682                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7682                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7682                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7682                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        94233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        94233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        94233                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        94233                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6380566495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6380566495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6380566495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6380566495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003377                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003377                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003377                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003377                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67710.531289                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67710.531289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67710.531289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67710.531289                       # average overall mshr miss latency
system.cpu0.icache.replacements                 94223                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27802198                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27802198                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       101915                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       101915                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6896032493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6896032493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27904113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27904113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003652                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003652                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67664.548820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67664.548820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7682                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7682                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        94233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        94233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6380566495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6380566495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67710.531289                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67710.531289                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27896695                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            94264                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           295.942194                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55902458                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55902458                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33824912                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33824912                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33824912                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33824912                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13445339                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13445339                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13445339                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13445339                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1172554662394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1172554662394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1172554662394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1172554662394                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47270251                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47270251                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47270251                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47270251                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.284436                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.284436                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.284436                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.284436                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87209.006957                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87209.006957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87209.006957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87209.006957                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    194486939                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11805                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3138205                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            143                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.973943                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.552448                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7324037                       # number of writebacks
system.cpu0.dcache.writebacks::total          7324037                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6640468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6640468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6640468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6640468                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6804871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6804871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6804871                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6804871                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 665286039488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 665286039488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 665286039488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 665286039488                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143957                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97766.150084                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97766.150084                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97766.150084                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97766.150084                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7324037                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32223060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32223060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11143023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11143023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1006818478500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1006818478500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43366083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43366083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.256952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.256952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90354.159594                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90354.159594                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4871539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4871539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6271484                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6271484                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 615886078500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 615886078500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98204.201510                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98204.201510                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1601852                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1601852                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2302316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2302316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165736183894                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165736183894                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3904168                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3904168                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.589707                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.589707                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71986.722889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71986.722889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1768929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1768929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       533387                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       533387                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49399960988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49399960988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.136620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.136620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92615.607407                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92615.607407                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1043183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1043183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2459                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2459                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88999000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88999000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1045642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1045642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36193.167954                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36193.167954                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          604                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          604                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1855                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1855                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     45414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     45414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24482.210243                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24482.210243                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1038876                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1038876                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5071                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5071                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60726000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60726000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1043947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1043947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004858                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004858                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11975.152830                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11975.152830                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5050                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5050                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     55721000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     55721000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004837                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004837                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11033.861386                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11033.861386                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1152500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1152500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1107500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1107500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       183015                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         183015                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       541831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       541831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48696157332                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48696157332                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       724846                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       724846                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.747512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.747512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89873.331965                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89873.331965                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       541818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       541818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48154315832                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48154315832                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.747494                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.747494                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88875.444950                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88875.444950                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.917797                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43445679                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7343299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.916371                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.917797                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107512639                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107512639                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               33706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1253504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1284986                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2591319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              33706                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1253504                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19123                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1284986                       # number of overall hits
system.l2.overall_hits::total                 2591319                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6065441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             33656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6087471                       # number of demand (read+write) misses
system.l2.demand_misses::total               12247093                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60525                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6065441                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            33656                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6087471                       # number of overall misses
system.l2.overall_misses::total              12247093                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5863840970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 685346607006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3417481474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 687669583441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1382297512891                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5863840970                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 685346607006                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3417481474                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 687669583441                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1382297512891                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           94231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7318945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7372457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14838412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          94231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7318945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7372457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14838412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.642305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.828732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.637678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825364                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.642305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.828732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.637678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825364                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96882.956960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112992.049054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101541.522284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112964.740767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112867.397422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96882.956960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112992.049054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101541.522284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112964.740767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112867.397422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2244331                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     69517                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.284635                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20883824                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3076314                       # number of writebacks
system.l2.writebacks::total                   3076314                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            969                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         494852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            668                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         485336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              981825                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           969                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        494852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           668                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        485336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             981825                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        59556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5570589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5602135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11265268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        59556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5570589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5602135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     21770515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         33035783                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5209533977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 595004459059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3043751476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 597902351982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1201160096494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5209533977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 595004459059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3043751476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 597902351982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1976330275720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3177490372214                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.632021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.761119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.625021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.759874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.632021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.761119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.625021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.759874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.226369                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87472.865488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106811.767851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92268.445374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106727.587247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106625.079536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87472.865488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106811.767851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92268.445374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106727.587247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90780.134311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96183.292287                       # average overall mshr miss latency
system.l2.replacements                       44527127                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3436662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3436662                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           13                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             13                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3436675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3436675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10443692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10443692                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           23                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             23                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10443715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10443715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           23                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           23                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     21770515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       21770515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1976330275720                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1976330275720                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90780.134311                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90780.134311                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             420                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             445                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  865                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1066                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1386                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2452                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4519500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      5149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9668500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1831                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.717362                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.756963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.739222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4239.681051                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3715.007215                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3943.107667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           25                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              62                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1029                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2390                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22458998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     28384999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     50843997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.692463                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.743310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720531                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21826.042760                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20855.987509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21273.638912                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           295                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           276                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                571                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1274                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1249                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2523                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7160000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5292500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12452500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1525                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3094                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.811982                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.819016                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.815449                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5620.094192                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4237.389912                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4935.592549                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1244                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2461                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26095500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     25459000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     51554500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.792862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.798033                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.795410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20977.090032                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20919.474117                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20948.598131                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           131347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           136375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267722                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         929263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         922519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1851782                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94168396336                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  93660722818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  187829119154                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1060610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1058894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2119504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.876159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.871210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101336.646715                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101527.147753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101431.550341                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       145900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       130288                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           276188                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       783363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       792231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1575594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74303071848                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74929613822                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 149232685670                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.738597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.748168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94851.393094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94580.512277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94715.190379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         33706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        33656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5863840970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3417481474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9281322444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        94231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         147010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.642305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.637678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.640643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96882.956960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101541.522284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98547.716036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          969                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          668                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1637                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        59556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5209533977                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3043751476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8253285453                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.632021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.625021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.629508                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87472.865488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92268.445374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89182.285756                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1122157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1148611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2270768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5136178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5164952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10301130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 591178210670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 594008860623                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1185187071293                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6258335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6313563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12571898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.820694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.819377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115100.802712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115007.624586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115054.083512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       348952                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       355048                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       704000                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4787226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4809904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9597130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 520701387211                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 522972738160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1043674125371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.764936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.761837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.763380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108768.916949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108728.311035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108748.566016                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           99                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               150                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          440                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          381                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             821                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12005500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7245000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19250500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          539                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          432                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           971                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.816327                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.881944                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.845520                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27285.227273                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19015.748031                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23447.624848                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          201                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          303                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          239                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          518                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5190965                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5683488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10874453                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.443414                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.645833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.533471                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21719.518828                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20370.924731                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20993.152510                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999981                       # Cycle average of tags in use
system.l2.tags.total_refs                    49088464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  44527597                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.102428                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.889495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.047734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.308625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.451816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.265608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.036072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.472900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 274339173                       # Number of tag accesses
system.l2.tags.data_accesses                274339173                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3812608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     358173504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2111232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     360199744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1363030720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2087327808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3812608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2111232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5923840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196884864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196884864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          59572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5596461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5628121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21297355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32614497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3076326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3076326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10698402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1005055872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5924241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1010741621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3824744193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5857164328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10698402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5924241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16622643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      552470483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            552470483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      552470483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10698402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1005055872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5924241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1010741621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3824744193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6409634811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2977461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     59573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5499860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5533144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21237137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000991194250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183826                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183825                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44701792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2810723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32614499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3076349                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32614499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3076349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 251797                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 98888                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1257805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1312090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1283740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2377207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3367556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2780258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2327020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2060118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1477358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1837238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1948219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2409732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2720904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2075522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1649942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1477993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            144886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            143590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            161069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            188706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            156433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            235747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           260685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           245025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           235404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           154425                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1426311790952                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               161813510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2033112453452                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44072.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62822.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 25796103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2045225                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32614499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3076349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1759430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2117007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2579938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2356627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2490553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2485033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2309729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2322506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2253847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2180718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2491918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3037678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1902280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 830573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 561622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 337167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 205376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 105224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  29445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 118263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 154953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 174380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 180504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 187318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 200063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 213067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 197247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 193000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 191444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 191484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7498830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.615982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.552718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.288989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       718561      9.58%      9.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4150935     55.35%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       684452      9.13%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       782717     10.44%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       308798      4.12%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131638      1.76%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       138432      1.85%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        92556      1.23%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       490741      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7498830                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.051462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    115.082694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.370873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        178520     97.11%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3803      2.07%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          688      0.37%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          342      0.19%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          203      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           96      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           64      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           45      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.197235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           168269     91.54%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2735      1.49%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7515      4.09%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3527      1.92%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1196      0.65%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              424      0.23%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              121      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183826                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2071212928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16115008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190557568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2087327936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196886336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5811.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       534.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5857.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    552.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    45.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  356371733500                       # Total gap between requests
system.mem_ctrls.avgGap                       9984.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3812672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    351991040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2111232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    354121216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1359176768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190557568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10698581.386367753148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 987707515.546112298965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5924240.893920054659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 993684914.415799379349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3813929777.045673370361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 534715719.064295947552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        59573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5596461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5628121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21297356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3076349                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2723167757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 362258232315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1659362367                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 363839057245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1302632633768                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9030873589035                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45711.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64729.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50302.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64646.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61164.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2935581.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26414929800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14039871945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        111361923120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8581058820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28131458160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     159854886330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2232105120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       350616233295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        983.849727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4456233209                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11899940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 340015560791                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27126759240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14418191700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        119707769160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6961324140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28131458160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159217402890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2768933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       358331838570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1005.500168                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5838498727                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11899940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 338633295273                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1480                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8525418.353576                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37834201.686041                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          741    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    738450000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   350054399000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6317335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27410232                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27410232                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27410232                       # number of overall hits
system.cpu1.icache.overall_hits::total       27410232                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        57010                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         57010                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        57010                       # number of overall misses
system.cpu1.icache.overall_misses::total        57010                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4020304998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4020304998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4020304998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4020304998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27467242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27467242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27467242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27467242                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002076                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002076                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002076                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002076                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70519.294825                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70519.294825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70519.294825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70519.294825                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2664                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.520000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52779                       # number of writebacks
system.cpu1.icache.writebacks::total            52779                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4231                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4231                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4231                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4231                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52779                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52779                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52779                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52779                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3712313499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3712313499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3712313499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3712313499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001922                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001922                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001922                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001922                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70336.942704                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70336.942704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70336.942704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70336.942704                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52779                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27410232                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27410232                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        57010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        57010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4020304998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4020304998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27467242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27467242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002076                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002076                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70519.294825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70519.294825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4231                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4231                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52779                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52779                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3712313499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3712313499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70336.942704                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70336.942704                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27641971                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52811                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           523.413134                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         54987263                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        54987263                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34204136                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34204136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34204136                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34204136                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13394548                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13394548                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13394548                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13394548                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1168895890567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1168895890567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1168895890567                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1168895890567                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47598684                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47598684                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47598684                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47598684                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.281406                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.281406                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.281406                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.281406                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87266.542370                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87266.542370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87266.542370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87266.542370                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    194608317                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12696                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3138149                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            154                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.013728                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.441558                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7375268                       # number of writebacks
system.cpu1.dcache.writebacks::total          7375268                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6554730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6554730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6554730                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6554730                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6839818                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6839818                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6839818                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6839818                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 666869490634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 666869490634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 666869490634                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 666869490634                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.143698                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.143698                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.143698                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.143698                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97498.133815                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97498.133815                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97498.133815                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97498.133815                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7375268                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32664864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32664864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11236573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11236573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1012872389000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1012872389000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43901437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43901437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.255950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.255950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90140.685154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90140.685154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4910914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4910914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6325659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6325659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 619109827500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 619109827500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97872.779342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97872.779342                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1539272                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1539272                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2157975                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2157975                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 156023501567                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 156023501567                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3697247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3697247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.583671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.583671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72300.884657                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72300.884657                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1643816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1643816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       514159                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       514159                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47759663134                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47759663134                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92888.898442                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92888.898442                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1076412                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1076412                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2377                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2377                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     79668500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     79668500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1078789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1078789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002203                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002203                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33516.407236                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33516.407236                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          198                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          198                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2179                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2179                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     67876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     67876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002020                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002020                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31150.068839                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31150.068839                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1072277                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1072277                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     58538500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     58538500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1077143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1077143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004518                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004518                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12030.106864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12030.106864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4843                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4843                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     53734500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     53734500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004496                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004496                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11095.292174                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11095.292174                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1107000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1107000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1068000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1068000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       190565                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         190565                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       559209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       559209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49897112263                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49897112263                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       749774                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       749774                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.745837                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.745837                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89228.020763                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89228.020763                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       559208                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       559208                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  49337903263                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  49337903263                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.745835                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.745835                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88228.178536                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88228.178536                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.893562                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43959032                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7395701                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.943863                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.893562                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996674                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996674                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108404455                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108404455                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 356371734000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12748200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6512989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11409609                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        41450820                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         35337112                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11148                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9809                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          20957                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2136698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2136698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        147012                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12601190                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          971                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          971                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       282686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22000270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       158337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22157718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44599011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12060992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    937150720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6755712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    943854464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1899821888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        79925387                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199866176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94772804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368980                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80842626     85.30%     85.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13552570     14.30%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 377606      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94772804                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29728226642                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11031113485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         141732230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11109476325                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79526782                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34514                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
