#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7ff34640f5e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ff34640f750 .scope module, "Find_IntervalSampleAngle_tb" "Find_IntervalSampleAngle_tb" 3 5;
 .timescale -9 -12;
v0x7ff346421620_0 .var "Find_IntervalAngle", 0 0;
v0x7ff3464216e0_0 .var "FirstSampleAngle", 15 0;
v0x7ff346421770_0 .net "Found_IntervalAngle", 0 0, v0x7ff346420d50_0;  1 drivers
v0x7ff346421820_0 .net "IntervalSampleAngle", 15 0, v0x7ff346420a20_0;  1 drivers
v0x7ff3464218d0_0 .var "LastSampleAngle", 15 0;
v0x7ff3464219a0_0 .net "busy_out", 0 0, v0x7ff34641ff30_0;  1 drivers
v0x7ff346421a70_0 .var "clk_in", 0 0;
v0x7ff346421b40_0 .net "error_out", 0 0, v0x7ff346420450_0;  1 drivers
v0x7ff346421c10_0 .var "package_Sample_Num", 15 0;
v0x7ff346421d20_0 .var "rst_in", 0 0;
S_0x7ff34640f8c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0x7ff34640f750;
 .timescale -9 -12;
v0x7ff34640ce00_0 .var/2s "i", 31 0;
S_0x7ff34641f600 .scope module, "myIntervalAngle" "Find_IntervalSampleAngle" 3 19, 4 4 0, S_0x7ff34640f750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "FirstSampleAngle";
    .port_info 3 /INPUT 16 "LastSampleAngle";
    .port_info 4 /INPUT 16 "package_Sample_Num";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 16 "IntervalSampleAngle";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "busy_out";
    .port_info 9 /OUTPUT 1 "error_out";
enum0x7ff346405860 .enum2/s (32)
   "IDLE" 0,
   "CALCULATE" 1,
   "WAIT" 2,
   "OUTPUT" 3
 ;
v0x7ff346420990_0 .net "FirstSampleAngle", 15 0, v0x7ff3464216e0_0;  1 drivers
v0x7ff346420a20_0 .var "IntervalSampleAngle", 15 0;
v0x7ff346420ab0_0 .net "LastSampleAngle", 15 0, v0x7ff3464218d0_0;  1 drivers
v0x7ff346420b40_0 .net "busy_out", 0 0, v0x7ff34641ff30_0;  alias, 1 drivers
v0x7ff346420bf0_0 .net "clk_in", 0 0, v0x7ff346421a70_0;  1 drivers
v0x7ff346420cc0_0 .net "data_valid_in", 0 0, v0x7ff346421620_0;  1 drivers
v0x7ff346420d50_0 .var "data_valid_out", 0 0;
v0x7ff346420de0_0 .var "dividend", 15 0;
v0x7ff346420e90_0 .net "division_done", 0 0, v0x7ff346420110_0;  1 drivers
v0x7ff346420fc0_0 .var "divisor", 15 0;
v0x7ff346421050_0 .net "error_out", 0 0, v0x7ff346420450_0;  alias, 1 drivers
v0x7ff3464210e0_0 .net "package_Sample_Num", 15 0, v0x7ff346421c10_0;  1 drivers
v0x7ff346421170_0 .net "quotient", 15 0, v0x7ff346420600_0;  1 drivers
v0x7ff346421220_0 .net "remainder", 15 0, v0x7ff3464206b0_0;  1 drivers
v0x7ff3464212d0_0 .net "rst_in", 0 0, v0x7ff346421d20_0;  1 drivers
v0x7ff346421380_0 .var/2s "state", 31 0;
v0x7ff346421410_0 .var "valid_division", 0 0;
E_0x7ff34641f910 .event anyedge, v0x7ff346420ab0_0, v0x7ff346420990_0, v0x7ff3464210e0_0;
S_0x7ff34641f960 .scope module, "mydividerx" "divider" 4 25, 5 4 0, S_0x7ff34641f600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "dividend_in";
    .port_info 3 /INPUT 16 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 16 "quotient_out";
    .port_info 6 /OUTPUT 16 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7ff34641fb30 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x7ff34641fb70 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x7ff34641fbb0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7ff34641ff30_0 .var "busy_out", 0 0;
v0x7ff34641ffe0_0 .net "clk_in", 0 0, v0x7ff346421a70_0;  alias, 1 drivers
v0x7ff346420080_0 .net "data_valid_in", 0 0, v0x7ff346421410_0;  1 drivers
v0x7ff346420110_0 .var "data_valid_out", 0 0;
v0x7ff3464201a0_0 .var "dividend", 15 0;
v0x7ff346420240_0 .net "dividend_in", 15 0, v0x7ff346420de0_0;  1 drivers
v0x7ff3464202f0_0 .var "divisor", 15 0;
v0x7ff3464203a0_0 .net "divisor_in", 15 0, v0x7ff346420fc0_0;  1 drivers
v0x7ff346420450_0 .var "error_out", 0 0;
v0x7ff346420560_0 .var "quotient", 15 0;
v0x7ff346420600_0 .var "quotient_out", 15 0;
v0x7ff3464206b0_0 .var "remainder_out", 15 0;
v0x7ff346420760_0 .net "rst_in", 0 0, v0x7ff346421d20_0;  alias, 1 drivers
v0x7ff346420800_0 .var "state", 0 0;
E_0x7ff34641fed0 .event posedge, v0x7ff34641ffe0_0;
    .scope S_0x7ff34641f960;
T_0 ;
    %wait E_0x7ff34641fed0;
    %load/vec4 v0x7ff346420760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff346420560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff3464201a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff3464202f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff3464206b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff34641ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff346420800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7ff346420080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff346420560_0, 0;
    %load/vec4 v0x7ff346420240_0;
    %assign/vec4 v0x7ff3464201a0_0, 0;
    %load/vec4 v0x7ff3464203a0_0;
    %assign/vec4 v0x7ff3464202f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff34641ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420450_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420110_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7ff3464201a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420800_0, 0;
    %load/vec4 v0x7ff3464201a0_0;
    %assign/vec4 v0x7ff3464206b0_0, 0;
    %load/vec4 v0x7ff346420560_0;
    %assign/vec4 v0x7ff346420600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff34641ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420110_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x7ff3464202f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff3464206b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff346420600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff34641ff30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420110_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x7ff3464201a0_0;
    %load/vec4 v0x7ff3464202f0_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420800_0, 0;
    %load/vec4 v0x7ff3464201a0_0;
    %assign/vec4 v0x7ff3464206b0_0, 0;
    %load/vec4 v0x7ff346420560_0;
    %assign/vec4 v0x7ff346420600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff34641ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420110_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420800_0, 0;
    %load/vec4 v0x7ff346420560_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ff346420560_0, 0;
    %load/vec4 v0x7ff3464201a0_0;
    %load/vec4 v0x7ff3464202f0_0;
    %sub;
    %assign/vec4 v0x7ff3464201a0_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff34641f600;
T_1 ;
Ewait_0 .event/or E_0x7ff34641f910, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7ff346420ab0_0;
    %load/vec4 v0x7ff346420990_0;
    %cmp/u;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 23040, 0, 16;
    %load/vec4 v0x7ff346420ab0_0;
    %add;
    %load/vec4 v0x7ff346420990_0;
    %sub;
    %store/vec4 v0x7ff346420de0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff346420ab0_0;
    %load/vec4 v0x7ff346420990_0;
    %sub;
    %store/vec4 v0x7ff346420de0_0, 0, 16;
T_1.1 ;
    %load/vec4 v0x7ff3464210e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7ff346420fc0_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ff3464210e0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7ff346420fc0_0, 0, 16;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff34641f600;
T_2 ;
    %wait E_0x7ff34641fed0;
    %load/vec4 v0x7ff3464212d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff346420a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346421410_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff346421380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346421410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346420d50_0, 0;
    %load/vec4 v0x7ff346420cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %cast2;
    %assign/vec4 v0x7ff346421380_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7ff3464210e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff346420a20_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x7ff346420ab0_0;
    %load/vec4 v0x7ff346420990_0;
    %cmp/u;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v0x7ff346420990_0;
    %pad/u 32;
    %cmpi/u 17280, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_2.15, 5;
    %load/vec4 v0x7ff346420ab0_0;
    %pad/u 32;
    %cmpi/u 5706, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346421410_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x7ff346420a20_0;
    %assign/vec4 v0x7ff346420a20_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
T_2.14 ;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346421410_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
T_2.12 ;
T_2.10 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7ff346420e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346421410_0, 0;
    %load/vec4 v0x7ff346421170_0;
    %assign/vec4 v0x7ff346420a20_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x7ff346421050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
T_2.18 ;
T_2.17 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346420d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff346421380_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff34640f750;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x7ff346421a70_0;
    %nor/r;
    %store/vec4 v0x7ff346421a70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff34640f750;
T_4 ;
    %vpi_call/w 3 38 "$dumpfile", "Find_IntervalSampleAngle_tb.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff34640f750 {0 0 0};
    %vpi_call/w 3 40 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff346421a70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346421d20_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346421d20_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6826, 0, 16;
    %assign/vec4 v0x7ff3464216e0_0, 0;
    %pushi/vec4 10890, 0, 16;
    %assign/vec4 v0x7ff3464218d0_0, 0;
    %pushi/vec4 15, 0, 16;
    %assign/vec4 v0x7ff346421c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff346421620_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff346421620_0, 0;
    %vpi_call/w 3 53 "$display", "trig data clk" {0 0 0};
    %fork t_1, S_0x7ff34640f8c0;
    %jmp t_0;
    .scope S_0x7ff34640f8c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff34640ce00_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7ff34640ce00_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x7ff34640ce00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7ff34640ce00_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x7ff34640f750;
t_0 %join;
    %vpi_call/w 3 57 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/Find_IntervalSampleAngle_tb.sv";
    "hdl/Find_IntervalSampleAngle.sv";
    "hdl/divider.sv";
