Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., Mackay, J., Reif, M., Bao, L., Brown, J., Mattina, M., Miao, C. C., Ramey, C., Wentzlaff, D., Anderson, W., Berger, E., Fairbanks, N., Khan, D., Montenegro, F., Stickney, J., and Zook, J. 2008. Tile64 processor: A 64-core SoC with mesh interconnect. In Proceedings of the International Solid State Circuits Conference.
Lovleen Bhatia , Jayesh Gaur , Praveen Tiwari , Raj S. Mitra , Sunil H. Matange, Leveraging semi-formal and sequential equivalence techniques for multimedia SOC performance validation, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278499]
Bryan Black , John Paul Shen, Calibration of Microprocessor Performance Models, Computer, v.31 n.5, p.59-65, May 1998[doi>10.1109/2.675637]
Samarjit Chakraborty , Yanhong Liu , Nikolay Stoimenov , Lothar Thiele , Ernesto Wandeler, Interface-Based Rate Analysis of Embedded Systems, Proceedings of the 27th IEEE International Real-Time Systems Symposium, p.25-34, December 05-08, 2006[doi>10.1109/RTSS.2006.26]
Chiou, D., Sunjeliwala, H., Sunwoo, D., Xu, J., and Patil, N. 2006. FPGA-Based fast, cycle-accurate, full-system simulators. In Proceedings of the 2<sup>nd</sup> Workshop on Architecture Research Using FPGA Platforms.
Freescale Semiconductor. 2008. P4080 product summary page. http://www.freescale.com/webapp/sps/site/prod_summary.jsp&quest;code+P4080.
David Geer, Industry Trends: Chip Makers Turn to Multicore Processors, Computer, v.38 n.5, p.11-13, May 2005[doi>10.1109/MC.2005.160]
Sudheendra Hangal , Mike O'Connor, Performance Analysis and Validation of the picoJava Processor, IEEE Micro, v.19 n.3, p.66-72, May 1999[doi>10.1109/40.768505]
Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., and Ernst, R. 2005. System level performance analysis: The SymTA/S approach. In Proceedings of the IEEE Conference on Computers and Digital Techniques. 148--166.
Jim Holt , Jaideep Dastidar , David Lindberg , John Pape , Peng Yang, System-level Performance Verification of Multicore Systems-on-Chip, Proceedings of the 2009 10th International Workshop on Microprocessor Test and Verification, p.83-87, December 07-09, 2009[doi>10.1109/MTV.2009.10]
Vikram Iyengar , Jinjun Xiong , Subbayyan Venkatesan , Vladimir Zolotov , David Lackey , Peter Habitz , Chandu Visweswariah, Variation-aware performance verification using at-speed structural test and statistical timing, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
T. Karn , S. Rawat , D. Kirkpatrick , R. Roy , G. S. Spirakis , N. Sherwani , C. Peterson, EDA challenges facing future microprocessor design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1498-1506, November 2006[doi>10.1109/43.898828]
Jainendra Kumar , Noel R. Strader , Jeff Freeman , Michael Miller, Emulation verification of the Motorola 68060, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.150, October 02-04, 1995
Lu, P., Jih-Kwon, P., Prakash, T. K., Yen-Kuang, C., and Koppelman, D. 2007. Memory performance and scalability of Intel's and AMD's dual-core processors: A case study. In Proceedings of the IEEE International Performance, Computing and Communications Conference (IPCCC'07). 55--64.
Madi, G., Pasricha, S., Dutt, N., and Abdelwahed, S. 2009. Cross-Abstraction functional verification and performance analysis of chip multiprocessor designs. IEEE Trans. Indust. Inf. 5, 241--256.
McVoy, L. and Staelin, C. 2012. IMbench: Portable tools for performance analysis. Citeseerx.ist.psu/viewdoc/download&quest;doi=10.1.1.102.
Njuguna Njoroge , Jared Casper , Sewook Wee , Yuriy Teslyar , Daxia Ge , Christos Kozyrakis , Kunle Olukotun, ATLAS: a chip-multiprocessor with transactional memory support, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002[doi>10.1109/MDT.2002.1047740]
Pham, D. C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudry, R., Cox, D., Harvey, P., Harvey, P. M., Hofstee, P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, M., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2006. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE J. Solid State Circ. 41, 179--196.
Andy D. Pimentel , Louis O. Hertzberger , Paul Lieverse , Pieter van der Wolf , Ed F. Deprettere, Exploring Embedded-Systems Architectures with Artemis, Computer, v.34 n.11, p.57-63, November 2001[doi>10.1109/2.963445]
Kai Richter , Marek Jersak , Rolf Ernst, A Formal Approach to MpSoC Performance Verification, Computer, v.36 n.4, p.60-67, April 2003[doi>10.1109/MC.2003.1193230]
P. Bose, 3.3 Performance Test Case Generation for Microprocessors, Proceedings of the 16th IEEE VLSI Test Symposium, p.54, April 26-30, 1998
P. Bose , J. A. Abraham, Performance and Functional Verification of Microprocessors, Proceedings of the 13th International Conference on VLSI Design, p.58, January 04-07, 2000
Jan Staschulat , Rolf Ernst , Andreas Schulze , Fabian Wolf, Context Sensitive Performance Analysis of Automotive Applications, Proceedings of the conference on Design, Automation and Test in Europe, p.165-170, March 07-11, 2005[doi>10.1109/DATE.2005.103]
Van Stralen, P. and Pimentel, A. D. 2010. A trace-based scenario database for high-level simulation of multimedia MPSoCs. In Proceedings of the International Conference on Embedded Computer Systems. 11--19.
Andreas Wieferink , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Achim Nohl, A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms, Proceedings of the conference on Design, automation and test in Europe, p.21256, February 16-20, 2004
