verilog
=======

share the code


1.You must give the dividend and divisor fist

2. And git one cycle reset 

3. finall you give the en signal

4. the result will come up after a_with cycle
