
mpu6050_i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005884  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08005944  08005944  00006944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a44  08005a44  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005a44  08005a44  00006a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a4c  08005a4c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a4c  08005a4c  00006a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a50  08005a50  00006a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005a54  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  20000068  08005abc  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08005abc  00007330  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011883  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002980  00000000  00000000  00018913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0001b298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c4c  00000000  00000000  0001c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b7f  00000000  00000000  0001ceb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014890  00000000  00000000  00033a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008809c  00000000  00000000  000482c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d035f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fe4  00000000  00000000  000d03a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d4388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800592c 	.word	0x0800592c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	0800592c 	.word	0x0800592c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len){
 8000460:	b5b0      	push	{r4, r5, r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	b29a      	uxth	r2, r3
 8000470:	2517      	movs	r5, #23
 8000472:	197c      	adds	r4, r7, r5
 8000474:	2301      	movs	r3, #1
 8000476:	425b      	negs	r3, r3
 8000478:	68b9      	ldr	r1, [r7, #8]
 800047a:	4808      	ldr	r0, [pc, #32]	@ (800049c <_write+0x3c>)
 800047c:	f003 fa08 	bl	8003890 <HAL_UART_Transmit>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 8000484:	197b      	adds	r3, r7, r5
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d101      	bne.n	8000490 <_write+0x30>
		return len;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	e001      	b.n	8000494 <_write+0x34>
	else
		return -1;
 8000490:	2301      	movs	r3, #1
 8000492:	425b      	negs	r3, r3
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b006      	add	sp, #24
 800049a:	bdb0      	pop	{r4, r5, r7, pc}
 800049c:	20000154 	.word	0x20000154

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b590      	push	{r4, r7, lr}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a6:	f000 fce7 	bl	8000e78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004aa:	f000 f831 	bl	8000510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ae:	f000 f9f3 	bl	8000898 <MX_GPIO_Init>
  MX_RTC_Init();
 80004b2:	f000 f8e9 	bl	8000688 <MX_RTC_Init>
  MX_SPI1_Init();
 80004b6:	f000 f987 	bl	80007c8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80004ba:	f000 f9bd 	bl	8000838 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80004be:	f000 f8a3 	bl	8000608 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("Waking up the sensor now.");
 80004c2:	4b0e      	ldr	r3, [pc, #56]	@ (80004fc <main+0x5c>)
 80004c4:	0018      	movs	r0, r3
 80004c6:	f004 fb95 	bl	8004bf4 <iprintf>
  uint8_t stat = MPU6050_WakeUp(&hi2c1);
 80004ca:	1dfc      	adds	r4, r7, #7
 80004cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <main+0x60>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f004 faae 	bl	8004a30 <MPU6050_WakeUp>
 80004d4:	0003      	movs	r3, r0
 80004d6:	7023      	strb	r3, [r4, #0]
  if(stat==1)
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d104      	bne.n	80004ea <main+0x4a>
	  printf("\nSensor woke up!");
 80004e0:	4b08      	ldr	r3, [pc, #32]	@ (8000504 <main+0x64>)
 80004e2:	0018      	movs	r0, r3
 80004e4:	f004 fb86 	bl	8004bf4 <iprintf>
 80004e8:	e003      	b.n	80004f2 <main+0x52>
  else
	  printf("\nFailed to wake up sensor!");
 80004ea:	4b07      	ldr	r3, [pc, #28]	@ (8000508 <main+0x68>)
 80004ec:	0018      	movs	r0, r3
 80004ee:	f004 fb81 	bl	8004bf4 <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  printf("\nCode running...");
 80004f2:	4b06      	ldr	r3, [pc, #24]	@ (800050c <main+0x6c>)
 80004f4:	0018      	movs	r0, r3
 80004f6:	f004 fb7d 	bl	8004bf4 <iprintf>
 80004fa:	e7fa      	b.n	80004f2 <main+0x52>
 80004fc:	08005944 	.word	0x08005944
 8000500:	20000084 	.word	0x20000084
 8000504:	08005960 	.word	0x08005960
 8000508:	08005974 	.word	0x08005974
 800050c:	08005990 	.word	0x08005990

08000510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b09d      	sub	sp, #116	@ 0x74
 8000514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000516:	2438      	movs	r4, #56	@ 0x38
 8000518:	193b      	adds	r3, r7, r4
 800051a:	0018      	movs	r0, r3
 800051c:	2338      	movs	r3, #56	@ 0x38
 800051e:	001a      	movs	r2, r3
 8000520:	2100      	movs	r1, #0
 8000522:	f004 fbc3 	bl	8004cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000526:	2324      	movs	r3, #36	@ 0x24
 8000528:	18fb      	adds	r3, r7, r3
 800052a:	0018      	movs	r0, r3
 800052c:	2314      	movs	r3, #20
 800052e:	001a      	movs	r2, r3
 8000530:	2100      	movs	r1, #0
 8000532:	f004 fbbb 	bl	8004cac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000536:	003b      	movs	r3, r7
 8000538:	0018      	movs	r0, r3
 800053a:	2324      	movs	r3, #36	@ 0x24
 800053c:	001a      	movs	r2, r3
 800053e:	2100      	movs	r1, #0
 8000540:	f004 fbb4 	bl	8004cac <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000544:	4b2e      	ldr	r3, [pc, #184]	@ (8000600 <SystemClock_Config+0xf0>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a2e      	ldr	r2, [pc, #184]	@ (8000604 <SystemClock_Config+0xf4>)
 800054a:	401a      	ands	r2, r3
 800054c:	4b2c      	ldr	r3, [pc, #176]	@ (8000600 <SystemClock_Config+0xf0>)
 800054e:	2180      	movs	r1, #128	@ 0x80
 8000550:	0109      	lsls	r1, r1, #4
 8000552:	430a      	orrs	r2, r1
 8000554:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000556:	0021      	movs	r1, r4
 8000558:	187b      	adds	r3, r7, r1
 800055a:	220a      	movs	r2, #10
 800055c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2201      	movs	r2, #1
 8000562:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2210      	movs	r2, #16
 8000568:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2201      	movs	r2, #1
 800056e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2202      	movs	r2, #2
 8000574:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2200      	movs	r2, #0
 800057a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2280      	movs	r2, #128	@ 0x80
 8000580:	0312      	lsls	r2, r2, #12
 8000582:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2280      	movs	r2, #128	@ 0x80
 8000588:	0412      	lsls	r2, r2, #16
 800058a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058c:	187b      	adds	r3, r7, r1
 800058e:	0018      	movs	r0, r3
 8000590:	f001 fd10 	bl	8001fb4 <HAL_RCC_OscConfig>
 8000594:	1e03      	subs	r3, r0, #0
 8000596:	d001      	beq.n	800059c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000598:	f000 fa2e 	bl	80009f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059c:	2124      	movs	r1, #36	@ 0x24
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	220f      	movs	r2, #15
 80005a2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2203      	movs	r2, #3
 80005a8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2101      	movs	r1, #1
 80005c0:	0018      	movs	r0, r3
 80005c2:	f002 f8cb 	bl	800275c <HAL_RCC_ClockConfig>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80005ca:	f000 fa15 	bl	80009f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80005ce:	003b      	movs	r3, r7
 80005d0:	222a      	movs	r2, #42	@ 0x2a
 80005d2:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005d4:	003b      	movs	r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80005da:	003b      	movs	r3, r7
 80005dc:	2200      	movs	r2, #0
 80005de:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80005e0:	003b      	movs	r3, r7
 80005e2:	2280      	movs	r2, #128	@ 0x80
 80005e4:	0292      	lsls	r2, r2, #10
 80005e6:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005e8:	003b      	movs	r3, r7
 80005ea:	0018      	movs	r0, r3
 80005ec:	f002 faba 	bl	8002b64 <HAL_RCCEx_PeriphCLKConfig>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80005f4:	f000 fa00 	bl	80009f8 <Error_Handler>
  }
}
 80005f8:	46c0      	nop			@ (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	b01d      	add	sp, #116	@ 0x74
 80005fe:	bd90      	pop	{r4, r7, pc}
 8000600:	40007000 	.word	0x40007000
 8000604:	ffffe7ff 	.word	0xffffe7ff

08000608 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800060c:	4b1b      	ldr	r3, [pc, #108]	@ (800067c <MX_I2C1_Init+0x74>)
 800060e:	4a1c      	ldr	r2, [pc, #112]	@ (8000680 <MX_I2C1_Init+0x78>)
 8000610:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_I2C1_Init+0x74>)
 8000614:	4a1b      	ldr	r2, [pc, #108]	@ (8000684 <MX_I2C1_Init+0x7c>)
 8000616:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000618:	4b18      	ldr	r3, [pc, #96]	@ (800067c <MX_I2C1_Init+0x74>)
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800061e:	4b17      	ldr	r3, [pc, #92]	@ (800067c <MX_I2C1_Init+0x74>)
 8000620:	2201      	movs	r2, #1
 8000622:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000624:	4b15      	ldr	r3, [pc, #84]	@ (800067c <MX_I2C1_Init+0x74>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800062a:	4b14      	ldr	r3, [pc, #80]	@ (800067c <MX_I2C1_Init+0x74>)
 800062c:	2200      	movs	r2, #0
 800062e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000630:	4b12      	ldr	r3, [pc, #72]	@ (800067c <MX_I2C1_Init+0x74>)
 8000632:	2200      	movs	r2, #0
 8000634:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000636:	4b11      	ldr	r3, [pc, #68]	@ (800067c <MX_I2C1_Init+0x74>)
 8000638:	2200      	movs	r2, #0
 800063a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800063c:	4b0f      	ldr	r3, [pc, #60]	@ (800067c <MX_I2C1_Init+0x74>)
 800063e:	2200      	movs	r2, #0
 8000640:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000642:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <MX_I2C1_Init+0x74>)
 8000644:	0018      	movs	r0, r3
 8000646:	f000 ffaf 	bl	80015a8 <HAL_I2C_Init>
 800064a:	1e03      	subs	r3, r0, #0
 800064c:	d001      	beq.n	8000652 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800064e:	f000 f9d3 	bl	80009f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <MX_I2C1_Init+0x74>)
 8000654:	2100      	movs	r1, #0
 8000656:	0018      	movs	r0, r3
 8000658:	f001 fc14 	bl	8001e84 <HAL_I2CEx_ConfigAnalogFilter>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d001      	beq.n	8000664 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000660:	f000 f9ca 	bl	80009f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000664:	4b05      	ldr	r3, [pc, #20]	@ (800067c <MX_I2C1_Init+0x74>)
 8000666:	2100      	movs	r1, #0
 8000668:	0018      	movs	r0, r3
 800066a:	f001 fc57 	bl	8001f1c <HAL_I2CEx_ConfigDigitalFilter>
 800066e:	1e03      	subs	r3, r0, #0
 8000670:	d001      	beq.n	8000676 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000672:	f000 f9c1 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000084 	.word	0x20000084
 8000680:	40005400 	.word	0x40005400
 8000684:	00b07cb4 	.word	0x00b07cb4

08000688 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b090      	sub	sp, #64	@ 0x40
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800068e:	232c      	movs	r3, #44	@ 0x2c
 8000690:	18fb      	adds	r3, r7, r3
 8000692:	0018      	movs	r0, r3
 8000694:	2314      	movs	r3, #20
 8000696:	001a      	movs	r2, r3
 8000698:	2100      	movs	r1, #0
 800069a:	f004 fb07 	bl	8004cac <memset>
  RTC_DateTypeDef sDate = {0};
 800069e:	2328      	movs	r3, #40	@ 0x28
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80006a6:	003b      	movs	r3, r7
 80006a8:	0018      	movs	r0, r3
 80006aa:	2328      	movs	r3, #40	@ 0x28
 80006ac:	001a      	movs	r2, r3
 80006ae:	2100      	movs	r1, #0
 80006b0:	f004 fafc 	bl	8004cac <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006b4:	4b41      	ldr	r3, [pc, #260]	@ (80007bc <MX_RTC_Init+0x134>)
 80006b6:	4a42      	ldr	r2, [pc, #264]	@ (80007c0 <MX_RTC_Init+0x138>)
 80006b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006ba:	4b40      	ldr	r3, [pc, #256]	@ (80007bc <MX_RTC_Init+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 80006c0:	4b3e      	ldr	r3, [pc, #248]	@ (80007bc <MX_RTC_Init+0x134>)
 80006c2:	221f      	movs	r2, #31
 80006c4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 80006c6:	4b3d      	ldr	r3, [pc, #244]	@ (80007bc <MX_RTC_Init+0x134>)
 80006c8:	4a3e      	ldr	r2, [pc, #248]	@ (80007c4 <MX_RTC_Init+0x13c>)
 80006ca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006cc:	4b3b      	ldr	r3, [pc, #236]	@ (80007bc <MX_RTC_Init+0x134>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006d2:	4b3a      	ldr	r3, [pc, #232]	@ (80007bc <MX_RTC_Init+0x134>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006d8:	4b38      	ldr	r3, [pc, #224]	@ (80007bc <MX_RTC_Init+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006de:	4b37      	ldr	r3, [pc, #220]	@ (80007bc <MX_RTC_Init+0x134>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006e4:	4b35      	ldr	r3, [pc, #212]	@ (80007bc <MX_RTC_Init+0x134>)
 80006e6:	0018      	movs	r0, r3
 80006e8:	f002 fb98 	bl	8002e1c <HAL_RTC_Init>
 80006ec:	1e03      	subs	r3, r0, #0
 80006ee:	d001      	beq.n	80006f4 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80006f0:	f000 f982 	bl	80009f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80006f4:	212c      	movs	r1, #44	@ 0x2c
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2200      	movs	r2, #0
 8000706:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000714:	1879      	adds	r1, r7, r1
 8000716:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <MX_RTC_Init+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	0018      	movs	r0, r3
 800071c:	f002 fc1a 	bl	8002f54 <HAL_RTC_SetTime>
 8000720:	1e03      	subs	r3, r0, #0
 8000722:	d001      	beq.n	8000728 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000724:	f000 f968 	bl	80009f8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000728:	2128      	movs	r1, #40	@ 0x28
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2201      	movs	r2, #1
 800072e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2201      	movs	r2, #1
 8000734:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2201      	movs	r2, #1
 800073a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2200      	movs	r2, #0
 8000740:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000742:	1879      	adds	r1, r7, r1
 8000744:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_RTC_Init+0x134>)
 8000746:	2200      	movs	r2, #0
 8000748:	0018      	movs	r0, r3
 800074a:	f002 fcad 	bl	80030a8 <HAL_RTC_SetDate>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000752:	f000 f951 	bl	80009f8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8000756:	003b      	movs	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800075c:	003b      	movs	r3, r7
 800075e:	2200      	movs	r2, #0
 8000760:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8000762:	003b      	movs	r3, r7
 8000764:	2200      	movs	r2, #0
 8000766:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000768:	003b      	movs	r3, r7
 800076a:	2200      	movs	r2, #0
 800076c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800076e:	003b      	movs	r3, r7
 8000770:	2200      	movs	r2, #0
 8000772:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000774:	003b      	movs	r3, r7
 8000776:	2200      	movs	r2, #0
 8000778:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800077a:	003b      	movs	r3, r7
 800077c:	2200      	movs	r2, #0
 800077e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000780:	003b      	movs	r3, r7
 8000782:	22f0      	movs	r2, #240	@ 0xf0
 8000784:	0512      	lsls	r2, r2, #20
 8000786:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000788:	003b      	movs	r3, r7
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800078e:	003b      	movs	r3, r7
 8000790:	2220      	movs	r2, #32
 8000792:	2101      	movs	r1, #1
 8000794:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000796:	003b      	movs	r3, r7
 8000798:	2280      	movs	r2, #128	@ 0x80
 800079a:	0052      	lsls	r2, r2, #1
 800079c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800079e:	0039      	movs	r1, r7
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_RTC_Init+0x134>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	0018      	movs	r0, r3
 80007a6:	f002 fd13 	bl	80031d0 <HAL_RTC_SetAlarm_IT>
 80007aa:	1e03      	subs	r3, r0, #0
 80007ac:	d001      	beq.n	80007b2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 80007ae:	f000 f923 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b010      	add	sp, #64	@ 0x40
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	200000d8 	.word	0x200000d8
 80007c0:	40002800 	.word	0x40002800
 80007c4:	000003ff 	.word	0x000003ff

080007c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007ce:	4a19      	ldr	r2, [pc, #100]	@ (8000834 <MX_SPI1_Init+0x6c>)
 80007d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007d2:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007d4:	2282      	movs	r2, #130	@ 0x82
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007da:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007e0:	4b13      	ldr	r3, [pc, #76]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007e6:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ec:	4b10      	ldr	r3, [pc, #64]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007f4:	2280      	movs	r2, #128	@ 0x80
 80007f6:	0092      	lsls	r2, r2, #2
 80007f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <MX_SPI1_Init+0x68>)
 80007fc:	2220      	movs	r2, #32
 80007fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000800:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <MX_SPI1_Init+0x68>)
 8000802:	2200      	movs	r2, #0
 8000804:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000806:	4b0a      	ldr	r3, [pc, #40]	@ (8000830 <MX_SPI1_Init+0x68>)
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800080c:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_SPI1_Init+0x68>)
 800080e:	2200      	movs	r2, #0
 8000810:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000812:	4b07      	ldr	r3, [pc, #28]	@ (8000830 <MX_SPI1_Init+0x68>)
 8000814:	2207      	movs	r2, #7
 8000816:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <MX_SPI1_Init+0x68>)
 800081a:	0018      	movs	r0, r3
 800081c:	f002 ff50 	bl	80036c0 <HAL_SPI_Init>
 8000820:	1e03      	subs	r3, r0, #0
 8000822:	d001      	beq.n	8000828 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000824:	f000 f8e8 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000828:	46c0      	nop			@ (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	200000fc 	.word	0x200000fc
 8000834:	40013000 	.word	0x40013000

08000838 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800083c:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 800083e:	4a15      	ldr	r2, [pc, #84]	@ (8000894 <MX_USART2_UART_Init+0x5c>)
 8000840:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000842:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 8000844:	22e1      	movs	r2, #225	@ 0xe1
 8000846:	0252      	lsls	r2, r2, #9
 8000848:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800084a:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000868:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087a:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <MX_USART2_UART_Init+0x58>)
 800087c:	0018      	movs	r0, r3
 800087e:	f002 ffb3 	bl	80037e8 <HAL_UART_Init>
 8000882:	1e03      	subs	r3, r0, #0
 8000884:	d001      	beq.n	800088a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000886:	f000 f8b7 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000154 	.word	0x20000154
 8000894:	40004400 	.word	0x40004400

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b590      	push	{r4, r7, lr}
 800089a:	b08b      	sub	sp, #44	@ 0x2c
 800089c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	2414      	movs	r4, #20
 80008a0:	193b      	adds	r3, r7, r4
 80008a2:	0018      	movs	r0, r3
 80008a4:	2314      	movs	r3, #20
 80008a6:	001a      	movs	r2, r3
 80008a8:	2100      	movs	r1, #0
 80008aa:	f004 f9ff 	bl	8004cac <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	4b4e      	ldr	r3, [pc, #312]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008b2:	4b4d      	ldr	r3, [pc, #308]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008b4:	2101      	movs	r1, #1
 80008b6:	430a      	orrs	r2, r1
 80008b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ba:	4b4b      	ldr	r3, [pc, #300]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008be:	2201      	movs	r2, #1
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c6:	4b48      	ldr	r3, [pc, #288]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008ca:	4b47      	ldr	r3, [pc, #284]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008cc:	2102      	movs	r1, #2
 80008ce:	430a      	orrs	r2, r1
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008d2:	4b45      	ldr	r3, [pc, #276]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008d6:	2202      	movs	r2, #2
 80008d8:	4013      	ands	r3, r2
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008de:	4b42      	ldr	r3, [pc, #264]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008e2:	4b41      	ldr	r3, [pc, #260]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008e4:	2104      	movs	r1, #4
 80008e6:	430a      	orrs	r2, r1
 80008e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ea:	4b3f      	ldr	r3, [pc, #252]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ee:	2204      	movs	r2, #4
 80008f0:	4013      	ands	r3, r2
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f6:	4b3c      	ldr	r3, [pc, #240]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008fa:	4b3b      	ldr	r3, [pc, #236]	@ (80009e8 <MX_GPIO_Init+0x150>)
 80008fc:	2180      	movs	r1, #128	@ 0x80
 80008fe:	430a      	orrs	r2, r1
 8000900:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000902:	4b39      	ldr	r3, [pc, #228]	@ (80009e8 <MX_GPIO_Init+0x150>)
 8000904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000906:	2280      	movs	r2, #128	@ 0x80
 8000908:	4013      	ands	r3, r2
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 800090e:	4937      	ldr	r1, [pc, #220]	@ (80009ec <MX_GPIO_Init+0x154>)
 8000910:	23a0      	movs	r3, #160	@ 0xa0
 8000912:	05db      	lsls	r3, r3, #23
 8000914:	2200      	movs	r2, #0
 8000916:	0018      	movs	r0, r3
 8000918:	f000 fe02 	bl	8001520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 800091c:	4b34      	ldr	r3, [pc, #208]	@ (80009f0 <MX_GPIO_Init+0x158>)
 800091e:	2200      	movs	r2, #0
 8000920:	2107      	movs	r1, #7
 8000922:	0018      	movs	r0, r3
 8000924:	f000 fdfc 	bl	8001520 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000928:	193b      	adds	r3, r7, r4
 800092a:	4a30      	ldr	r2, [pc, #192]	@ (80009ec <MX_GPIO_Init+0x154>)
 800092c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	193b      	adds	r3, r7, r4
 8000930:	2201      	movs	r2, #1
 8000932:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	193b      	adds	r3, r7, r4
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800093a:	193b      	adds	r3, r7, r4
 800093c:	2202      	movs	r2, #2
 800093e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000940:	193a      	adds	r2, r7, r4
 8000942:	23a0      	movs	r3, #160	@ 0xa0
 8000944:	05db      	lsls	r3, r3, #23
 8000946:	0011      	movs	r1, r2
 8000948:	0018      	movs	r0, r3
 800094a:	f000 fc6b 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 800094e:	0021      	movs	r1, r4
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2213      	movs	r2, #19
 8000954:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2288      	movs	r2, #136	@ 0x88
 800095a:	0352      	lsls	r2, r2, #13
 800095c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000964:	000c      	movs	r4, r1
 8000966:	187b      	adds	r3, r7, r1
 8000968:	4a22      	ldr	r2, [pc, #136]	@ (80009f4 <MX_GPIO_Init+0x15c>)
 800096a:	0019      	movs	r1, r3
 800096c:	0010      	movs	r0, r2
 800096e:	f000 fc59 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8000972:	0021      	movs	r1, r4
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2280      	movs	r2, #128	@ 0x80
 8000978:	0192      	lsls	r2, r2, #6
 800097a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	2288      	movs	r2, #136	@ 0x88
 8000980:	0352      	lsls	r2, r2, #13
 8000982:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 800098a:	000c      	movs	r4, r1
 800098c:	187b      	adds	r3, r7, r1
 800098e:	4a18      	ldr	r2, [pc, #96]	@ (80009f0 <MX_GPIO_Init+0x158>)
 8000990:	0019      	movs	r1, r3
 8000992:	0010      	movs	r0, r2
 8000994:	f000 fc46 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000998:	0021      	movs	r1, r4
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2207      	movs	r2, #7
 800099e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2201      	movs	r2, #1
 80009a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2202      	movs	r2, #2
 80009b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	4a0e      	ldr	r2, [pc, #56]	@ (80009f0 <MX_GPIO_Init+0x158>)
 80009b6:	0019      	movs	r1, r3
 80009b8:	0010      	movs	r0, r2
 80009ba:	f000 fc33 	bl	8001224 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	2005      	movs	r0, #5
 80009c4:	f000 fb74 	bl	80010b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80009c8:	2005      	movs	r0, #5
 80009ca:	f000 fb86 	bl	80010da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2100      	movs	r1, #0
 80009d2:	2007      	movs	r0, #7
 80009d4:	f000 fb6c 	bl	80010b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80009d8:	2007      	movs	r0, #7
 80009da:	f000 fb7e 	bl	80010da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b00b      	add	sp, #44	@ 0x2c
 80009e4:	bd90      	pop	{r4, r7, pc}
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	40021000 	.word	0x40021000
 80009ec:	00009002 	.word	0x00009002
 80009f0:	50000800 	.word	0x50000800
 80009f4:	50000400 	.word	0x50000400

080009f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009fc:	b672      	cpsid	i
}
 80009fe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a00:	46c0      	nop			@ (mov r8, r8)
 8000a02:	e7fd      	b.n	8000a00 <Error_Handler+0x8>

08000a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a08:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <HAL_MspInit+0x24>)
 8000a0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_MspInit+0x24>)
 8000a0e:	2101      	movs	r1, #1
 8000a10:	430a      	orrs	r2, r1
 8000a12:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <HAL_MspInit+0x24>)
 8000a16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a18:	4b03      	ldr	r3, [pc, #12]	@ (8000a28 <HAL_MspInit+0x24>)
 8000a1a:	2180      	movs	r1, #128	@ 0x80
 8000a1c:	0549      	lsls	r1, r1, #21
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000

08000a2c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b089      	sub	sp, #36	@ 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	240c      	movs	r4, #12
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	0018      	movs	r0, r3
 8000a3a:	2314      	movs	r3, #20
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f004 f934 	bl	8004cac <memset>
  if(hi2c->Instance==I2C1)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a22      	ldr	r2, [pc, #136]	@ (8000ad4 <HAL_I2C_MspInit+0xa8>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d13e      	bne.n	8000acc <HAL_I2C_MspInit+0xa0>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <HAL_I2C_MspInit+0xac>)
 8000a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a52:	4b21      	ldr	r3, [pc, #132]	@ (8000ad8 <HAL_I2C_MspInit+0xac>)
 8000a54:	2102      	movs	r1, #2
 8000a56:	430a      	orrs	r2, r1
 8000a58:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad8 <HAL_I2C_MspInit+0xac>)
 8000a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5e:	2202      	movs	r2, #2
 8000a60:	4013      	ands	r3, r2
 8000a62:	60bb      	str	r3, [r7, #8]
 8000a64:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	2280      	movs	r2, #128	@ 0x80
 8000a6a:	0092      	lsls	r2, r2, #2
 8000a6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a6e:	193b      	adds	r3, r7, r4
 8000a70:	2212      	movs	r2, #18
 8000a72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7a:	193b      	adds	r3, r7, r4
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	2204      	movs	r2, #4
 8000a84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a86:	193b      	adds	r3, r7, r4
 8000a88:	4a14      	ldr	r2, [pc, #80]	@ (8000adc <HAL_I2C_MspInit+0xb0>)
 8000a8a:	0019      	movs	r1, r3
 8000a8c:	0010      	movs	r0, r2
 8000a8e:	f000 fbc9 	bl	8001224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a92:	0021      	movs	r1, r4
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	2240      	movs	r2, #64	@ 0x40
 8000a98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2212      	movs	r2, #18
 8000a9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2203      	movs	r2, #3
 8000aaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2201      	movs	r2, #1
 8000ab0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	4a09      	ldr	r2, [pc, #36]	@ (8000adc <HAL_I2C_MspInit+0xb0>)
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	0010      	movs	r0, r2
 8000aba:	f000 fbb3 	bl	8001224 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000abe:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <HAL_I2C_MspInit+0xac>)
 8000ac0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ac2:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <HAL_I2C_MspInit+0xac>)
 8000ac4:	2180      	movs	r1, #128	@ 0x80
 8000ac6:	0389      	lsls	r1, r1, #14
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b009      	add	sp, #36	@ 0x24
 8000ad2:	bd90      	pop	{r4, r7, pc}
 8000ad4:	40005400 	.word	0x40005400
 8000ad8:	40021000 	.word	0x40021000
 8000adc:	50000400 	.word	0x50000400

08000ae0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a0a      	ldr	r2, [pc, #40]	@ (8000b18 <HAL_RTC_MspInit+0x38>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d10e      	bne.n	8000b10 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000af2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <HAL_RTC_MspInit+0x3c>)
 8000af4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_RTC_MspInit+0x3c>)
 8000af8:	2180      	movs	r1, #128	@ 0x80
 8000afa:	02c9      	lsls	r1, r1, #11
 8000afc:	430a      	orrs	r2, r1
 8000afe:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000b00:	2200      	movs	r2, #0
 8000b02:	2100      	movs	r1, #0
 8000b04:	2002      	movs	r0, #2
 8000b06:	f000 fad3 	bl	80010b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000b0a:	2002      	movs	r0, #2
 8000b0c:	f000 fae5 	bl	80010da <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40002800 	.word	0x40002800
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b08b      	sub	sp, #44	@ 0x2c
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	2414      	movs	r4, #20
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	2314      	movs	r3, #20
 8000b30:	001a      	movs	r2, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	f004 f8ba 	bl	8004cac <memset>
  if(hspi->Instance==SPI1)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a28      	ldr	r2, [pc, #160]	@ (8000be0 <HAL_SPI_MspInit+0xc0>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d14a      	bne.n	8000bd8 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b42:	4b28      	ldr	r3, [pc, #160]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b46:	4b27      	ldr	r3, [pc, #156]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b48:	2180      	movs	r1, #128	@ 0x80
 8000b4a:	0149      	lsls	r1, r1, #5
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b50:	4b24      	ldr	r3, [pc, #144]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b54:	4b23      	ldr	r3, [pc, #140]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b56:	2102      	movs	r1, #2
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b5c:	4b21      	ldr	r3, [pc, #132]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b60:	2202      	movs	r2, #2
 8000b62:	4013      	ands	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b68:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b6e:	2101      	movs	r1, #1
 8000b70:	430a      	orrs	r2, r1
 8000b72:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b78:	2201      	movs	r2, #1
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2208      	movs	r2, #8
 8000b84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2202      	movs	r2, #2
 8000b8a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	193b      	adds	r3, r7, r4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2203      	movs	r2, #3
 8000b96:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	4a11      	ldr	r2, [pc, #68]	@ (8000be8 <HAL_SPI_MspInit+0xc8>)
 8000ba2:	0019      	movs	r1, r3
 8000ba4:	0010      	movs	r0, r2
 8000ba6:	f000 fb3d 	bl	8001224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000baa:	0021      	movs	r1, r4
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	22c0      	movs	r2, #192	@ 0xc0
 8000bb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	187a      	adds	r2, r7, r1
 8000bcc:	23a0      	movs	r3, #160	@ 0xa0
 8000bce:	05db      	lsls	r3, r3, #23
 8000bd0:	0011      	movs	r1, r2
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f000 fb26 	bl	8001224 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	b00b      	add	sp, #44	@ 0x2c
 8000bde:	bd90      	pop	{r4, r7, pc}
 8000be0:	40013000 	.word	0x40013000
 8000be4:	40021000 	.word	0x40021000
 8000be8:	50000400 	.word	0x50000400

08000bec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b089      	sub	sp, #36	@ 0x24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf4:	240c      	movs	r4, #12
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	2314      	movs	r3, #20
 8000bfc:	001a      	movs	r2, r3
 8000bfe:	2100      	movs	r1, #0
 8000c00:	f004 f854 	bl	8004cac <memset>
  if(huart->Instance==USART2)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a1c      	ldr	r2, [pc, #112]	@ (8000c7c <HAL_UART_MspInit+0x90>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d131      	bne.n	8000c72 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c12:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c14:	2180      	movs	r1, #128	@ 0x80
 8000c16:	0289      	lsls	r1, r1, #10
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1c:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c20:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c22:	2101      	movs	r1, #1
 8000c24:	430a      	orrs	r2, r1
 8000c26:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c28:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4013      	ands	r3, r2
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000c34:	0021      	movs	r1, r4
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	220c      	movs	r2, #12
 8000c3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2202      	movs	r2, #2
 8000c40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	2204      	movs	r2, #4
 8000c52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c54:	187a      	adds	r2, r7, r1
 8000c56:	23a0      	movs	r3, #160	@ 0xa0
 8000c58:	05db      	lsls	r3, r3, #23
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f000 fae1 	bl	8001224 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2100      	movs	r1, #0
 8000c66:	201c      	movs	r0, #28
 8000c68:	f000 fa22 	bl	80010b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c6c:	201c      	movs	r0, #28
 8000c6e:	f000 fa34 	bl	80010da <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b009      	add	sp, #36	@ 0x24
 8000c78:	bd90      	pop	{r4, r7, pc}
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	40004400 	.word	0x40004400
 8000c80:	40021000 	.word	0x40021000

08000c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	e7fd      	b.n	8000c88 <NMI_Handler+0x4>

08000c8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c90:	46c0      	nop			@ (mov r8, r8)
 8000c92:	e7fd      	b.n	8000c90 <HardFault_Handler+0x4>

08000c94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c98:	46c0      	nop			@ (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cac:	f000 f938 	bl	8000f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000cbc:	4b03      	ldr	r3, [pc, #12]	@ (8000ccc <RTC_IRQHandler+0x14>)
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f002 fbe8 	bl	8003494 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000cc4:	46c0      	nop			@ (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	46c0      	nop			@ (mov r8, r8)
 8000ccc:	200000d8 	.word	0x200000d8

08000cd0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f000 fc41 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000cda:	2002      	movs	r0, #2
 8000cdc:	f000 fc3e 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000cea:	2010      	movs	r0, #16
 8000cec:	f000 fc36 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000cf0:	2380      	movs	r3, #128	@ 0x80
 8000cf2:	019b      	lsls	r3, r3, #6
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f000 fc31 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d04:	4b03      	ldr	r3, [pc, #12]	@ (8000d14 <USART2_IRQHandler+0x14>)
 8000d06:	0018      	movs	r0, r3
 8000d08:	f002 fe62 	bl	80039d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d0c:	46c0      	nop			@ (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	20000154 	.word	0x20000154

08000d18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e00a      	b.n	8000d40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d2a:	e000      	b.n	8000d2e <_read+0x16>
 8000d2c:	bf00      	nop
 8000d2e:	0001      	movs	r1, r0
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	60ba      	str	r2, [r7, #8]
 8000d36:	b2ca      	uxtb	r2, r1
 8000d38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	dbf0      	blt.n	8000d2a <_read+0x12>
  }

  return len;
 8000d48:	687b      	ldr	r3, [r7, #4]
}
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b006      	add	sp, #24
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	425b      	negs	r3, r3
}
 8000d5e:	0018      	movs	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	b002      	add	sp, #8
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
 8000d6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	2280      	movs	r2, #128	@ 0x80
 8000d74:	0192      	lsls	r2, r2, #6
 8000d76:	605a      	str	r2, [r3, #4]
  return 0;
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b002      	add	sp, #8
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <_isatty>:

int _isatty(int file)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d8a:	2301      	movs	r3, #1
}
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b002      	add	sp, #8
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60f8      	str	r0, [r7, #12]
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	0018      	movs	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b004      	add	sp, #16
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db4:	4a14      	ldr	r2, [pc, #80]	@ (8000e08 <_sbrk+0x5c>)
 8000db6:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <_sbrk+0x60>)
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc0:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <_sbrk+0x64>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	@ (8000e14 <_sbrk+0x68>)
 8000dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dce:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <_sbrk+0x64>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d207      	bcs.n	8000dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ddc:	f003 ffbc 	bl	8004d58 <__errno>
 8000de0:	0003      	movs	r3, r0
 8000de2:	220c      	movs	r2, #12
 8000de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	425b      	negs	r3, r3
 8000dea:	e009      	b.n	8000e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dec:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df2:	4b07      	ldr	r3, [pc, #28]	@ (8000e10 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	18d2      	adds	r2, r2, r3
 8000dfa:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <_sbrk+0x64>)
 8000dfc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
}
 8000e00:	0018      	movs	r0, r3
 8000e02:	46bd      	mov	sp, r7
 8000e04:	b006      	add	sp, #24
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20005000 	.word	0x20005000
 8000e0c:	00000400 	.word	0x00000400
 8000e10:	200001dc 	.word	0x200001dc
 8000e14:	20000330 	.word	0x20000330

08000e18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e1c:	46c0      	nop			@ (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e24:	480d      	ldr	r0, [pc, #52]	@ (8000e5c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e26:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e28:	f7ff fff6 	bl	8000e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e2c:	480c      	ldr	r0, [pc, #48]	@ (8000e60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e2e:	490d      	ldr	r1, [pc, #52]	@ (8000e64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e30:	4a0d      	ldr	r2, [pc, #52]	@ (8000e68 <LoopForever+0xe>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e44:	4c0a      	ldr	r4, [pc, #40]	@ (8000e70 <LoopForever+0x16>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e52:	f003 ff87 	bl	8004d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e56:	f7ff fb23 	bl	80004a0 <main>

08000e5a <LoopForever>:

LoopForever:
    b LoopForever
 8000e5a:	e7fe      	b.n	8000e5a <LoopForever>
   ldr   r0, =_estack
 8000e5c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e64:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e68:	08005a54 	.word	0x08005a54
  ldr r2, =_sbss
 8000e6c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e70:	20000330 	.word	0x20000330

08000e74 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e74:	e7fe      	b.n	8000e74 <ADC1_COMP_IRQHandler>
	...

08000e78 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e7e:	1dfb      	adds	r3, r7, #7
 8000e80:	2200      	movs	r2, #0
 8000e82:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e84:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <HAL_Init+0x3c>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <HAL_Init+0x3c>)
 8000e8a:	2140      	movs	r1, #64	@ 0x40
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e90:	2000      	movs	r0, #0
 8000e92:	f000 f811 	bl	8000eb8 <HAL_InitTick>
 8000e96:	1e03      	subs	r3, r0, #0
 8000e98:	d003      	beq.n	8000ea2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e9a:	1dfb      	adds	r3, r7, #7
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	701a      	strb	r2, [r3, #0]
 8000ea0:	e001      	b.n	8000ea6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ea2:	f7ff fdaf 	bl	8000a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ea6:	1dfb      	adds	r3, r7, #7
 8000ea8:	781b      	ldrb	r3, [r3, #0]
}
 8000eaa:	0018      	movs	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b002      	add	sp, #8
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	46c0      	nop			@ (mov r8, r8)
 8000eb4:	40022000 	.word	0x40022000

08000eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec0:	4b14      	ldr	r3, [pc, #80]	@ (8000f14 <HAL_InitTick+0x5c>)
 8000ec2:	681c      	ldr	r4, [r3, #0]
 8000ec4:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <HAL_InitTick+0x60>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	0019      	movs	r1, r3
 8000eca:	23fa      	movs	r3, #250	@ 0xfa
 8000ecc:	0098      	lsls	r0, r3, #2
 8000ece:	f7ff f925 	bl	800011c <__udivsi3>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	0019      	movs	r1, r3
 8000ed6:	0020      	movs	r0, r4
 8000ed8:	f7ff f920 	bl	800011c <__udivsi3>
 8000edc:	0003      	movs	r3, r0
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f000 f90b 	bl	80010fa <HAL_SYSTICK_Config>
 8000ee4:	1e03      	subs	r3, r0, #0
 8000ee6:	d001      	beq.n	8000eec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e00f      	b.n	8000f0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b03      	cmp	r3, #3
 8000ef0:	d80b      	bhi.n	8000f0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	425b      	negs	r3, r3
 8000ef8:	2200      	movs	r2, #0
 8000efa:	0018      	movs	r0, r3
 8000efc:	f000 f8d8 	bl	80010b0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f00:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <HAL_InitTick+0x64>)
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	e000      	b.n	8000f0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
}
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b003      	add	sp, #12
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	20000004 	.word	0x20000004

08000f20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_IncTick+0x1c>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	001a      	movs	r2, r3
 8000f2a:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <HAL_IncTick+0x20>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	18d2      	adds	r2, r2, r3
 8000f30:	4b03      	ldr	r3, [pc, #12]	@ (8000f40 <HAL_IncTick+0x20>)
 8000f32:	601a      	str	r2, [r3, #0]
}
 8000f34:	46c0      	nop			@ (mov r8, r8)
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	20000008 	.word	0x20000008
 8000f40:	200001e0 	.word	0x200001e0

08000f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b02      	ldr	r3, [pc, #8]	@ (8000f54 <HAL_GetTick+0x10>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	46c0      	nop			@ (mov r8, r8)
 8000f54:	200001e0 	.word	0x200001e0

08000f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	0002      	movs	r2, r0
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f64:	1dfb      	adds	r3, r7, #7
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f6a:	d809      	bhi.n	8000f80 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f6c:	1dfb      	adds	r3, r7, #7
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	001a      	movs	r2, r3
 8000f72:	231f      	movs	r3, #31
 8000f74:	401a      	ands	r2, r3
 8000f76:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <__NVIC_EnableIRQ+0x30>)
 8000f78:	2101      	movs	r1, #1
 8000f7a:	4091      	lsls	r1, r2
 8000f7c:	000a      	movs	r2, r1
 8000f7e:	601a      	str	r2, [r3, #0]
  }
}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b002      	add	sp, #8
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	e000e100 	.word	0xe000e100

08000f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f8c:	b590      	push	{r4, r7, lr}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	0002      	movs	r2, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f9a:	1dfb      	adds	r3, r7, #7
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fa0:	d828      	bhi.n	8000ff4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fa2:	4a2f      	ldr	r2, [pc, #188]	@ (8001060 <__NVIC_SetPriority+0xd4>)
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	089b      	lsrs	r3, r3, #2
 8000fac:	33c0      	adds	r3, #192	@ 0xc0
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	589b      	ldr	r3, [r3, r2]
 8000fb2:	1dfa      	adds	r2, r7, #7
 8000fb4:	7812      	ldrb	r2, [r2, #0]
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	2203      	movs	r2, #3
 8000fba:	400a      	ands	r2, r1
 8000fbc:	00d2      	lsls	r2, r2, #3
 8000fbe:	21ff      	movs	r1, #255	@ 0xff
 8000fc0:	4091      	lsls	r1, r2
 8000fc2:	000a      	movs	r2, r1
 8000fc4:	43d2      	mvns	r2, r2
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	019b      	lsls	r3, r3, #6
 8000fce:	22ff      	movs	r2, #255	@ 0xff
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	2303      	movs	r3, #3
 8000fda:	4003      	ands	r3, r0
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fe0:	481f      	ldr	r0, [pc, #124]	@ (8001060 <__NVIC_SetPriority+0xd4>)
 8000fe2:	1dfb      	adds	r3, r7, #7
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b25b      	sxtb	r3, r3
 8000fe8:	089b      	lsrs	r3, r3, #2
 8000fea:	430a      	orrs	r2, r1
 8000fec:	33c0      	adds	r3, #192	@ 0xc0
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ff2:	e031      	b.n	8001058 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <__NVIC_SetPriority+0xd8>)
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	0019      	movs	r1, r3
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	400b      	ands	r3, r1
 8001000:	3b08      	subs	r3, #8
 8001002:	089b      	lsrs	r3, r3, #2
 8001004:	3306      	adds	r3, #6
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	18d3      	adds	r3, r2, r3
 800100a:	3304      	adds	r3, #4
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	1dfa      	adds	r2, r7, #7
 8001010:	7812      	ldrb	r2, [r2, #0]
 8001012:	0011      	movs	r1, r2
 8001014:	2203      	movs	r2, #3
 8001016:	400a      	ands	r2, r1
 8001018:	00d2      	lsls	r2, r2, #3
 800101a:	21ff      	movs	r1, #255	@ 0xff
 800101c:	4091      	lsls	r1, r2
 800101e:	000a      	movs	r2, r1
 8001020:	43d2      	mvns	r2, r2
 8001022:	401a      	ands	r2, r3
 8001024:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	019b      	lsls	r3, r3, #6
 800102a:	22ff      	movs	r2, #255	@ 0xff
 800102c:	401a      	ands	r2, r3
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	0018      	movs	r0, r3
 8001034:	2303      	movs	r3, #3
 8001036:	4003      	ands	r3, r0
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800103c:	4809      	ldr	r0, [pc, #36]	@ (8001064 <__NVIC_SetPriority+0xd8>)
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	001c      	movs	r4, r3
 8001044:	230f      	movs	r3, #15
 8001046:	4023      	ands	r3, r4
 8001048:	3b08      	subs	r3, #8
 800104a:	089b      	lsrs	r3, r3, #2
 800104c:	430a      	orrs	r2, r1
 800104e:	3306      	adds	r3, #6
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	18c3      	adds	r3, r0, r3
 8001054:	3304      	adds	r3, #4
 8001056:	601a      	str	r2, [r3, #0]
}
 8001058:	46c0      	nop			@ (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b003      	add	sp, #12
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	e000e100 	.word	0xe000e100
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	1e5a      	subs	r2, r3, #1
 8001074:	2380      	movs	r3, #128	@ 0x80
 8001076:	045b      	lsls	r3, r3, #17
 8001078:	429a      	cmp	r2, r3
 800107a:	d301      	bcc.n	8001080 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800107c:	2301      	movs	r3, #1
 800107e:	e010      	b.n	80010a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001080:	4b0a      	ldr	r3, [pc, #40]	@ (80010ac <SysTick_Config+0x44>)
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	3a01      	subs	r2, #1
 8001086:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001088:	2301      	movs	r3, #1
 800108a:	425b      	negs	r3, r3
 800108c:	2103      	movs	r1, #3
 800108e:	0018      	movs	r0, r3
 8001090:	f7ff ff7c 	bl	8000f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001094:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <SysTick_Config+0x44>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109a:	4b04      	ldr	r3, [pc, #16]	@ (80010ac <SysTick_Config+0x44>)
 800109c:	2207      	movs	r2, #7
 800109e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	0018      	movs	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	e000e010 	.word	0xe000e010

080010b0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	210f      	movs	r1, #15
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	1c02      	adds	r2, r0, #0
 80010c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80010c2:	68ba      	ldr	r2, [r7, #8]
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	0011      	movs	r1, r2
 80010cc:	0018      	movs	r0, r3
 80010ce:	f7ff ff5d 	bl	8000f8c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80010d2:	46c0      	nop			@ (mov r8, r8)
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b004      	add	sp, #16
 80010d8:	bd80      	pop	{r7, pc}

080010da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	0002      	movs	r2, r0
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e6:	1dfb      	adds	r3, r7, #7
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	b25b      	sxtb	r3, r3
 80010ec:	0018      	movs	r0, r3
 80010ee:	f7ff ff33 	bl	8000f58 <__NVIC_EnableIRQ>
}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b002      	add	sp, #8
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	0018      	movs	r0, r3
 8001106:	f7ff ffaf 	bl	8001068 <SysTick_Config>
 800110a:	0003      	movs	r3, r0
}
 800110c:	0018      	movs	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	b002      	add	sp, #8
 8001112:	bd80      	pop	{r7, pc}

08001114 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800111c:	230f      	movs	r3, #15
 800111e:	18fb      	adds	r3, r7, r3
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2225      	movs	r2, #37	@ 0x25
 8001128:	5c9b      	ldrb	r3, [r3, r2]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d008      	beq.n	8001142 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2204      	movs	r2, #4
 8001134:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2224      	movs	r2, #36	@ 0x24
 800113a:	2100      	movs	r1, #0
 800113c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e024      	b.n	800118c <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	210e      	movs	r1, #14
 800114e:	438a      	bics	r2, r1
 8001150:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2101      	movs	r1, #1
 800115e:	438a      	bics	r2, r1
 8001160:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001166:	221c      	movs	r2, #28
 8001168:	401a      	ands	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	2101      	movs	r1, #1
 8001170:	4091      	lsls	r1, r2
 8001172:	000a      	movs	r2, r1
 8001174:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2225      	movs	r2, #37	@ 0x25
 800117a:	2101      	movs	r1, #1
 800117c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2224      	movs	r2, #36	@ 0x24
 8001182:	2100      	movs	r1, #0
 8001184:	5499      	strb	r1, [r3, r2]

    return status;
 8001186:	230f      	movs	r3, #15
 8001188:	18fb      	adds	r3, r7, r3
 800118a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	b004      	add	sp, #16
 8001192:	bd80      	pop	{r7, pc}

08001194 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800119c:	210f      	movs	r1, #15
 800119e:	187b      	adds	r3, r7, r1
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2225      	movs	r2, #37	@ 0x25
 80011a8:	5c9b      	ldrb	r3, [r3, r2]
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d006      	beq.n	80011be <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2204      	movs	r2, #4
 80011b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80011b6:	187b      	adds	r3, r7, r1
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
 80011bc:	e02a      	b.n	8001214 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	210e      	movs	r1, #14
 80011ca:	438a      	bics	r2, r1
 80011cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2101      	movs	r1, #1
 80011da:	438a      	bics	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e2:	221c      	movs	r2, #28
 80011e4:	401a      	ands	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	2101      	movs	r1, #1
 80011ec:	4091      	lsls	r1, r2
 80011ee:	000a      	movs	r2, r1
 80011f0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2225      	movs	r2, #37	@ 0x25
 80011f6:	2101      	movs	r1, #1
 80011f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2224      	movs	r2, #36	@ 0x24
 80011fe:	2100      	movs	r1, #0
 8001200:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001206:	2b00      	cmp	r3, #0
 8001208:	d004      	beq.n	8001214 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	0010      	movs	r0, r2
 8001212:	4798      	blx	r3
    }
  }
  return status;
 8001214:	230f      	movs	r3, #15
 8001216:	18fb      	adds	r3, r7, r3
 8001218:	781b      	ldrb	r3, [r3, #0]
}
 800121a:	0018      	movs	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	b004      	add	sp, #16
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001232:	2300      	movs	r3, #0
 8001234:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800123a:	e155      	b.n	80014e8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2101      	movs	r1, #1
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	4091      	lsls	r1, r2
 8001246:	000a      	movs	r2, r1
 8001248:	4013      	ands	r3, r2
 800124a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d100      	bne.n	8001254 <HAL_GPIO_Init+0x30>
 8001252:	e146      	b.n	80014e2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	2203      	movs	r2, #3
 800125a:	4013      	ands	r3, r2
 800125c:	2b01      	cmp	r3, #1
 800125e:	d005      	beq.n	800126c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2203      	movs	r2, #3
 8001266:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001268:	2b02      	cmp	r3, #2
 800126a:	d130      	bne.n	80012ce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	2203      	movs	r2, #3
 8001278:	409a      	lsls	r2, r3
 800127a:	0013      	movs	r3, r2
 800127c:	43da      	mvns	r2, r3
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	4013      	ands	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	68da      	ldr	r2, [r3, #12]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	409a      	lsls	r2, r3
 800128e:	0013      	movs	r3, r2
 8001290:	693a      	ldr	r2, [r7, #16]
 8001292:	4313      	orrs	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012a2:	2201      	movs	r2, #1
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	409a      	lsls	r2, r3
 80012a8:	0013      	movs	r3, r2
 80012aa:	43da      	mvns	r2, r3
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	4013      	ands	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	091b      	lsrs	r3, r3, #4
 80012b8:	2201      	movs	r2, #1
 80012ba:	401a      	ands	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	409a      	lsls	r2, r3
 80012c0:	0013      	movs	r3, r2
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2203      	movs	r2, #3
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	d017      	beq.n	800130a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	2203      	movs	r2, #3
 80012e6:	409a      	lsls	r2, r3
 80012e8:	0013      	movs	r3, r2
 80012ea:	43da      	mvns	r2, r3
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	4013      	ands	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	409a      	lsls	r2, r3
 80012fc:	0013      	movs	r3, r2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2203      	movs	r2, #3
 8001310:	4013      	ands	r3, r2
 8001312:	2b02      	cmp	r3, #2
 8001314:	d123      	bne.n	800135e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	08da      	lsrs	r2, r3, #3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	3208      	adds	r2, #8
 800131e:	0092      	lsls	r2, r2, #2
 8001320:	58d3      	ldr	r3, [r2, r3]
 8001322:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	2207      	movs	r2, #7
 8001328:	4013      	ands	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	220f      	movs	r2, #15
 800132e:	409a      	lsls	r2, r3
 8001330:	0013      	movs	r3, r2
 8001332:	43da      	mvns	r2, r3
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	691a      	ldr	r2, [r3, #16]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	2107      	movs	r1, #7
 8001342:	400b      	ands	r3, r1
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	409a      	lsls	r2, r3
 8001348:	0013      	movs	r3, r2
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	08da      	lsrs	r2, r3, #3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3208      	adds	r2, #8
 8001358:	0092      	lsls	r2, r2, #2
 800135a:	6939      	ldr	r1, [r7, #16]
 800135c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	2203      	movs	r2, #3
 800136a:	409a      	lsls	r2, r3
 800136c:	0013      	movs	r3, r2
 800136e:	43da      	mvns	r2, r3
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	4013      	ands	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2203      	movs	r2, #3
 800137c:	401a      	ands	r2, r3
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	409a      	lsls	r2, r3
 8001384:	0013      	movs	r3, r2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	4313      	orrs	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	23c0      	movs	r3, #192	@ 0xc0
 8001398:	029b      	lsls	r3, r3, #10
 800139a:	4013      	ands	r3, r2
 800139c:	d100      	bne.n	80013a0 <HAL_GPIO_Init+0x17c>
 800139e:	e0a0      	b.n	80014e2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a0:	4b57      	ldr	r3, [pc, #348]	@ (8001500 <HAL_GPIO_Init+0x2dc>)
 80013a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013a4:	4b56      	ldr	r3, [pc, #344]	@ (8001500 <HAL_GPIO_Init+0x2dc>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	430a      	orrs	r2, r1
 80013aa:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80013ac:	4a55      	ldr	r2, [pc, #340]	@ (8001504 <HAL_GPIO_Init+0x2e0>)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	089b      	lsrs	r3, r3, #2
 80013b2:	3302      	adds	r3, #2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	589b      	ldr	r3, [r3, r2]
 80013b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	2203      	movs	r2, #3
 80013be:	4013      	ands	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	220f      	movs	r2, #15
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0013      	movs	r3, r2
 80013c8:	43da      	mvns	r2, r3
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	23a0      	movs	r3, #160	@ 0xa0
 80013d4:	05db      	lsls	r3, r3, #23
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d01f      	beq.n	800141a <HAL_GPIO_Init+0x1f6>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a4a      	ldr	r2, [pc, #296]	@ (8001508 <HAL_GPIO_Init+0x2e4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d019      	beq.n	8001416 <HAL_GPIO_Init+0x1f2>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a49      	ldr	r2, [pc, #292]	@ (800150c <HAL_GPIO_Init+0x2e8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d013      	beq.n	8001412 <HAL_GPIO_Init+0x1ee>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a48      	ldr	r2, [pc, #288]	@ (8001510 <HAL_GPIO_Init+0x2ec>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d00d      	beq.n	800140e <HAL_GPIO_Init+0x1ea>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a47      	ldr	r2, [pc, #284]	@ (8001514 <HAL_GPIO_Init+0x2f0>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d007      	beq.n	800140a <HAL_GPIO_Init+0x1e6>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a46      	ldr	r2, [pc, #280]	@ (8001518 <HAL_GPIO_Init+0x2f4>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d101      	bne.n	8001406 <HAL_GPIO_Init+0x1e2>
 8001402:	2305      	movs	r3, #5
 8001404:	e00a      	b.n	800141c <HAL_GPIO_Init+0x1f8>
 8001406:	2306      	movs	r3, #6
 8001408:	e008      	b.n	800141c <HAL_GPIO_Init+0x1f8>
 800140a:	2304      	movs	r3, #4
 800140c:	e006      	b.n	800141c <HAL_GPIO_Init+0x1f8>
 800140e:	2303      	movs	r3, #3
 8001410:	e004      	b.n	800141c <HAL_GPIO_Init+0x1f8>
 8001412:	2302      	movs	r3, #2
 8001414:	e002      	b.n	800141c <HAL_GPIO_Init+0x1f8>
 8001416:	2301      	movs	r3, #1
 8001418:	e000      	b.n	800141c <HAL_GPIO_Init+0x1f8>
 800141a:	2300      	movs	r3, #0
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	2103      	movs	r1, #3
 8001420:	400a      	ands	r2, r1
 8001422:	0092      	lsls	r2, r2, #2
 8001424:	4093      	lsls	r3, r2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	4313      	orrs	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800142c:	4935      	ldr	r1, [pc, #212]	@ (8001504 <HAL_GPIO_Init+0x2e0>)
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	089b      	lsrs	r3, r3, #2
 8001432:	3302      	adds	r3, #2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800143a:	4b38      	ldr	r3, [pc, #224]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	43da      	mvns	r2, r3
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	4013      	ands	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685a      	ldr	r2, [r3, #4]
 800144e:	2380      	movs	r3, #128	@ 0x80
 8001450:	035b      	lsls	r3, r3, #13
 8001452:	4013      	ands	r3, r2
 8001454:	d003      	beq.n	800145e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800145e:	4b2f      	ldr	r3, [pc, #188]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001464:	4b2d      	ldr	r3, [pc, #180]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	43da      	mvns	r2, r3
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	2380      	movs	r3, #128	@ 0x80
 800147a:	039b      	lsls	r3, r3, #14
 800147c:	4013      	ands	r3, r2
 800147e:	d003      	beq.n	8001488 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001488:	4b24      	ldr	r3, [pc, #144]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800148e:	4b23      	ldr	r3, [pc, #140]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	43da      	mvns	r2, r3
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	2380      	movs	r3, #128	@ 0x80
 80014a4:	029b      	lsls	r3, r3, #10
 80014a6:	4013      	ands	r3, r2
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b8:	4b18      	ldr	r3, [pc, #96]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	43da      	mvns	r2, r3
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	2380      	movs	r3, #128	@ 0x80
 80014ce:	025b      	lsls	r3, r3, #9
 80014d0:	4013      	ands	r3, r2
 80014d2:	d003      	beq.n	80014dc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	4313      	orrs	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3301      	adds	r3, #1
 80014e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	40da      	lsrs	r2, r3
 80014f0:	1e13      	subs	r3, r2, #0
 80014f2:	d000      	beq.n	80014f6 <HAL_GPIO_Init+0x2d2>
 80014f4:	e6a2      	b.n	800123c <HAL_GPIO_Init+0x18>
  }
}
 80014f6:	46c0      	nop			@ (mov r8, r8)
 80014f8:	46c0      	nop			@ (mov r8, r8)
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b006      	add	sp, #24
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40021000 	.word	0x40021000
 8001504:	40010000 	.word	0x40010000
 8001508:	50000400 	.word	0x50000400
 800150c:	50000800 	.word	0x50000800
 8001510:	50000c00 	.word	0x50000c00
 8001514:	50001000 	.word	0x50001000
 8001518:	50001c00 	.word	0x50001c00
 800151c:	40010400 	.word	0x40010400

08001520 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	0008      	movs	r0, r1
 800152a:	0011      	movs	r1, r2
 800152c:	1cbb      	adds	r3, r7, #2
 800152e:	1c02      	adds	r2, r0, #0
 8001530:	801a      	strh	r2, [r3, #0]
 8001532:	1c7b      	adds	r3, r7, #1
 8001534:	1c0a      	adds	r2, r1, #0
 8001536:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001538:	1c7b      	adds	r3, r7, #1
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d004      	beq.n	800154a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001540:	1cbb      	adds	r3, r7, #2
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001548:	e003      	b.n	8001552 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800154a:	1cbb      	adds	r3, r7, #2
 800154c:	881a      	ldrh	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001552:	46c0      	nop			@ (mov r8, r8)
 8001554:	46bd      	mov	sp, r7
 8001556:	b002      	add	sp, #8
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	0002      	movs	r2, r0
 8001564:	1dbb      	adds	r3, r7, #6
 8001566:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001568:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800156a:	695b      	ldr	r3, [r3, #20]
 800156c:	1dba      	adds	r2, r7, #6
 800156e:	8812      	ldrh	r2, [r2, #0]
 8001570:	4013      	ands	r3, r2
 8001572:	d008      	beq.n	8001586 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001576:	1dba      	adds	r2, r7, #6
 8001578:	8812      	ldrh	r2, [r2, #0]
 800157a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800157c:	1dbb      	adds	r3, r7, #6
 800157e:	881b      	ldrh	r3, [r3, #0]
 8001580:	0018      	movs	r0, r3
 8001582:	f000 f807 	bl	8001594 <HAL_GPIO_EXTI_Callback>
  }
}
 8001586:	46c0      	nop			@ (mov r8, r8)
 8001588:	46bd      	mov	sp, r7
 800158a:	b002      	add	sp, #8
 800158c:	bd80      	pop	{r7, pc}
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	40010400 	.word	0x40010400

08001594 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	0002      	movs	r2, r0
 800159c:	1dbb      	adds	r3, r7, #6
 800159e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80015a0:	46c0      	nop			@ (mov r8, r8)
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b002      	add	sp, #8
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e08f      	b.n	80016da <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2241      	movs	r2, #65	@ 0x41
 80015be:	5c9b      	ldrb	r3, [r3, r2]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d107      	bne.n	80015d6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2240      	movs	r2, #64	@ 0x40
 80015ca:	2100      	movs	r1, #0
 80015cc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	0018      	movs	r0, r3
 80015d2:	f7ff fa2b 	bl	8000a2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2241      	movs	r2, #65	@ 0x41
 80015da:	2124      	movs	r1, #36	@ 0x24
 80015dc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2101      	movs	r1, #1
 80015ea:	438a      	bics	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	493b      	ldr	r1, [pc, #236]	@ (80016e4 <HAL_I2C_Init+0x13c>)
 80015f8:	400a      	ands	r2, r1
 80015fa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4938      	ldr	r1, [pc, #224]	@ (80016e8 <HAL_I2C_Init+0x140>)
 8001608:	400a      	ands	r2, r1
 800160a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d108      	bne.n	8001626 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689a      	ldr	r2, [r3, #8]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2180      	movs	r1, #128	@ 0x80
 800161e:	0209      	lsls	r1, r1, #8
 8001620:	430a      	orrs	r2, r1
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	e007      	b.n	8001636 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2184      	movs	r1, #132	@ 0x84
 8001630:	0209      	lsls	r1, r1, #8
 8001632:	430a      	orrs	r2, r1
 8001634:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	2b02      	cmp	r3, #2
 800163c:	d109      	bne.n	8001652 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2180      	movs	r1, #128	@ 0x80
 800164a:	0109      	lsls	r1, r1, #4
 800164c:	430a      	orrs	r2, r1
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	e007      	b.n	8001662 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4923      	ldr	r1, [pc, #140]	@ (80016ec <HAL_I2C_Init+0x144>)
 800165e:	400a      	ands	r2, r1
 8001660:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	685a      	ldr	r2, [r3, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4920      	ldr	r1, [pc, #128]	@ (80016f0 <HAL_I2C_Init+0x148>)
 800166e:	430a      	orrs	r2, r1
 8001670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	491a      	ldr	r1, [pc, #104]	@ (80016e8 <HAL_I2C_Init+0x140>)
 800167e:	400a      	ands	r2, r1
 8001680:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691a      	ldr	r2, [r3, #16]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	695b      	ldr	r3, [r3, #20]
 800168a:	431a      	orrs	r2, r3
 800168c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	430a      	orrs	r2, r1
 800169a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	69d9      	ldr	r1, [r3, #28]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a1a      	ldr	r2, [r3, #32]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2101      	movs	r1, #1
 80016b8:	430a      	orrs	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2241      	movs	r2, #65	@ 0x41
 80016c6:	2120      	movs	r1, #32
 80016c8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2242      	movs	r2, #66	@ 0x42
 80016d4:	2100      	movs	r1, #0
 80016d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	0018      	movs	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	b002      	add	sp, #8
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			@ (mov r8, r8)
 80016e4:	f0ffffff 	.word	0xf0ffffff
 80016e8:	ffff7fff 	.word	0xffff7fff
 80016ec:	fffff7ff 	.word	0xfffff7ff
 80016f0:	02008000 	.word	0x02008000

080016f4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b089      	sub	sp, #36	@ 0x24
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	000c      	movs	r4, r1
 80016fe:	0010      	movs	r0, r2
 8001700:	0019      	movs	r1, r3
 8001702:	230a      	movs	r3, #10
 8001704:	18fb      	adds	r3, r7, r3
 8001706:	1c22      	adds	r2, r4, #0
 8001708:	801a      	strh	r2, [r3, #0]
 800170a:	2308      	movs	r3, #8
 800170c:	18fb      	adds	r3, r7, r3
 800170e:	1c02      	adds	r2, r0, #0
 8001710:	801a      	strh	r2, [r3, #0]
 8001712:	1dbb      	adds	r3, r7, #6
 8001714:	1c0a      	adds	r2, r1, #0
 8001716:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2241      	movs	r2, #65	@ 0x41
 800171c:	5c9b      	ldrb	r3, [r3, r2]
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b20      	cmp	r3, #32
 8001722:	d000      	beq.n	8001726 <HAL_I2C_Mem_Write+0x32>
 8001724:	e10c      	b.n	8001940 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001728:	2b00      	cmp	r3, #0
 800172a:	d004      	beq.n	8001736 <HAL_I2C_Mem_Write+0x42>
 800172c:	232c      	movs	r3, #44	@ 0x2c
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d105      	bne.n	8001742 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2280      	movs	r2, #128	@ 0x80
 800173a:	0092      	lsls	r2, r2, #2
 800173c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e0ff      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2240      	movs	r2, #64	@ 0x40
 8001746:	5c9b      	ldrb	r3, [r3, r2]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d101      	bne.n	8001750 <HAL_I2C_Mem_Write+0x5c>
 800174c:	2302      	movs	r3, #2
 800174e:	e0f8      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2240      	movs	r2, #64	@ 0x40
 8001754:	2101      	movs	r1, #1
 8001756:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001758:	f7ff fbf4 	bl	8000f44 <HAL_GetTick>
 800175c:	0003      	movs	r3, r0
 800175e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001760:	2380      	movs	r3, #128	@ 0x80
 8001762:	0219      	lsls	r1, r3, #8
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	2319      	movs	r3, #25
 800176c:	2201      	movs	r2, #1
 800176e:	f000 f975 	bl	8001a5c <I2C_WaitOnFlagUntilTimeout>
 8001772:	1e03      	subs	r3, r0, #0
 8001774:	d001      	beq.n	800177a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e0e3      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2241      	movs	r2, #65	@ 0x41
 800177e:	2121      	movs	r1, #33	@ 0x21
 8001780:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2242      	movs	r2, #66	@ 0x42
 8001786:	2140      	movs	r1, #64	@ 0x40
 8001788:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2200      	movs	r2, #0
 800178e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001794:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	222c      	movs	r2, #44	@ 0x2c
 800179a:	18ba      	adds	r2, r7, r2
 800179c:	8812      	ldrh	r2, [r2, #0]
 800179e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2200      	movs	r2, #0
 80017a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80017a6:	1dbb      	adds	r3, r7, #6
 80017a8:	881c      	ldrh	r4, [r3, #0]
 80017aa:	2308      	movs	r3, #8
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	881a      	ldrh	r2, [r3, #0]
 80017b0:	230a      	movs	r3, #10
 80017b2:	18fb      	adds	r3, r7, r3
 80017b4:	8819      	ldrh	r1, [r3, #0]
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	0023      	movs	r3, r4
 80017c2:	f000 f8c5 	bl	8001950 <I2C_RequestMemoryWrite>
 80017c6:	1e03      	subs	r3, r0, #0
 80017c8:	d005      	beq.n	80017d6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2240      	movs	r2, #64	@ 0x40
 80017ce:	2100      	movs	r1, #0
 80017d0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e0b5      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017da:	b29b      	uxth	r3, r3
 80017dc:	2bff      	cmp	r3, #255	@ 0xff
 80017de:	d911      	bls.n	8001804 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	22ff      	movs	r2, #255	@ 0xff
 80017e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	2380      	movs	r3, #128	@ 0x80
 80017ee:	045c      	lsls	r4, r3, #17
 80017f0:	230a      	movs	r3, #10
 80017f2:	18fb      	adds	r3, r7, r3
 80017f4:	8819      	ldrh	r1, [r3, #0]
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	2300      	movs	r3, #0
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	0023      	movs	r3, r4
 80017fe:	f000 fb07 	bl	8001e10 <I2C_TransferConfig>
 8001802:	e012      	b.n	800182a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001808:	b29a      	uxth	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001812:	b2da      	uxtb	r2, r3
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	049c      	lsls	r4, r3, #18
 8001818:	230a      	movs	r3, #10
 800181a:	18fb      	adds	r3, r7, r3
 800181c:	8819      	ldrh	r1, [r3, #0]
 800181e:	68f8      	ldr	r0, [r7, #12]
 8001820:	2300      	movs	r3, #0
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	0023      	movs	r3, r4
 8001826:	f000 faf3 	bl	8001e10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	0018      	movs	r0, r3
 8001832:	f000 f96b 	bl	8001b0c <I2C_WaitOnTXISFlagUntilTimeout>
 8001836:	1e03      	subs	r3, r0, #0
 8001838:	d001      	beq.n	800183e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e081      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001842:	781a      	ldrb	r2, [r3, #0]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184e:	1c5a      	adds	r2, r3, #1
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001858:	b29b      	uxth	r3, r3
 800185a:	3b01      	subs	r3, #1
 800185c:	b29a      	uxth	r2, r3
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001866:	3b01      	subs	r3, #1
 8001868:	b29a      	uxth	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001872:	b29b      	uxth	r3, r3
 8001874:	2b00      	cmp	r3, #0
 8001876:	d03a      	beq.n	80018ee <HAL_I2C_Mem_Write+0x1fa>
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800187c:	2b00      	cmp	r3, #0
 800187e:	d136      	bne.n	80018ee <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	0013      	movs	r3, r2
 800188a:	2200      	movs	r2, #0
 800188c:	2180      	movs	r1, #128	@ 0x80
 800188e:	f000 f8e5 	bl	8001a5c <I2C_WaitOnFlagUntilTimeout>
 8001892:	1e03      	subs	r3, r0, #0
 8001894:	d001      	beq.n	800189a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e053      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800189e:	b29b      	uxth	r3, r3
 80018a0:	2bff      	cmp	r3, #255	@ 0xff
 80018a2:	d911      	bls.n	80018c8 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	22ff      	movs	r2, #255	@ 0xff
 80018a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	2380      	movs	r3, #128	@ 0x80
 80018b2:	045c      	lsls	r4, r3, #17
 80018b4:	230a      	movs	r3, #10
 80018b6:	18fb      	adds	r3, r7, r3
 80018b8:	8819      	ldrh	r1, [r3, #0]
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	2300      	movs	r3, #0
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	0023      	movs	r3, r4
 80018c2:	f000 faa5 	bl	8001e10 <I2C_TransferConfig>
 80018c6:	e012      	b.n	80018ee <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	2380      	movs	r3, #128	@ 0x80
 80018da:	049c      	lsls	r4, r3, #18
 80018dc:	230a      	movs	r3, #10
 80018de:	18fb      	adds	r3, r7, r3
 80018e0:	8819      	ldrh	r1, [r3, #0]
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	2300      	movs	r3, #0
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	0023      	movs	r3, r4
 80018ea:	f000 fa91 	bl	8001e10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d198      	bne.n	800182a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	0018      	movs	r0, r3
 8001900:	f000 f94a 	bl	8001b98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001904:	1e03      	subs	r3, r0, #0
 8001906:	d001      	beq.n	800190c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e01a      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2220      	movs	r2, #32
 8001912:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	490b      	ldr	r1, [pc, #44]	@ (800194c <HAL_I2C_Mem_Write+0x258>)
 8001920:	400a      	ands	r2, r1
 8001922:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2241      	movs	r2, #65	@ 0x41
 8001928:	2120      	movs	r1, #32
 800192a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2242      	movs	r2, #66	@ 0x42
 8001930:	2100      	movs	r1, #0
 8001932:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2240      	movs	r2, #64	@ 0x40
 8001938:	2100      	movs	r1, #0
 800193a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	e000      	b.n	8001942 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001940:	2302      	movs	r3, #2
  }
}
 8001942:	0018      	movs	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	b007      	add	sp, #28
 8001948:	bd90      	pop	{r4, r7, pc}
 800194a:	46c0      	nop			@ (mov r8, r8)
 800194c:	fe00e800 	.word	0xfe00e800

08001950 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001950:	b5b0      	push	{r4, r5, r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af02      	add	r7, sp, #8
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	000c      	movs	r4, r1
 800195a:	0010      	movs	r0, r2
 800195c:	0019      	movs	r1, r3
 800195e:	250a      	movs	r5, #10
 8001960:	197b      	adds	r3, r7, r5
 8001962:	1c22      	adds	r2, r4, #0
 8001964:	801a      	strh	r2, [r3, #0]
 8001966:	2308      	movs	r3, #8
 8001968:	18fb      	adds	r3, r7, r3
 800196a:	1c02      	adds	r2, r0, #0
 800196c:	801a      	strh	r2, [r3, #0]
 800196e:	1dbb      	adds	r3, r7, #6
 8001970:	1c0a      	adds	r2, r1, #0
 8001972:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001974:	1dbb      	adds	r3, r7, #6
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	045c      	lsls	r4, r3, #17
 800197e:	197b      	adds	r3, r7, r5
 8001980:	8819      	ldrh	r1, [r3, #0]
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	4b23      	ldr	r3, [pc, #140]	@ (8001a14 <I2C_RequestMemoryWrite+0xc4>)
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	0023      	movs	r3, r4
 800198a:	f000 fa41 	bl	8001e10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800198e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001990:	6a39      	ldr	r1, [r7, #32]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	0018      	movs	r0, r3
 8001996:	f000 f8b9 	bl	8001b0c <I2C_WaitOnTXISFlagUntilTimeout>
 800199a:	1e03      	subs	r3, r0, #0
 800199c:	d001      	beq.n	80019a2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e033      	b.n	8001a0a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80019a2:	1dbb      	adds	r3, r7, #6
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d107      	bne.n	80019ba <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80019aa:	2308      	movs	r3, #8
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80019b8:	e019      	b.n	80019ee <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80019ba:	2308      	movs	r3, #8
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80019cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ce:	6a39      	ldr	r1, [r7, #32]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	0018      	movs	r0, r3
 80019d4:	f000 f89a 	bl	8001b0c <I2C_WaitOnTXISFlagUntilTimeout>
 80019d8:	1e03      	subs	r3, r0, #0
 80019da:	d001      	beq.n	80019e0 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e014      	b.n	8001a0a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80019e0:	2308      	movs	r3, #8
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80019ee:	6a3a      	ldr	r2, [r7, #32]
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	0013      	movs	r3, r2
 80019f8:	2200      	movs	r2, #0
 80019fa:	2180      	movs	r1, #128	@ 0x80
 80019fc:	f000 f82e 	bl	8001a5c <I2C_WaitOnFlagUntilTimeout>
 8001a00:	1e03      	subs	r3, r0, #0
 8001a02:	d001      	beq.n	8001a08 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	b004      	add	sp, #16
 8001a10:	bdb0      	pop	{r4, r5, r7, pc}
 8001a12:	46c0      	nop			@ (mov r8, r8)
 8001a14:	80002000 	.word	0x80002000

08001a18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	2202      	movs	r2, #2
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d103      	bne.n	8001a36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2200      	movs	r2, #0
 8001a34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	4013      	ands	r3, r2
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d007      	beq.n	8001a54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	699a      	ldr	r2, [r3, #24]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2101      	movs	r1, #1
 8001a50:	430a      	orrs	r2, r1
 8001a52:	619a      	str	r2, [r3, #24]
  }
}
 8001a54:	46c0      	nop			@ (mov r8, r8)
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	1dfb      	adds	r3, r7, #7
 8001a6a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a6c:	e03a      	b.n	8001ae4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	6839      	ldr	r1, [r7, #0]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	0018      	movs	r0, r3
 8001a76:	f000 f8d3 	bl	8001c20 <I2C_IsErrorOccurred>
 8001a7a:	1e03      	subs	r3, r0, #0
 8001a7c:	d001      	beq.n	8001a82 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e040      	b.n	8001b04 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	3301      	adds	r3, #1
 8001a86:	d02d      	beq.n	8001ae4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a88:	f7ff fa5c 	bl	8000f44 <HAL_GetTick>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d302      	bcc.n	8001a9e <I2C_WaitOnFlagUntilTimeout+0x42>
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d122      	bne.n	8001ae4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	68ba      	ldr	r2, [r7, #8]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	68ba      	ldr	r2, [r7, #8]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	425a      	negs	r2, r3
 8001aae:	4153      	adcs	r3, r2
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	001a      	movs	r2, r3
 8001ab4:	1dfb      	adds	r3, r7, #7
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d113      	bne.n	8001ae4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac0:	2220      	movs	r2, #32
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2241      	movs	r2, #65	@ 0x41
 8001acc:	2120      	movs	r1, #32
 8001ace:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2242      	movs	r2, #66	@ 0x42
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2240      	movs	r2, #64	@ 0x40
 8001adc:	2100      	movs	r1, #0
 8001ade:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e00f      	b.n	8001b04 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	4013      	ands	r3, r2
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	425a      	negs	r2, r3
 8001af4:	4153      	adcs	r3, r2
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	001a      	movs	r2, r3
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d0b5      	beq.n	8001a6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	b004      	add	sp, #16
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b18:	e032      	b.n	8001b80 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	0018      	movs	r0, r3
 8001b22:	f000 f87d 	bl	8001c20 <I2C_IsErrorOccurred>
 8001b26:	1e03      	subs	r3, r0, #0
 8001b28:	d001      	beq.n	8001b2e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e030      	b.n	8001b90 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	3301      	adds	r3, #1
 8001b32:	d025      	beq.n	8001b80 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b34:	f7ff fa06 	bl	8000f44 <HAL_GetTick>
 8001b38:	0002      	movs	r2, r0
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d302      	bcc.n	8001b4a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d11a      	bne.n	8001b80 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	2202      	movs	r2, #2
 8001b52:	4013      	ands	r3, r2
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d013      	beq.n	8001b80 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2241      	movs	r2, #65	@ 0x41
 8001b68:	2120      	movs	r1, #32
 8001b6a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2242      	movs	r2, #66	@ 0x42
 8001b70:	2100      	movs	r1, #0
 8001b72:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2240      	movs	r2, #64	@ 0x40
 8001b78:	2100      	movs	r1, #0
 8001b7a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e007      	b.n	8001b90 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	2202      	movs	r2, #2
 8001b88:	4013      	ands	r3, r2
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d1c5      	bne.n	8001b1a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	0018      	movs	r0, r3
 8001b92:	46bd      	mov	sp, r7
 8001b94:	b004      	add	sp, #16
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ba4:	e02f      	b.n	8001c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	68b9      	ldr	r1, [r7, #8]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	0018      	movs	r0, r3
 8001bae:	f000 f837 	bl	8001c20 <I2C_IsErrorOccurred>
 8001bb2:	1e03      	subs	r3, r0, #0
 8001bb4:	d001      	beq.n	8001bba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e02d      	b.n	8001c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bba:	f7ff f9c3 	bl	8000f44 <HAL_GetTick>
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d302      	bcc.n	8001bd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d11a      	bne.n	8001c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b20      	cmp	r3, #32
 8001bdc:	d013      	beq.n	8001c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be2:	2220      	movs	r2, #32
 8001be4:	431a      	orrs	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2241      	movs	r2, #65	@ 0x41
 8001bee:	2120      	movs	r1, #32
 8001bf0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2242      	movs	r2, #66	@ 0x42
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2240      	movs	r2, #64	@ 0x40
 8001bfe:	2100      	movs	r1, #0
 8001c00:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e007      	b.n	8001c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	2220      	movs	r2, #32
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b20      	cmp	r3, #32
 8001c12:	d1c8      	bne.n	8001ba6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	0018      	movs	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b004      	add	sp, #16
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	@ 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c2c:	2327      	movs	r3, #39	@ 0x27
 8001c2e:	18fb      	adds	r3, r7, r3
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	2210      	movs	r2, #16
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d100      	bne.n	8001c4e <I2C_IsErrorOccurred+0x2e>
 8001c4c:	e079      	b.n	8001d42 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2210      	movs	r2, #16
 8001c54:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c56:	e057      	b.n	8001d08 <I2C_IsErrorOccurred+0xe8>
 8001c58:	2227      	movs	r2, #39	@ 0x27
 8001c5a:	18bb      	adds	r3, r7, r2
 8001c5c:	18ba      	adds	r2, r7, r2
 8001c5e:	7812      	ldrb	r2, [r2, #0]
 8001c60:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	3301      	adds	r3, #1
 8001c66:	d04f      	beq.n	8001d08 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c68:	f7ff f96c 	bl	8000f44 <HAL_GetTick>
 8001c6c:	0002      	movs	r2, r0
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d302      	bcc.n	8001c7e <I2C_IsErrorOccurred+0x5e>
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d144      	bne.n	8001d08 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	2380      	movs	r3, #128	@ 0x80
 8001c86:	01db      	lsls	r3, r3, #7
 8001c88:	4013      	ands	r3, r2
 8001c8a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001c8c:	2013      	movs	r0, #19
 8001c8e:	183b      	adds	r3, r7, r0
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	2142      	movs	r1, #66	@ 0x42
 8001c94:	5c52      	ldrb	r2, [r2, r1]
 8001c96:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	699a      	ldr	r2, [r3, #24]
 8001c9e:	2380      	movs	r3, #128	@ 0x80
 8001ca0:	021b      	lsls	r3, r3, #8
 8001ca2:	401a      	ands	r2, r3
 8001ca4:	2380      	movs	r3, #128	@ 0x80
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d126      	bne.n	8001cfa <I2C_IsErrorOccurred+0xda>
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	01db      	lsls	r3, r3, #7
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d021      	beq.n	8001cfa <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001cb6:	183b      	adds	r3, r7, r0
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b20      	cmp	r3, #32
 8001cbc:	d01d      	beq.n	8001cfa <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2180      	movs	r1, #128	@ 0x80
 8001cca:	01c9      	lsls	r1, r1, #7
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001cd0:	f7ff f938 	bl	8000f44 <HAL_GetTick>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cd8:	e00f      	b.n	8001cfa <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001cda:	f7ff f933 	bl	8000f44 <HAL_GetTick>
 8001cde:	0002      	movs	r2, r0
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b19      	cmp	r3, #25
 8001ce6:	d908      	bls.n	8001cfa <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001ce8:	6a3b      	ldr	r3, [r7, #32]
 8001cea:	2220      	movs	r2, #32
 8001cec:	4313      	orrs	r3, r2
 8001cee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001cf0:	2327      	movs	r3, #39	@ 0x27
 8001cf2:	18fb      	adds	r3, r7, r3
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	701a      	strb	r2, [r3, #0]

              break;
 8001cf8:	e006      	b.n	8001d08 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	2220      	movs	r2, #32
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b20      	cmp	r3, #32
 8001d06:	d1e8      	bne.n	8001cda <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	2220      	movs	r2, #32
 8001d10:	4013      	ands	r3, r2
 8001d12:	2b20      	cmp	r3, #32
 8001d14:	d004      	beq.n	8001d20 <I2C_IsErrorOccurred+0x100>
 8001d16:	2327      	movs	r3, #39	@ 0x27
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d09b      	beq.n	8001c58 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001d20:	2327      	movs	r3, #39	@ 0x27
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d103      	bne.n	8001d32 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2220      	movs	r2, #32
 8001d30:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001d32:	6a3b      	ldr	r3, [r7, #32]
 8001d34:	2204      	movs	r2, #4
 8001d36:	4313      	orrs	r3, r2
 8001d38:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001d3a:	2327      	movs	r3, #39	@ 0x27
 8001d3c:	18fb      	adds	r3, r7, r3
 8001d3e:	2201      	movs	r2, #1
 8001d40:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	2380      	movs	r3, #128	@ 0x80
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4013      	ands	r3, r2
 8001d52:	d00c      	beq.n	8001d6e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001d54:	6a3b      	ldr	r3, [r7, #32]
 8001d56:	2201      	movs	r2, #1
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2280      	movs	r2, #128	@ 0x80
 8001d62:	0052      	lsls	r2, r2, #1
 8001d64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d66:	2327      	movs	r3, #39	@ 0x27
 8001d68:	18fb      	adds	r3, r7, r3
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	2380      	movs	r3, #128	@ 0x80
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	4013      	ands	r3, r2
 8001d76:	d00c      	beq.n	8001d92 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001d78:	6a3b      	ldr	r3, [r7, #32]
 8001d7a:	2208      	movs	r2, #8
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2280      	movs	r2, #128	@ 0x80
 8001d86:	00d2      	lsls	r2, r2, #3
 8001d88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d8a:	2327      	movs	r3, #39	@ 0x27
 8001d8c:	18fb      	adds	r3, r7, r3
 8001d8e:	2201      	movs	r2, #1
 8001d90:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	2380      	movs	r3, #128	@ 0x80
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d00c      	beq.n	8001db6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001d9c:	6a3b      	ldr	r3, [r7, #32]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4313      	orrs	r3, r2
 8001da2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2280      	movs	r2, #128	@ 0x80
 8001daa:	0092      	lsls	r2, r2, #2
 8001dac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001dae:	2327      	movs	r3, #39	@ 0x27
 8001db0:	18fb      	adds	r3, r7, r3
 8001db2:	2201      	movs	r2, #1
 8001db4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001db6:	2327      	movs	r3, #39	@ 0x27
 8001db8:	18fb      	adds	r3, r7, r3
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d01d      	beq.n	8001dfc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	f7ff fe28 	bl	8001a18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	490e      	ldr	r1, [pc, #56]	@ (8001e0c <I2C_IsErrorOccurred+0x1ec>)
 8001dd4:	400a      	ands	r2, r1
 8001dd6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	431a      	orrs	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2241      	movs	r2, #65	@ 0x41
 8001de8:	2120      	movs	r1, #32
 8001dea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2242      	movs	r2, #66	@ 0x42
 8001df0:	2100      	movs	r1, #0
 8001df2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2240      	movs	r2, #64	@ 0x40
 8001df8:	2100      	movs	r1, #0
 8001dfa:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001dfc:	2327      	movs	r3, #39	@ 0x27
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	781b      	ldrb	r3, [r3, #0]
}
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b00a      	add	sp, #40	@ 0x28
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	fe00e800 	.word	0xfe00e800

08001e10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	0008      	movs	r0, r1
 8001e1a:	0011      	movs	r1, r2
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	240a      	movs	r4, #10
 8001e20:	193b      	adds	r3, r7, r4
 8001e22:	1c02      	adds	r2, r0, #0
 8001e24:	801a      	strh	r2, [r3, #0]
 8001e26:	2009      	movs	r0, #9
 8001e28:	183b      	adds	r3, r7, r0
 8001e2a:	1c0a      	adds	r2, r1, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e2e:	193b      	adds	r3, r7, r4
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	059b      	lsls	r3, r3, #22
 8001e34:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e36:	183b      	adds	r3, r7, r0
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	0419      	lsls	r1, r3, #16
 8001e3c:	23ff      	movs	r3, #255	@ 0xff
 8001e3e:	041b      	lsls	r3, r3, #16
 8001e40:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e42:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	085b      	lsrs	r3, r3, #1
 8001e50:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e5a:	0d51      	lsrs	r1, r2, #21
 8001e5c:	2280      	movs	r2, #128	@ 0x80
 8001e5e:	00d2      	lsls	r2, r2, #3
 8001e60:	400a      	ands	r2, r1
 8001e62:	4907      	ldr	r1, [pc, #28]	@ (8001e80 <I2C_TransferConfig+0x70>)
 8001e64:	430a      	orrs	r2, r1
 8001e66:	43d2      	mvns	r2, r2
 8001e68:	401a      	ands	r2, r3
 8001e6a:	0011      	movs	r1, r2
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001e76:	46c0      	nop			@ (mov r8, r8)
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	b007      	add	sp, #28
 8001e7c:	bd90      	pop	{r4, r7, pc}
 8001e7e:	46c0      	nop			@ (mov r8, r8)
 8001e80:	03ff63ff 	.word	0x03ff63ff

08001e84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2241      	movs	r2, #65	@ 0x41
 8001e92:	5c9b      	ldrb	r3, [r3, r2]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b20      	cmp	r3, #32
 8001e98:	d138      	bne.n	8001f0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2240      	movs	r2, #64	@ 0x40
 8001e9e:	5c9b      	ldrb	r3, [r3, r2]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e032      	b.n	8001f0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2240      	movs	r2, #64	@ 0x40
 8001eac:	2101      	movs	r1, #1
 8001eae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2241      	movs	r2, #65	@ 0x41
 8001eb4:	2124      	movs	r1, #36	@ 0x24
 8001eb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	438a      	bics	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4911      	ldr	r1, [pc, #68]	@ (8001f18 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001ed4:	400a      	ands	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6819      	ldr	r1, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2241      	movs	r2, #65	@ 0x41
 8001efc:	2120      	movs	r1, #32
 8001efe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2240      	movs	r2, #64	@ 0x40
 8001f04:	2100      	movs	r1, #0
 8001f06:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	e000      	b.n	8001f0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f0c:	2302      	movs	r3, #2
  }
}
 8001f0e:	0018      	movs	r0, r3
 8001f10:	46bd      	mov	sp, r7
 8001f12:	b002      	add	sp, #8
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			@ (mov r8, r8)
 8001f18:	ffffefff 	.word	0xffffefff

08001f1c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2241      	movs	r2, #65	@ 0x41
 8001f2a:	5c9b      	ldrb	r3, [r3, r2]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b20      	cmp	r3, #32
 8001f30:	d139      	bne.n	8001fa6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2240      	movs	r2, #64	@ 0x40
 8001f36:	5c9b      	ldrb	r3, [r3, r2]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e033      	b.n	8001fa8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2240      	movs	r2, #64	@ 0x40
 8001f44:	2101      	movs	r1, #1
 8001f46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2241      	movs	r2, #65	@ 0x41
 8001f4c:	2124      	movs	r1, #36	@ 0x24
 8001f4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	438a      	bics	r2, r1
 8001f5e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4a11      	ldr	r2, [pc, #68]	@ (8001fb0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2241      	movs	r2, #65	@ 0x41
 8001f96:	2120      	movs	r1, #32
 8001f98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2240      	movs	r2, #64	@ 0x40
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	e000      	b.n	8001fa8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001fa6:	2302      	movs	r3, #2
  }
}
 8001fa8:	0018      	movs	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	b004      	add	sp, #16
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	fffff0ff 	.word	0xfffff0ff

08001fb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fb4:	b5b0      	push	{r4, r5, r7, lr}
 8001fb6:	b08a      	sub	sp, #40	@ 0x28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d102      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f000 fbbf 	bl	8002746 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fc8:	4bc9      	ldr	r3, [pc, #804]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	220c      	movs	r2, #12
 8001fce:	4013      	ands	r3, r2
 8001fd0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fd2:	4bc7      	ldr	r3, [pc, #796]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	2380      	movs	r3, #128	@ 0x80
 8001fd8:	025b      	lsls	r3, r3, #9
 8001fda:	4013      	ands	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d100      	bne.n	8001fea <HAL_RCC_OscConfig+0x36>
 8001fe8:	e07e      	b.n	80020e8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d007      	beq.n	8002000 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	2b0c      	cmp	r3, #12
 8001ff4:	d112      	bne.n	800201c <HAL_RCC_OscConfig+0x68>
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	2380      	movs	r3, #128	@ 0x80
 8001ffa:	025b      	lsls	r3, r3, #9
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d10d      	bne.n	800201c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002000:	4bbb      	ldr	r3, [pc, #748]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	2380      	movs	r3, #128	@ 0x80
 8002006:	029b      	lsls	r3, r3, #10
 8002008:	4013      	ands	r3, r2
 800200a:	d100      	bne.n	800200e <HAL_RCC_OscConfig+0x5a>
 800200c:	e06b      	b.n	80020e6 <HAL_RCC_OscConfig+0x132>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d167      	bne.n	80020e6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	f000 fb95 	bl	8002746 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	2380      	movs	r3, #128	@ 0x80
 8002022:	025b      	lsls	r3, r3, #9
 8002024:	429a      	cmp	r2, r3
 8002026:	d107      	bne.n	8002038 <HAL_RCC_OscConfig+0x84>
 8002028:	4bb1      	ldr	r3, [pc, #708]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4bb0      	ldr	r3, [pc, #704]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800202e:	2180      	movs	r1, #128	@ 0x80
 8002030:	0249      	lsls	r1, r1, #9
 8002032:	430a      	orrs	r2, r1
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	e027      	b.n	8002088 <HAL_RCC_OscConfig+0xd4>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	23a0      	movs	r3, #160	@ 0xa0
 800203e:	02db      	lsls	r3, r3, #11
 8002040:	429a      	cmp	r2, r3
 8002042:	d10e      	bne.n	8002062 <HAL_RCC_OscConfig+0xae>
 8002044:	4baa      	ldr	r3, [pc, #680]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4ba9      	ldr	r3, [pc, #676]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800204a:	2180      	movs	r1, #128	@ 0x80
 800204c:	02c9      	lsls	r1, r1, #11
 800204e:	430a      	orrs	r2, r1
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	4ba7      	ldr	r3, [pc, #668]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	4ba6      	ldr	r3, [pc, #664]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002058:	2180      	movs	r1, #128	@ 0x80
 800205a:	0249      	lsls	r1, r1, #9
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	e012      	b.n	8002088 <HAL_RCC_OscConfig+0xd4>
 8002062:	4ba3      	ldr	r3, [pc, #652]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4ba2      	ldr	r3, [pc, #648]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002068:	49a2      	ldr	r1, [pc, #648]	@ (80022f4 <HAL_RCC_OscConfig+0x340>)
 800206a:	400a      	ands	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	4ba0      	ldr	r3, [pc, #640]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	2380      	movs	r3, #128	@ 0x80
 8002074:	025b      	lsls	r3, r3, #9
 8002076:	4013      	ands	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	4b9c      	ldr	r3, [pc, #624]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	4b9b      	ldr	r3, [pc, #620]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002082:	499d      	ldr	r1, [pc, #628]	@ (80022f8 <HAL_RCC_OscConfig+0x344>)
 8002084:	400a      	ands	r2, r1
 8002086:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d015      	beq.n	80020bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002090:	f7fe ff58 	bl	8000f44 <HAL_GetTick>
 8002094:	0003      	movs	r3, r0
 8002096:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002098:	e009      	b.n	80020ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800209a:	f7fe ff53 	bl	8000f44 <HAL_GetTick>
 800209e:	0002      	movs	r2, r0
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b64      	cmp	r3, #100	@ 0x64
 80020a6:	d902      	bls.n	80020ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	f000 fb4c 	bl	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80020ae:	4b90      	ldr	r3, [pc, #576]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	2380      	movs	r3, #128	@ 0x80
 80020b4:	029b      	lsls	r3, r3, #10
 80020b6:	4013      	ands	r3, r2
 80020b8:	d0ef      	beq.n	800209a <HAL_RCC_OscConfig+0xe6>
 80020ba:	e015      	b.n	80020e8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7fe ff42 	bl	8000f44 <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020c6:	f7fe ff3d 	bl	8000f44 <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b64      	cmp	r3, #100	@ 0x64
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e336      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80020d8:	4b85      	ldr	r3, [pc, #532]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	2380      	movs	r3, #128	@ 0x80
 80020de:	029b      	lsls	r3, r3, #10
 80020e0:	4013      	ands	r3, r2
 80020e2:	d1f0      	bne.n	80020c6 <HAL_RCC_OscConfig+0x112>
 80020e4:	e000      	b.n	80020e8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2202      	movs	r2, #2
 80020ee:	4013      	ands	r3, r2
 80020f0:	d100      	bne.n	80020f4 <HAL_RCC_OscConfig+0x140>
 80020f2:	e099      	b.n	8002228 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	2220      	movs	r2, #32
 80020fe:	4013      	ands	r3, r2
 8002100:	d009      	beq.n	8002116 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002102:	4b7b      	ldr	r3, [pc, #492]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	4b7a      	ldr	r3, [pc, #488]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002108:	2120      	movs	r1, #32
 800210a:	430a      	orrs	r2, r1
 800210c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	2220      	movs	r2, #32
 8002112:	4393      	bics	r3, r2
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	2b04      	cmp	r3, #4
 800211a:	d005      	beq.n	8002128 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	2b0c      	cmp	r3, #12
 8002120:	d13e      	bne.n	80021a0 <HAL_RCC_OscConfig+0x1ec>
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d13b      	bne.n	80021a0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002128:	4b71      	ldr	r3, [pc, #452]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2204      	movs	r2, #4
 800212e:	4013      	ands	r3, r2
 8002130:	d004      	beq.n	800213c <HAL_RCC_OscConfig+0x188>
 8002132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e304      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800213c:	4b6c      	ldr	r3, [pc, #432]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	4a6e      	ldr	r2, [pc, #440]	@ (80022fc <HAL_RCC_OscConfig+0x348>)
 8002142:	4013      	ands	r3, r2
 8002144:	0019      	movs	r1, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	021a      	lsls	r2, r3, #8
 800214c:	4b68      	ldr	r3, [pc, #416]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800214e:	430a      	orrs	r2, r1
 8002150:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002152:	4b67      	ldr	r3, [pc, #412]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2209      	movs	r2, #9
 8002158:	4393      	bics	r3, r2
 800215a:	0019      	movs	r1, r3
 800215c:	4b64      	ldr	r3, [pc, #400]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800215e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002160:	430a      	orrs	r2, r1
 8002162:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002164:	f000 fc42 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 8002168:	0001      	movs	r1, r0
 800216a:	4b61      	ldr	r3, [pc, #388]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	091b      	lsrs	r3, r3, #4
 8002170:	220f      	movs	r2, #15
 8002172:	4013      	ands	r3, r2
 8002174:	4a62      	ldr	r2, [pc, #392]	@ (8002300 <HAL_RCC_OscConfig+0x34c>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	000a      	movs	r2, r1
 800217a:	40da      	lsrs	r2, r3
 800217c:	4b61      	ldr	r3, [pc, #388]	@ (8002304 <HAL_RCC_OscConfig+0x350>)
 800217e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002180:	4b61      	ldr	r3, [pc, #388]	@ (8002308 <HAL_RCC_OscConfig+0x354>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2513      	movs	r5, #19
 8002186:	197c      	adds	r4, r7, r5
 8002188:	0018      	movs	r0, r3
 800218a:	f7fe fe95 	bl	8000eb8 <HAL_InitTick>
 800218e:	0003      	movs	r3, r0
 8002190:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002192:	197b      	adds	r3, r7, r5
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d046      	beq.n	8002228 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800219a:	197b      	adds	r3, r7, r5
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	e2d2      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80021a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d027      	beq.n	80021f6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80021a6:	4b52      	ldr	r3, [pc, #328]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2209      	movs	r2, #9
 80021ac:	4393      	bics	r3, r2
 80021ae:	0019      	movs	r1, r3
 80021b0:	4b4f      	ldr	r3, [pc, #316]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b4:	430a      	orrs	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b8:	f7fe fec4 	bl	8000f44 <HAL_GetTick>
 80021bc:	0003      	movs	r3, r0
 80021be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021c2:	f7fe febf 	bl	8000f44 <HAL_GetTick>
 80021c6:	0002      	movs	r2, r0
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e2b8      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021d4:	4b46      	ldr	r3, [pc, #280]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2204      	movs	r2, #4
 80021da:	4013      	ands	r3, r2
 80021dc:	d0f1      	beq.n	80021c2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021de:	4b44      	ldr	r3, [pc, #272]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4a46      	ldr	r2, [pc, #280]	@ (80022fc <HAL_RCC_OscConfig+0x348>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	0019      	movs	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	021a      	lsls	r2, r3, #8
 80021ee:	4b40      	ldr	r3, [pc, #256]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021f0:	430a      	orrs	r2, r1
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	e018      	b.n	8002228 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021f6:	4b3e      	ldr	r3, [pc, #248]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	4b3d      	ldr	r3, [pc, #244]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80021fc:	2101      	movs	r1, #1
 80021fe:	438a      	bics	r2, r1
 8002200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002202:	f7fe fe9f 	bl	8000f44 <HAL_GetTick>
 8002206:	0003      	movs	r3, r0
 8002208:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800220c:	f7fe fe9a 	bl	8000f44 <HAL_GetTick>
 8002210:	0002      	movs	r2, r0
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e293      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800221e:	4b34      	ldr	r3, [pc, #208]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2204      	movs	r2, #4
 8002224:	4013      	ands	r3, r2
 8002226:	d1f1      	bne.n	800220c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2210      	movs	r2, #16
 800222e:	4013      	ands	r3, r2
 8002230:	d100      	bne.n	8002234 <HAL_RCC_OscConfig+0x280>
 8002232:	e0a2      	b.n	800237a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d140      	bne.n	80022bc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800223a:	4b2d      	ldr	r3, [pc, #180]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	2380      	movs	r3, #128	@ 0x80
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4013      	ands	r3, r2
 8002244:	d005      	beq.n	8002252 <HAL_RCC_OscConfig+0x29e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e279      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002252:	4b27      	ldr	r3, [pc, #156]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	4a2d      	ldr	r2, [pc, #180]	@ (800230c <HAL_RCC_OscConfig+0x358>)
 8002258:	4013      	ands	r3, r2
 800225a:	0019      	movs	r1, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002262:	430a      	orrs	r2, r1
 8002264:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002266:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	0a19      	lsrs	r1, r3, #8
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	061a      	lsls	r2, r3, #24
 8002274:	4b1e      	ldr	r3, [pc, #120]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 8002276:	430a      	orrs	r2, r1
 8002278:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227e:	0b5b      	lsrs	r3, r3, #13
 8002280:	3301      	adds	r3, #1
 8002282:	2280      	movs	r2, #128	@ 0x80
 8002284:	0212      	lsls	r2, r2, #8
 8002286:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002288:	4b19      	ldr	r3, [pc, #100]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	091b      	lsrs	r3, r3, #4
 800228e:	210f      	movs	r1, #15
 8002290:	400b      	ands	r3, r1
 8002292:	491b      	ldr	r1, [pc, #108]	@ (8002300 <HAL_RCC_OscConfig+0x34c>)
 8002294:	5ccb      	ldrb	r3, [r1, r3]
 8002296:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <HAL_RCC_OscConfig+0x350>)
 800229a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800229c:	4b1a      	ldr	r3, [pc, #104]	@ (8002308 <HAL_RCC_OscConfig+0x354>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2513      	movs	r5, #19
 80022a2:	197c      	adds	r4, r7, r5
 80022a4:	0018      	movs	r0, r3
 80022a6:	f7fe fe07 	bl	8000eb8 <HAL_InitTick>
 80022aa:	0003      	movs	r3, r0
 80022ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80022ae:	197b      	adds	r3, r7, r5
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d061      	beq.n	800237a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80022b6:	197b      	adds	r3, r7, r5
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	e244      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	69db      	ldr	r3, [r3, #28]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d040      	beq.n	8002346 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022c4:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <HAL_RCC_OscConfig+0x33c>)
 80022ca:	2180      	movs	r1, #128	@ 0x80
 80022cc:	0049      	lsls	r1, r1, #1
 80022ce:	430a      	orrs	r2, r1
 80022d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d2:	f7fe fe37 	bl	8000f44 <HAL_GetTick>
 80022d6:	0003      	movs	r3, r0
 80022d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80022da:	e019      	b.n	8002310 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022dc:	f7fe fe32 	bl	8000f44 <HAL_GetTick>
 80022e0:	0002      	movs	r2, r0
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d912      	bls.n	8002310 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e22b      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	40021000 	.word	0x40021000
 80022f4:	fffeffff 	.word	0xfffeffff
 80022f8:	fffbffff 	.word	0xfffbffff
 80022fc:	ffffe0ff 	.word	0xffffe0ff
 8002300:	080059a4 	.word	0x080059a4
 8002304:	20000000 	.word	0x20000000
 8002308:	20000004 	.word	0x20000004
 800230c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002310:	4bca      	ldr	r3, [pc, #808]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	2380      	movs	r3, #128	@ 0x80
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4013      	ands	r3, r2
 800231a:	d0df      	beq.n	80022dc <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800231c:	4bc7      	ldr	r3, [pc, #796]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	4ac7      	ldr	r2, [pc, #796]	@ (8002640 <HAL_RCC_OscConfig+0x68c>)
 8002322:	4013      	ands	r3, r2
 8002324:	0019      	movs	r1, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800232a:	4bc4      	ldr	r3, [pc, #784]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800232c:	430a      	orrs	r2, r1
 800232e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002330:	4bc2      	ldr	r3, [pc, #776]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	021b      	lsls	r3, r3, #8
 8002336:	0a19      	lsrs	r1, r3, #8
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	061a      	lsls	r2, r3, #24
 800233e:	4bbf      	ldr	r3, [pc, #764]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002340:	430a      	orrs	r2, r1
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	e019      	b.n	800237a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002346:	4bbd      	ldr	r3, [pc, #756]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	4bbc      	ldr	r3, [pc, #752]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800234c:	49bd      	ldr	r1, [pc, #756]	@ (8002644 <HAL_RCC_OscConfig+0x690>)
 800234e:	400a      	ands	r2, r1
 8002350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002352:	f7fe fdf7 	bl	8000f44 <HAL_GetTick>
 8002356:	0003      	movs	r3, r0
 8002358:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800235c:	f7fe fdf2 	bl	8000f44 <HAL_GetTick>
 8002360:	0002      	movs	r2, r0
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1eb      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800236e:	4bb3      	ldr	r3, [pc, #716]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	@ 0x80
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4013      	ands	r3, r2
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2208      	movs	r2, #8
 8002380:	4013      	ands	r3, r2
 8002382:	d036      	beq.n	80023f2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d019      	beq.n	80023c0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800238c:	4bab      	ldr	r3, [pc, #684]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800238e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002390:	4baa      	ldr	r3, [pc, #680]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002392:	2101      	movs	r1, #1
 8002394:	430a      	orrs	r2, r1
 8002396:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002398:	f7fe fdd4 	bl	8000f44 <HAL_GetTick>
 800239c:	0003      	movs	r3, r0
 800239e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023a2:	f7fe fdcf 	bl	8000f44 <HAL_GetTick>
 80023a6:	0002      	movs	r2, r0
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e1c8      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023b4:	4ba1      	ldr	r3, [pc, #644]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80023b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023b8:	2202      	movs	r2, #2
 80023ba:	4013      	ands	r3, r2
 80023bc:	d0f1      	beq.n	80023a2 <HAL_RCC_OscConfig+0x3ee>
 80023be:	e018      	b.n	80023f2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023c0:	4b9e      	ldr	r3, [pc, #632]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80023c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80023c4:	4b9d      	ldr	r3, [pc, #628]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80023c6:	2101      	movs	r1, #1
 80023c8:	438a      	bics	r2, r1
 80023ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023cc:	f7fe fdba 	bl	8000f44 <HAL_GetTick>
 80023d0:	0003      	movs	r3, r0
 80023d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023d6:	f7fe fdb5 	bl	8000f44 <HAL_GetTick>
 80023da:	0002      	movs	r2, r0
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e1ae      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023e8:	4b94      	ldr	r3, [pc, #592]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80023ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ec:	2202      	movs	r2, #2
 80023ee:	4013      	ands	r3, r2
 80023f0:	d1f1      	bne.n	80023d6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2204      	movs	r2, #4
 80023f8:	4013      	ands	r3, r2
 80023fa:	d100      	bne.n	80023fe <HAL_RCC_OscConfig+0x44a>
 80023fc:	e0ae      	b.n	800255c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fe:	2023      	movs	r0, #35	@ 0x23
 8002400:	183b      	adds	r3, r7, r0
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002406:	4b8d      	ldr	r3, [pc, #564]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800240a:	2380      	movs	r3, #128	@ 0x80
 800240c:	055b      	lsls	r3, r3, #21
 800240e:	4013      	ands	r3, r2
 8002410:	d109      	bne.n	8002426 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	4b8a      	ldr	r3, [pc, #552]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002414:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002416:	4b89      	ldr	r3, [pc, #548]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002418:	2180      	movs	r1, #128	@ 0x80
 800241a:	0549      	lsls	r1, r1, #21
 800241c:	430a      	orrs	r2, r1
 800241e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002420:	183b      	adds	r3, r7, r0
 8002422:	2201      	movs	r2, #1
 8002424:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002426:	4b88      	ldr	r3, [pc, #544]	@ (8002648 <HAL_RCC_OscConfig+0x694>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	2380      	movs	r3, #128	@ 0x80
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4013      	ands	r3, r2
 8002430:	d11a      	bne.n	8002468 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002432:	4b85      	ldr	r3, [pc, #532]	@ (8002648 <HAL_RCC_OscConfig+0x694>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	4b84      	ldr	r3, [pc, #528]	@ (8002648 <HAL_RCC_OscConfig+0x694>)
 8002438:	2180      	movs	r1, #128	@ 0x80
 800243a:	0049      	lsls	r1, r1, #1
 800243c:	430a      	orrs	r2, r1
 800243e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002440:	f7fe fd80 	bl	8000f44 <HAL_GetTick>
 8002444:	0003      	movs	r3, r0
 8002446:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244a:	f7fe fd7b 	bl	8000f44 <HAL_GetTick>
 800244e:	0002      	movs	r2, r0
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b64      	cmp	r3, #100	@ 0x64
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e174      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245c:	4b7a      	ldr	r3, [pc, #488]	@ (8002648 <HAL_RCC_OscConfig+0x694>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	2380      	movs	r3, #128	@ 0x80
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4013      	ands	r3, r2
 8002466:	d0f0      	beq.n	800244a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	2380      	movs	r3, #128	@ 0x80
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	429a      	cmp	r2, r3
 8002472:	d107      	bne.n	8002484 <HAL_RCC_OscConfig+0x4d0>
 8002474:	4b71      	ldr	r3, [pc, #452]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002476:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002478:	4b70      	ldr	r3, [pc, #448]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800247a:	2180      	movs	r1, #128	@ 0x80
 800247c:	0049      	lsls	r1, r1, #1
 800247e:	430a      	orrs	r2, r1
 8002480:	651a      	str	r2, [r3, #80]	@ 0x50
 8002482:	e031      	b.n	80024e8 <HAL_RCC_OscConfig+0x534>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d10c      	bne.n	80024a6 <HAL_RCC_OscConfig+0x4f2>
 800248c:	4b6b      	ldr	r3, [pc, #428]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800248e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002490:	4b6a      	ldr	r3, [pc, #424]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002492:	496c      	ldr	r1, [pc, #432]	@ (8002644 <HAL_RCC_OscConfig+0x690>)
 8002494:	400a      	ands	r2, r1
 8002496:	651a      	str	r2, [r3, #80]	@ 0x50
 8002498:	4b68      	ldr	r3, [pc, #416]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800249a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800249c:	4b67      	ldr	r3, [pc, #412]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800249e:	496b      	ldr	r1, [pc, #428]	@ (800264c <HAL_RCC_OscConfig+0x698>)
 80024a0:	400a      	ands	r2, r1
 80024a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80024a4:	e020      	b.n	80024e8 <HAL_RCC_OscConfig+0x534>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	23a0      	movs	r3, #160	@ 0xa0
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d10e      	bne.n	80024d0 <HAL_RCC_OscConfig+0x51c>
 80024b2:	4b62      	ldr	r3, [pc, #392]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024b6:	4b61      	ldr	r3, [pc, #388]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024b8:	2180      	movs	r1, #128	@ 0x80
 80024ba:	00c9      	lsls	r1, r1, #3
 80024bc:	430a      	orrs	r2, r1
 80024be:	651a      	str	r2, [r3, #80]	@ 0x50
 80024c0:	4b5e      	ldr	r3, [pc, #376]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024c4:	4b5d      	ldr	r3, [pc, #372]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024c6:	2180      	movs	r1, #128	@ 0x80
 80024c8:	0049      	lsls	r1, r1, #1
 80024ca:	430a      	orrs	r2, r1
 80024cc:	651a      	str	r2, [r3, #80]	@ 0x50
 80024ce:	e00b      	b.n	80024e8 <HAL_RCC_OscConfig+0x534>
 80024d0:	4b5a      	ldr	r3, [pc, #360]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024d4:	4b59      	ldr	r3, [pc, #356]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024d6:	495b      	ldr	r1, [pc, #364]	@ (8002644 <HAL_RCC_OscConfig+0x690>)
 80024d8:	400a      	ands	r2, r1
 80024da:	651a      	str	r2, [r3, #80]	@ 0x50
 80024dc:	4b57      	ldr	r3, [pc, #348]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80024e0:	4b56      	ldr	r3, [pc, #344]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80024e2:	495a      	ldr	r1, [pc, #360]	@ (800264c <HAL_RCC_OscConfig+0x698>)
 80024e4:	400a      	ands	r2, r1
 80024e6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d015      	beq.n	800251c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f0:	f7fe fd28 	bl	8000f44 <HAL_GetTick>
 80024f4:	0003      	movs	r3, r0
 80024f6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024f8:	e009      	b.n	800250e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024fa:	f7fe fd23 	bl	8000f44 <HAL_GetTick>
 80024fe:	0002      	movs	r2, r0
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	4a52      	ldr	r2, [pc, #328]	@ (8002650 <HAL_RCC_OscConfig+0x69c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e11b      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800250e:	4b4b      	ldr	r3, [pc, #300]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002510:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002512:	2380      	movs	r3, #128	@ 0x80
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4013      	ands	r3, r2
 8002518:	d0ef      	beq.n	80024fa <HAL_RCC_OscConfig+0x546>
 800251a:	e014      	b.n	8002546 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800251c:	f7fe fd12 	bl	8000f44 <HAL_GetTick>
 8002520:	0003      	movs	r3, r0
 8002522:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002524:	e009      	b.n	800253a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002526:	f7fe fd0d 	bl	8000f44 <HAL_GetTick>
 800252a:	0002      	movs	r2, r0
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	4a47      	ldr	r2, [pc, #284]	@ (8002650 <HAL_RCC_OscConfig+0x69c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e105      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800253a:	4b40      	ldr	r3, [pc, #256]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800253c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800253e:	2380      	movs	r3, #128	@ 0x80
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4013      	ands	r3, r2
 8002544:	d1ef      	bne.n	8002526 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002546:	2323      	movs	r3, #35	@ 0x23
 8002548:	18fb      	adds	r3, r7, r3
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d105      	bne.n	800255c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002550:	4b3a      	ldr	r3, [pc, #232]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002552:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002554:	4b39      	ldr	r3, [pc, #228]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002556:	493f      	ldr	r1, [pc, #252]	@ (8002654 <HAL_RCC_OscConfig+0x6a0>)
 8002558:	400a      	ands	r2, r1
 800255a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2220      	movs	r2, #32
 8002562:	4013      	ands	r3, r2
 8002564:	d049      	beq.n	80025fa <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	699b      	ldr	r3, [r3, #24]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d026      	beq.n	80025bc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800256e:	4b33      	ldr	r3, [pc, #204]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b32      	ldr	r3, [pc, #200]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002574:	2101      	movs	r1, #1
 8002576:	430a      	orrs	r2, r1
 8002578:	609a      	str	r2, [r3, #8]
 800257a:	4b30      	ldr	r3, [pc, #192]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800257c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800257e:	4b2f      	ldr	r3, [pc, #188]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002580:	2101      	movs	r1, #1
 8002582:	430a      	orrs	r2, r1
 8002584:	635a      	str	r2, [r3, #52]	@ 0x34
 8002586:	4b34      	ldr	r3, [pc, #208]	@ (8002658 <HAL_RCC_OscConfig+0x6a4>)
 8002588:	6a1a      	ldr	r2, [r3, #32]
 800258a:	4b33      	ldr	r3, [pc, #204]	@ (8002658 <HAL_RCC_OscConfig+0x6a4>)
 800258c:	2180      	movs	r1, #128	@ 0x80
 800258e:	0189      	lsls	r1, r1, #6
 8002590:	430a      	orrs	r2, r1
 8002592:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002594:	f7fe fcd6 	bl	8000f44 <HAL_GetTick>
 8002598:	0003      	movs	r3, r0
 800259a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800259e:	f7fe fcd1 	bl	8000f44 <HAL_GetTick>
 80025a2:	0002      	movs	r2, r0
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0ca      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80025b0:	4b22      	ldr	r3, [pc, #136]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2202      	movs	r2, #2
 80025b6:	4013      	ands	r3, r2
 80025b8:	d0f1      	beq.n	800259e <HAL_RCC_OscConfig+0x5ea>
 80025ba:	e01e      	b.n	80025fa <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80025bc:	4b1f      	ldr	r3, [pc, #124]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	4b1e      	ldr	r3, [pc, #120]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80025c2:	2101      	movs	r1, #1
 80025c4:	438a      	bics	r2, r1
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	4b23      	ldr	r3, [pc, #140]	@ (8002658 <HAL_RCC_OscConfig+0x6a4>)
 80025ca:	6a1a      	ldr	r2, [r3, #32]
 80025cc:	4b22      	ldr	r3, [pc, #136]	@ (8002658 <HAL_RCC_OscConfig+0x6a4>)
 80025ce:	4923      	ldr	r1, [pc, #140]	@ (800265c <HAL_RCC_OscConfig+0x6a8>)
 80025d0:	400a      	ands	r2, r1
 80025d2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d4:	f7fe fcb6 	bl	8000f44 <HAL_GetTick>
 80025d8:	0003      	movs	r3, r0
 80025da:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025de:	f7fe fcb1 	bl	8000f44 <HAL_GetTick>
 80025e2:	0002      	movs	r2, r0
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e0aa      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025f0:	4b12      	ldr	r3, [pc, #72]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	2202      	movs	r2, #2
 80025f6:	4013      	ands	r3, r2
 80025f8:	d1f1      	bne.n	80025de <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d100      	bne.n	8002604 <HAL_RCC_OscConfig+0x650>
 8002602:	e09f      	b.n	8002744 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	2b0c      	cmp	r3, #12
 8002608:	d100      	bne.n	800260c <HAL_RCC_OscConfig+0x658>
 800260a:	e078      	b.n	80026fe <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002610:	2b02      	cmp	r3, #2
 8002612:	d159      	bne.n	80026c8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002614:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b08      	ldr	r3, [pc, #32]	@ (800263c <HAL_RCC_OscConfig+0x688>)
 800261a:	4911      	ldr	r1, [pc, #68]	@ (8002660 <HAL_RCC_OscConfig+0x6ac>)
 800261c:	400a      	ands	r2, r1
 800261e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002620:	f7fe fc90 	bl	8000f44 <HAL_GetTick>
 8002624:	0003      	movs	r3, r0
 8002626:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002628:	e01c      	b.n	8002664 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800262a:	f7fe fc8b 	bl	8000f44 <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d915      	bls.n	8002664 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e084      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
 800263c:	40021000 	.word	0x40021000
 8002640:	ffff1fff 	.word	0xffff1fff
 8002644:	fffffeff 	.word	0xfffffeff
 8002648:	40007000 	.word	0x40007000
 800264c:	fffffbff 	.word	0xfffffbff
 8002650:	00001388 	.word	0x00001388
 8002654:	efffffff 	.word	0xefffffff
 8002658:	40010000 	.word	0x40010000
 800265c:	ffffdfff 	.word	0xffffdfff
 8002660:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002664:	4b3a      	ldr	r3, [pc, #232]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	2380      	movs	r3, #128	@ 0x80
 800266a:	049b      	lsls	r3, r3, #18
 800266c:	4013      	ands	r3, r2
 800266e:	d1dc      	bne.n	800262a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002670:	4b37      	ldr	r3, [pc, #220]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	4a37      	ldr	r2, [pc, #220]	@ (8002754 <HAL_RCC_OscConfig+0x7a0>)
 8002676:	4013      	ands	r3, r2
 8002678:	0019      	movs	r1, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002688:	431a      	orrs	r2, r3
 800268a:	4b31      	ldr	r3, [pc, #196]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 800268c:	430a      	orrs	r2, r1
 800268e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002690:	4b2f      	ldr	r3, [pc, #188]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	4b2e      	ldr	r3, [pc, #184]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 8002696:	2180      	movs	r1, #128	@ 0x80
 8002698:	0449      	lsls	r1, r1, #17
 800269a:	430a      	orrs	r2, r1
 800269c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269e:	f7fe fc51 	bl	8000f44 <HAL_GetTick>
 80026a2:	0003      	movs	r3, r0
 80026a4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a8:	f7fe fc4c 	bl	8000f44 <HAL_GetTick>
 80026ac:	0002      	movs	r2, r0
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e045      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026ba:	4b25      	ldr	r3, [pc, #148]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	049b      	lsls	r3, r3, #18
 80026c2:	4013      	ands	r3, r2
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0x6f4>
 80026c6:	e03d      	b.n	8002744 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c8:	4b21      	ldr	r3, [pc, #132]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4b20      	ldr	r3, [pc, #128]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 80026ce:	4922      	ldr	r1, [pc, #136]	@ (8002758 <HAL_RCC_OscConfig+0x7a4>)
 80026d0:	400a      	ands	r2, r1
 80026d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d4:	f7fe fc36 	bl	8000f44 <HAL_GetTick>
 80026d8:	0003      	movs	r3, r0
 80026da:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026de:	f7fe fc31 	bl	8000f44 <HAL_GetTick>
 80026e2:	0002      	movs	r2, r0
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e02a      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026f0:	4b17      	ldr	r3, [pc, #92]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	2380      	movs	r3, #128	@ 0x80
 80026f6:	049b      	lsls	r3, r3, #18
 80026f8:	4013      	ands	r3, r2
 80026fa:	d1f0      	bne.n	80026de <HAL_RCC_OscConfig+0x72a>
 80026fc:	e022      	b.n	8002744 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002702:	2b01      	cmp	r3, #1
 8002704:	d101      	bne.n	800270a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e01d      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800270a:	4b11      	ldr	r3, [pc, #68]	@ (8002750 <HAL_RCC_OscConfig+0x79c>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	2380      	movs	r3, #128	@ 0x80
 8002714:	025b      	lsls	r3, r3, #9
 8002716:	401a      	ands	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271c:	429a      	cmp	r2, r3
 800271e:	d10f      	bne.n	8002740 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	23f0      	movs	r3, #240	@ 0xf0
 8002724:	039b      	lsls	r3, r3, #14
 8002726:	401a      	ands	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d107      	bne.n	8002740 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	23c0      	movs	r3, #192	@ 0xc0
 8002734:	041b      	lsls	r3, r3, #16
 8002736:	401a      	ands	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d001      	beq.n	8002744 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e000      	b.n	8002746 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	b00a      	add	sp, #40	@ 0x28
 800274c:	bdb0      	pop	{r4, r5, r7, pc}
 800274e:	46c0      	nop			@ (mov r8, r8)
 8002750:	40021000 	.word	0x40021000
 8002754:	ff02ffff 	.word	0xff02ffff
 8002758:	feffffff 	.word	0xfeffffff

0800275c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800275c:	b5b0      	push	{r4, r5, r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e128      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002770:	4b96      	ldr	r3, [pc, #600]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2201      	movs	r2, #1
 8002776:	4013      	ands	r3, r2
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d91e      	bls.n	80027bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b93      	ldr	r3, [pc, #588]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2201      	movs	r2, #1
 8002784:	4393      	bics	r3, r2
 8002786:	0019      	movs	r1, r3
 8002788:	4b90      	ldr	r3, [pc, #576]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002790:	f7fe fbd8 	bl	8000f44 <HAL_GetTick>
 8002794:	0003      	movs	r3, r0
 8002796:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002798:	e009      	b.n	80027ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800279a:	f7fe fbd3 	bl	8000f44 <HAL_GetTick>
 800279e:	0002      	movs	r2, r0
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	4a8a      	ldr	r2, [pc, #552]	@ (80029d0 <HAL_RCC_ClockConfig+0x274>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e109      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ae:	4b87      	ldr	r3, [pc, #540]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2201      	movs	r2, #1
 80027b4:	4013      	ands	r3, r2
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d1ee      	bne.n	800279a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2202      	movs	r2, #2
 80027c2:	4013      	ands	r3, r2
 80027c4:	d009      	beq.n	80027da <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c6:	4b83      	ldr	r3, [pc, #524]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	22f0      	movs	r2, #240	@ 0xf0
 80027cc:	4393      	bics	r3, r2
 80027ce:	0019      	movs	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	4b7f      	ldr	r3, [pc, #508]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 80027d6:	430a      	orrs	r2, r1
 80027d8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2201      	movs	r2, #1
 80027e0:	4013      	ands	r3, r2
 80027e2:	d100      	bne.n	80027e6 <HAL_RCC_ClockConfig+0x8a>
 80027e4:	e089      	b.n	80028fa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d107      	bne.n	80027fe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027ee:	4b79      	ldr	r3, [pc, #484]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	2380      	movs	r3, #128	@ 0x80
 80027f4:	029b      	lsls	r3, r3, #10
 80027f6:	4013      	ands	r3, r2
 80027f8:	d120      	bne.n	800283c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e0e1      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b03      	cmp	r3, #3
 8002804:	d107      	bne.n	8002816 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002806:	4b73      	ldr	r3, [pc, #460]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	2380      	movs	r3, #128	@ 0x80
 800280c:	049b      	lsls	r3, r3, #18
 800280e:	4013      	ands	r3, r2
 8002810:	d114      	bne.n	800283c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0d5      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d106      	bne.n	800282c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800281e:	4b6d      	ldr	r3, [pc, #436]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2204      	movs	r2, #4
 8002824:	4013      	ands	r3, r2
 8002826:	d109      	bne.n	800283c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e0ca      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800282c:	4b69      	ldr	r3, [pc, #420]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	2380      	movs	r3, #128	@ 0x80
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d101      	bne.n	800283c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e0c2      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800283c:	4b65      	ldr	r3, [pc, #404]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	2203      	movs	r2, #3
 8002842:	4393      	bics	r3, r2
 8002844:	0019      	movs	r1, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	4b62      	ldr	r3, [pc, #392]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 800284c:	430a      	orrs	r2, r1
 800284e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002850:	f7fe fb78 	bl	8000f44 <HAL_GetTick>
 8002854:	0003      	movs	r3, r0
 8002856:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d111      	bne.n	8002884 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002860:	e009      	b.n	8002876 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002862:	f7fe fb6f 	bl	8000f44 <HAL_GetTick>
 8002866:	0002      	movs	r2, r0
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	4a58      	ldr	r2, [pc, #352]	@ (80029d0 <HAL_RCC_ClockConfig+0x274>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e0a5      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002876:	4b57      	ldr	r3, [pc, #348]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	220c      	movs	r2, #12
 800287c:	4013      	ands	r3, r2
 800287e:	2b08      	cmp	r3, #8
 8002880:	d1ef      	bne.n	8002862 <HAL_RCC_ClockConfig+0x106>
 8002882:	e03a      	b.n	80028fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b03      	cmp	r3, #3
 800288a:	d111      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800288c:	e009      	b.n	80028a2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800288e:	f7fe fb59 	bl	8000f44 <HAL_GetTick>
 8002892:	0002      	movs	r2, r0
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	4a4d      	ldr	r2, [pc, #308]	@ (80029d0 <HAL_RCC_ClockConfig+0x274>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e08f      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028a2:	4b4c      	ldr	r3, [pc, #304]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	220c      	movs	r2, #12
 80028a8:	4013      	ands	r3, r2
 80028aa:	2b0c      	cmp	r3, #12
 80028ac:	d1ef      	bne.n	800288e <HAL_RCC_ClockConfig+0x132>
 80028ae:	e024      	b.n	80028fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d11b      	bne.n	80028f0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028b8:	e009      	b.n	80028ce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028ba:	f7fe fb43 	bl	8000f44 <HAL_GetTick>
 80028be:	0002      	movs	r2, r0
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	4a42      	ldr	r2, [pc, #264]	@ (80029d0 <HAL_RCC_ClockConfig+0x274>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e079      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ce:	4b41      	ldr	r3, [pc, #260]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	220c      	movs	r2, #12
 80028d4:	4013      	ands	r3, r2
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	d1ef      	bne.n	80028ba <HAL_RCC_ClockConfig+0x15e>
 80028da:	e00e      	b.n	80028fa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028dc:	f7fe fb32 	bl	8000f44 <HAL_GetTick>
 80028e0:	0002      	movs	r2, r0
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	4a3a      	ldr	r2, [pc, #232]	@ (80029d0 <HAL_RCC_ClockConfig+0x274>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e068      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80028f0:	4b38      	ldr	r3, [pc, #224]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	220c      	movs	r2, #12
 80028f6:	4013      	ands	r3, r2
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028fa:	4b34      	ldr	r3, [pc, #208]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2201      	movs	r2, #1
 8002900:	4013      	ands	r3, r2
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d21e      	bcs.n	8002946 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002908:	4b30      	ldr	r3, [pc, #192]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2201      	movs	r2, #1
 800290e:	4393      	bics	r3, r2
 8002910:	0019      	movs	r1, r3
 8002912:	4b2e      	ldr	r3, [pc, #184]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800291a:	f7fe fb13 	bl	8000f44 <HAL_GetTick>
 800291e:	0003      	movs	r3, r0
 8002920:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002922:	e009      	b.n	8002938 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002924:	f7fe fb0e 	bl	8000f44 <HAL_GetTick>
 8002928:	0002      	movs	r2, r0
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	4a28      	ldr	r2, [pc, #160]	@ (80029d0 <HAL_RCC_ClockConfig+0x274>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e044      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002938:	4b24      	ldr	r3, [pc, #144]	@ (80029cc <HAL_RCC_ClockConfig+0x270>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2201      	movs	r2, #1
 800293e:	4013      	ands	r3, r2
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	429a      	cmp	r2, r3
 8002944:	d1ee      	bne.n	8002924 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2204      	movs	r2, #4
 800294c:	4013      	ands	r3, r2
 800294e:	d009      	beq.n	8002964 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002950:	4b20      	ldr	r3, [pc, #128]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	4a20      	ldr	r2, [pc, #128]	@ (80029d8 <HAL_RCC_ClockConfig+0x27c>)
 8002956:	4013      	ands	r3, r2
 8002958:	0019      	movs	r1, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	4b1d      	ldr	r3, [pc, #116]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002960:	430a      	orrs	r2, r1
 8002962:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2208      	movs	r2, #8
 800296a:	4013      	ands	r3, r2
 800296c:	d00a      	beq.n	8002984 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800296e:	4b19      	ldr	r3, [pc, #100]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	4a1a      	ldr	r2, [pc, #104]	@ (80029dc <HAL_RCC_ClockConfig+0x280>)
 8002974:	4013      	ands	r3, r2
 8002976:	0019      	movs	r1, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	00da      	lsls	r2, r3, #3
 800297e:	4b15      	ldr	r3, [pc, #84]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 8002980:	430a      	orrs	r2, r1
 8002982:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002984:	f000 f832 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 8002988:	0001      	movs	r1, r0
 800298a:	4b12      	ldr	r3, [pc, #72]	@ (80029d4 <HAL_RCC_ClockConfig+0x278>)
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	091b      	lsrs	r3, r3, #4
 8002990:	220f      	movs	r2, #15
 8002992:	4013      	ands	r3, r2
 8002994:	4a12      	ldr	r2, [pc, #72]	@ (80029e0 <HAL_RCC_ClockConfig+0x284>)
 8002996:	5cd3      	ldrb	r3, [r2, r3]
 8002998:	000a      	movs	r2, r1
 800299a:	40da      	lsrs	r2, r3
 800299c:	4b11      	ldr	r3, [pc, #68]	@ (80029e4 <HAL_RCC_ClockConfig+0x288>)
 800299e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80029a0:	4b11      	ldr	r3, [pc, #68]	@ (80029e8 <HAL_RCC_ClockConfig+0x28c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	250b      	movs	r5, #11
 80029a6:	197c      	adds	r4, r7, r5
 80029a8:	0018      	movs	r0, r3
 80029aa:	f7fe fa85 	bl	8000eb8 <HAL_InitTick>
 80029ae:	0003      	movs	r3, r0
 80029b0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80029b2:	197b      	adds	r3, r7, r5
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80029ba:	197b      	adds	r3, r7, r5
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	e000      	b.n	80029c2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	0018      	movs	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b004      	add	sp, #16
 80029c8:	bdb0      	pop	{r4, r5, r7, pc}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	40022000 	.word	0x40022000
 80029d0:	00001388 	.word	0x00001388
 80029d4:	40021000 	.word	0x40021000
 80029d8:	fffff8ff 	.word	0xfffff8ff
 80029dc:	ffffc7ff 	.word	0xffffc7ff
 80029e0:	080059a4 	.word	0x080059a4
 80029e4:	20000000 	.word	0x20000000
 80029e8:	20000004 	.word	0x20000004

080029ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80029f2:	4b3c      	ldr	r3, [pc, #240]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	220c      	movs	r2, #12
 80029fc:	4013      	ands	r3, r2
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d013      	beq.n	8002a2a <HAL_RCC_GetSysClockFreq+0x3e>
 8002a02:	d85c      	bhi.n	8002abe <HAL_RCC_GetSysClockFreq+0xd2>
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d002      	beq.n	8002a0e <HAL_RCC_GetSysClockFreq+0x22>
 8002a08:	2b08      	cmp	r3, #8
 8002a0a:	d00b      	beq.n	8002a24 <HAL_RCC_GetSysClockFreq+0x38>
 8002a0c:	e057      	b.n	8002abe <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002a0e:	4b35      	ldr	r3, [pc, #212]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2210      	movs	r2, #16
 8002a14:	4013      	ands	r3, r2
 8002a16:	d002      	beq.n	8002a1e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002a18:	4b33      	ldr	r3, [pc, #204]	@ (8002ae8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a1a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002a1c:	e05d      	b.n	8002ada <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002a1e:	4b33      	ldr	r3, [pc, #204]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x100>)
 8002a20:	613b      	str	r3, [r7, #16]
      break;
 8002a22:	e05a      	b.n	8002ada <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a24:	4b32      	ldr	r3, [pc, #200]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002a26:	613b      	str	r3, [r7, #16]
      break;
 8002a28:	e057      	b.n	8002ada <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	0c9b      	lsrs	r3, r3, #18
 8002a2e:	220f      	movs	r2, #15
 8002a30:	4013      	ands	r3, r2
 8002a32:	4a30      	ldr	r2, [pc, #192]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a34:	5cd3      	ldrb	r3, [r2, r3]
 8002a36:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	0d9b      	lsrs	r3, r3, #22
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	4013      	ands	r3, r2
 8002a40:	3301      	adds	r3, #1
 8002a42:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a44:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	2380      	movs	r3, #128	@ 0x80
 8002a4a:	025b      	lsls	r3, r3, #9
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d00f      	beq.n	8002a70 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	000a      	movs	r2, r1
 8002a54:	0152      	lsls	r2, r2, #5
 8002a56:	1a52      	subs	r2, r2, r1
 8002a58:	0193      	lsls	r3, r2, #6
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	185b      	adds	r3, r3, r1
 8002a60:	025b      	lsls	r3, r3, #9
 8002a62:	6879      	ldr	r1, [r7, #4]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f7fd fb59 	bl	800011c <__udivsi3>
 8002a6a:	0003      	movs	r3, r0
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	e023      	b.n	8002ab8 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002a70:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2210      	movs	r2, #16
 8002a76:	4013      	ands	r3, r2
 8002a78:	d00f      	beq.n	8002a9a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002a7a:	68b9      	ldr	r1, [r7, #8]
 8002a7c:	000a      	movs	r2, r1
 8002a7e:	0152      	lsls	r2, r2, #5
 8002a80:	1a52      	subs	r2, r2, r1
 8002a82:	0193      	lsls	r3, r2, #6
 8002a84:	1a9b      	subs	r3, r3, r2
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	185b      	adds	r3, r3, r1
 8002a8a:	021b      	lsls	r3, r3, #8
 8002a8c:	6879      	ldr	r1, [r7, #4]
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f7fd fb44 	bl	800011c <__udivsi3>
 8002a94:	0003      	movs	r3, r0
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	e00e      	b.n	8002ab8 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002a9a:	68b9      	ldr	r1, [r7, #8]
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	0152      	lsls	r2, r2, #5
 8002aa0:	1a52      	subs	r2, r2, r1
 8002aa2:	0193      	lsls	r3, r2, #6
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	185b      	adds	r3, r3, r1
 8002aaa:	029b      	lsls	r3, r3, #10
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f7fd fb34 	bl	800011c <__udivsi3>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	613b      	str	r3, [r7, #16]
      break;
 8002abc:	e00d      	b.n	8002ada <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002abe:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	0b5b      	lsrs	r3, r3, #13
 8002ac4:	2207      	movs	r2, #7
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	3301      	adds	r3, #1
 8002ace:	2280      	movs	r2, #128	@ 0x80
 8002ad0:	0212      	lsls	r2, r2, #8
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	0013      	movs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
      break;
 8002ad8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002ada:	693b      	ldr	r3, [r7, #16]
}
 8002adc:	0018      	movs	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b006      	add	sp, #24
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	003d0900 	.word	0x003d0900
 8002aec:	00f42400 	.word	0x00f42400
 8002af0:	007a1200 	.word	0x007a1200
 8002af4:	080059bc 	.word	0x080059bc

08002af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002afc:	4b02      	ldr	r3, [pc, #8]	@ (8002b08 <HAL_RCC_GetHCLKFreq+0x10>)
 8002afe:	681b      	ldr	r3, [r3, #0]
}
 8002b00:	0018      	movs	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	46c0      	nop			@ (mov r8, r8)
 8002b08:	20000000 	.word	0x20000000

08002b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b10:	f7ff fff2 	bl	8002af8 <HAL_RCC_GetHCLKFreq>
 8002b14:	0001      	movs	r1, r0
 8002b16:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	0a1b      	lsrs	r3, r3, #8
 8002b1c:	2207      	movs	r2, #7
 8002b1e:	4013      	ands	r3, r2
 8002b20:	4a04      	ldr	r2, [pc, #16]	@ (8002b34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b22:	5cd3      	ldrb	r3, [r2, r3]
 8002b24:	40d9      	lsrs	r1, r3
 8002b26:	000b      	movs	r3, r1
}
 8002b28:	0018      	movs	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	46c0      	nop			@ (mov r8, r8)
 8002b30:	40021000 	.word	0x40021000
 8002b34:	080059b4 	.word	0x080059b4

08002b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b3c:	f7ff ffdc 	bl	8002af8 <HAL_RCC_GetHCLKFreq>
 8002b40:	0001      	movs	r1, r0
 8002b42:	4b06      	ldr	r3, [pc, #24]	@ (8002b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	0adb      	lsrs	r3, r3, #11
 8002b48:	2207      	movs	r2, #7
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	4a04      	ldr	r2, [pc, #16]	@ (8002b60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b4e:	5cd3      	ldrb	r3, [r2, r3]
 8002b50:	40d9      	lsrs	r1, r3
 8002b52:	000b      	movs	r3, r1
}
 8002b54:	0018      	movs	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	46c0      	nop			@ (mov r8, r8)
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	080059b4 	.word	0x080059b4

08002b64 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002b6c:	2017      	movs	r0, #23
 8002b6e:	183b      	adds	r3, r7, r0
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d100      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002b7e:	e0c7      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b80:	4b9b      	ldr	r3, [pc, #620]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002b82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b84:	2380      	movs	r3, #128	@ 0x80
 8002b86:	055b      	lsls	r3, r3, #21
 8002b88:	4013      	ands	r3, r2
 8002b8a:	d109      	bne.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b8c:	4b98      	ldr	r3, [pc, #608]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002b8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b90:	4b97      	ldr	r3, [pc, #604]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002b92:	2180      	movs	r1, #128	@ 0x80
 8002b94:	0549      	lsls	r1, r1, #21
 8002b96:	430a      	orrs	r2, r1
 8002b98:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002b9a:	183b      	adds	r3, r7, r0
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	4b94      	ldr	r3, [pc, #592]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	2380      	movs	r3, #128	@ 0x80
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4013      	ands	r3, r2
 8002baa:	d11a      	bne.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bac:	4b91      	ldr	r3, [pc, #580]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b90      	ldr	r3, [pc, #576]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002bb2:	2180      	movs	r1, #128	@ 0x80
 8002bb4:	0049      	lsls	r1, r1, #1
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bba:	f7fe f9c3 	bl	8000f44 <HAL_GetTick>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc4:	f7fe f9be 	bl	8000f44 <HAL_GetTick>
 8002bc8:	0002      	movs	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b64      	cmp	r3, #100	@ 0x64
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e107      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd6:	4b87      	ldr	r3, [pc, #540]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	2380      	movs	r3, #128	@ 0x80
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4013      	ands	r3, r2
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002be2:	4b83      	ldr	r3, [pc, #524]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	23c0      	movs	r3, #192	@ 0xc0
 8002be8:	039b      	lsls	r3, r3, #14
 8002bea:	4013      	ands	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	23c0      	movs	r3, #192	@ 0xc0
 8002bf4:	039b      	lsls	r3, r3, #14
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d013      	beq.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	23c0      	movs	r3, #192	@ 0xc0
 8002c04:	029b      	lsls	r3, r3, #10
 8002c06:	401a      	ands	r2, r3
 8002c08:	23c0      	movs	r3, #192	@ 0xc0
 8002c0a:	029b      	lsls	r3, r3, #10
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d10a      	bne.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002c10:	4b77      	ldr	r3, [pc, #476]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	2380      	movs	r3, #128	@ 0x80
 8002c16:	029b      	lsls	r3, r3, #10
 8002c18:	401a      	ands	r2, r3
 8002c1a:	2380      	movs	r3, #128	@ 0x80
 8002c1c:	029b      	lsls	r3, r3, #10
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d101      	bne.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e0df      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002c26:	4b72      	ldr	r3, [pc, #456]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c2a:	23c0      	movs	r3, #192	@ 0xc0
 8002c2c:	029b      	lsls	r3, r3, #10
 8002c2e:	4013      	ands	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d03b      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	23c0      	movs	r3, #192	@ 0xc0
 8002c3e:	029b      	lsls	r3, r3, #10
 8002c40:	4013      	ands	r3, r2
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d033      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2220      	movs	r2, #32
 8002c4e:	4013      	ands	r3, r2
 8002c50:	d02e      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002c52:	4b67      	ldr	r3, [pc, #412]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c56:	4a68      	ldr	r2, [pc, #416]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c5c:	4b64      	ldr	r3, [pc, #400]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c60:	4b63      	ldr	r3, [pc, #396]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c62:	2180      	movs	r1, #128	@ 0x80
 8002c64:	0309      	lsls	r1, r1, #12
 8002c66:	430a      	orrs	r2, r1
 8002c68:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c6a:	4b61      	ldr	r3, [pc, #388]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c6e:	4b60      	ldr	r3, [pc, #384]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c70:	4962      	ldr	r1, [pc, #392]	@ (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002c72:	400a      	ands	r2, r1
 8002c74:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002c76:	4b5e      	ldr	r3, [pc, #376]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	2380      	movs	r3, #128	@ 0x80
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	4013      	ands	r3, r2
 8002c84:	d014      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c86:	f7fe f95d 	bl	8000f44 <HAL_GetTick>
 8002c8a:	0003      	movs	r3, r0
 8002c8c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c8e:	e009      	b.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c90:	f7fe f958 	bl	8000f44 <HAL_GetTick>
 8002c94:	0002      	movs	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	4a59      	ldr	r2, [pc, #356]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e0a0      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ca4:	4b52      	ldr	r3, [pc, #328]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002ca6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ca8:	2380      	movs	r3, #128	@ 0x80
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4013      	ands	r3, r2
 8002cae:	d0ef      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	d01f      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	23c0      	movs	r3, #192	@ 0xc0
 8002cc0:	029b      	lsls	r3, r3, #10
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	23c0      	movs	r3, #192	@ 0xc0
 8002cc6:	029b      	lsls	r3, r3, #10
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d10c      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002ccc:	4b48      	ldr	r3, [pc, #288]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a4c      	ldr	r2, [pc, #304]	@ (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	23c0      	movs	r3, #192	@ 0xc0
 8002cdc:	039b      	lsls	r3, r3, #14
 8002cde:	401a      	ands	r2, r3
 8002ce0:	4b43      	ldr	r3, [pc, #268]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	4b42      	ldr	r3, [pc, #264]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002ce8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	23c0      	movs	r3, #192	@ 0xc0
 8002cf0:	029b      	lsls	r3, r3, #10
 8002cf2:	401a      	ands	r2, r3
 8002cf4:	4b3e      	ldr	r3, [pc, #248]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002cfa:	2317      	movs	r3, #23
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d105      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d04:	4b3a      	ldr	r3, [pc, #232]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d08:	4b39      	ldr	r3, [pc, #228]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d0a:	493f      	ldr	r1, [pc, #252]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2201      	movs	r2, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	d009      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d1a:	4b35      	ldr	r3, [pc, #212]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d1e:	2203      	movs	r2, #3
 8002d20:	4393      	bics	r3, r2
 8002d22:	0019      	movs	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	4b31      	ldr	r3, [pc, #196]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2202      	movs	r2, #2
 8002d34:	4013      	ands	r3, r2
 8002d36:	d009      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d38:	4b2d      	ldr	r3, [pc, #180]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3c:	220c      	movs	r2, #12
 8002d3e:	4393      	bics	r3, r2
 8002d40:	0019      	movs	r1, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	4b2a      	ldr	r3, [pc, #168]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2204      	movs	r2, #4
 8002d52:	4013      	ands	r3, r2
 8002d54:	d009      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d56:	4b26      	ldr	r3, [pc, #152]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5a:	4a2c      	ldr	r2, [pc, #176]	@ (8002e0c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	4b22      	ldr	r3, [pc, #136]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d66:	430a      	orrs	r2, r1
 8002d68:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2208      	movs	r2, #8
 8002d70:	4013      	ands	r3, r2
 8002d72:	d009      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d74:	4b1e      	ldr	r3, [pc, #120]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d78:	4a25      	ldr	r2, [pc, #148]	@ (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695a      	ldr	r2, [r3, #20]
 8002d82:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d84:	430a      	orrs	r2, r1
 8002d86:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	2380      	movs	r3, #128	@ 0x80
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	d009      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d94:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d98:	4a17      	ldr	r2, [pc, #92]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	0019      	movs	r1, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699a      	ldr	r2, [r3, #24]
 8002da2:	4b13      	ldr	r3, [pc, #76]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002da4:	430a      	orrs	r2, r1
 8002da6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2240      	movs	r2, #64	@ 0x40
 8002dae:	4013      	ands	r3, r2
 8002db0:	d009      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002db2:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db6:	4a17      	ldr	r2, [pc, #92]	@ (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	0019      	movs	r1, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a1a      	ldr	r2, [r3, #32]
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2280      	movs	r2, #128	@ 0x80
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d009      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002dd0:	4b07      	ldr	r3, [pc, #28]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd4:	4a10      	ldr	r2, [pc, #64]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	0019      	movs	r1, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69da      	ldr	r2, [r3, #28]
 8002dde:	4b04      	ldr	r3, [pc, #16]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002de0:	430a      	orrs	r2, r1
 8002de2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b006      	add	sp, #24
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40007000 	.word	0x40007000
 8002df8:	fffcffff 	.word	0xfffcffff
 8002dfc:	fff7ffff 	.word	0xfff7ffff
 8002e00:	00001388 	.word	0x00001388
 8002e04:	ffcfffff 	.word	0xffcfffff
 8002e08:	efffffff 	.word	0xefffffff
 8002e0c:	fffff3ff 	.word	0xfffff3ff
 8002e10:	ffffcfff 	.word	0xffffcfff
 8002e14:	fbffffff 	.word	0xfbffffff
 8002e18:	fff3ffff 	.word	0xfff3ffff

08002e1c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002e1c:	b5b0      	push	{r4, r5, r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e24:	230f      	movs	r3, #15
 8002e26:	18fb      	adds	r3, r7, r3
 8002e28:	2201      	movs	r2, #1
 8002e2a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e088      	b.n	8002f48 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2221      	movs	r2, #33	@ 0x21
 8002e3a:	5c9b      	ldrb	r3, [r3, r2]
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d107      	bne.n	8002e52 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2220      	movs	r2, #32
 8002e46:	2100      	movs	r1, #0
 8002e48:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f7fd fe47 	bl	8000ae0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2221      	movs	r2, #33	@ 0x21
 8002e56:	2102      	movs	r1, #2
 8002e58:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	2210      	movs	r2, #16
 8002e62:	4013      	ands	r3, r2
 8002e64:	2b10      	cmp	r3, #16
 8002e66:	d05f      	beq.n	8002f28 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	22ca      	movs	r2, #202	@ 0xca
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2253      	movs	r2, #83	@ 0x53
 8002e76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002e78:	250f      	movs	r5, #15
 8002e7a:	197c      	adds	r4, r7, r5
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f000 fb86 	bl	8003590 <RTC_EnterInitMode>
 8002e84:	0003      	movs	r3, r0
 8002e86:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002e88:	0028      	movs	r0, r5
 8002e8a:	183b      	adds	r3, r7, r0
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d12c      	bne.n	8002eec <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	492c      	ldr	r1, [pc, #176]	@ (8002f50 <HAL_RTC_Init+0x134>)
 8002e9e:	400a      	ands	r2, r1
 8002ea0:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6899      	ldr	r1, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	68d2      	ldr	r2, [r2, #12]
 8002ec8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6919      	ldr	r1, [r3, #16]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	041a      	lsls	r2, r3, #16
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002ede:	183c      	adds	r4, r7, r0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f000 fb98 	bl	8003618 <RTC_ExitInitMode>
 8002ee8:	0003      	movs	r3, r0
 8002eea:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002eec:	230f      	movs	r3, #15
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d113      	bne.n	8002f1e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2103      	movs	r1, #3
 8002f02:	438a      	bics	r2, r1
 8002f04:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	69da      	ldr	r2, [r3, #28]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	431a      	orrs	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	22ff      	movs	r2, #255	@ 0xff
 8002f24:	625a      	str	r2, [r3, #36]	@ 0x24
 8002f26:	e003      	b.n	8002f30 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002f28:	230f      	movs	r3, #15
 8002f2a:	18fb      	adds	r3, r7, r3
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002f30:	230f      	movs	r3, #15
 8002f32:	18fb      	adds	r3, r7, r3
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d103      	bne.n	8002f42 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2221      	movs	r2, #33	@ 0x21
 8002f3e:	2101      	movs	r1, #1
 8002f40:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002f42:	230f      	movs	r3, #15
 8002f44:	18fb      	adds	r3, r7, r3
 8002f46:	781b      	ldrb	r3, [r3, #0]
}
 8002f48:	0018      	movs	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	b004      	add	sp, #16
 8002f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f50:	ff8fffbf 	.word	0xff8fffbf

08002f54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002f54:	b5b0      	push	{r4, r5, r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	5c9b      	ldrb	r3, [r3, r2]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d101      	bne.n	8002f72 <HAL_RTC_SetTime+0x1e>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e092      	b.n	8003098 <HAL_RTC_SetTime+0x144>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	2101      	movs	r1, #1
 8002f78:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2221      	movs	r2, #33	@ 0x21
 8002f7e:	2102      	movs	r1, #2
 8002f80:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d125      	bne.n	8002fd4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2240      	movs	r2, #64	@ 0x40
 8002f90:	4013      	ands	r3, r2
 8002f92:	d102      	bne.n	8002f9a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	2200      	movs	r2, #0
 8002f98:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f000 fb64 	bl	800366c <RTC_ByteToBcd2>
 8002fa4:	0003      	movs	r3, r0
 8002fa6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	785b      	ldrb	r3, [r3, #1]
 8002fac:	0018      	movs	r0, r3
 8002fae:	f000 fb5d 	bl	800366c <RTC_ByteToBcd2>
 8002fb2:	0003      	movs	r3, r0
 8002fb4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002fb6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	789b      	ldrb	r3, [r3, #2]
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f000 fb55 	bl	800366c <RTC_ByteToBcd2>
 8002fc2:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002fc4:	0022      	movs	r2, r4
 8002fc6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	78db      	ldrb	r3, [r3, #3]
 8002fcc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	617b      	str	r3, [r7, #20]
 8002fd2:	e017      	b.n	8003004 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2240      	movs	r2, #64	@ 0x40
 8002fdc:	4013      	ands	r3, r2
 8002fde:	d102      	bne.n	8002fe6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	785b      	ldrb	r3, [r3, #1]
 8002ff0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ff2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002ff8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	78db      	ldrb	r3, [r3, #3]
 8002ffe:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	22ca      	movs	r2, #202	@ 0xca
 800300a:	625a      	str	r2, [r3, #36]	@ 0x24
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2253      	movs	r2, #83	@ 0x53
 8003012:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003014:	2513      	movs	r5, #19
 8003016:	197c      	adds	r4, r7, r5
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	0018      	movs	r0, r3
 800301c:	f000 fab8 	bl	8003590 <RTC_EnterInitMode>
 8003020:	0003      	movs	r3, r0
 8003022:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8003024:	0028      	movs	r0, r5
 8003026:	183b      	adds	r3, r7, r0
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d120      	bne.n	8003070 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	491a      	ldr	r1, [pc, #104]	@ (80030a0 <HAL_RTC_SetTime+0x14c>)
 8003036:	400a      	ands	r2, r1
 8003038:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4917      	ldr	r1, [pc, #92]	@ (80030a4 <HAL_RTC_SetTime+0x150>)
 8003046:	400a      	ands	r2, r1
 8003048:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	431a      	orrs	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003062:	183c      	adds	r4, r7, r0
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	0018      	movs	r0, r3
 8003068:	f000 fad6 	bl	8003618 <RTC_ExitInitMode>
 800306c:	0003      	movs	r3, r0
 800306e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003070:	2313      	movs	r3, #19
 8003072:	18fb      	adds	r3, r7, r3
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d103      	bne.n	8003082 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2221      	movs	r2, #33	@ 0x21
 800307e:	2101      	movs	r1, #1
 8003080:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	22ff      	movs	r2, #255	@ 0xff
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2220      	movs	r2, #32
 800308e:	2100      	movs	r1, #0
 8003090:	5499      	strb	r1, [r3, r2]

  return status;
 8003092:	2313      	movs	r3, #19
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	781b      	ldrb	r3, [r3, #0]
}
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	b006      	add	sp, #24
 800309e:	bdb0      	pop	{r4, r5, r7, pc}
 80030a0:	007f7f7f 	.word	0x007f7f7f
 80030a4:	fffbffff 	.word	0xfffbffff

080030a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80030a8:	b5b0      	push	{r4, r5, r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2220      	movs	r2, #32
 80030bc:	5c9b      	ldrb	r3, [r3, r2]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d101      	bne.n	80030c6 <HAL_RTC_SetDate+0x1e>
 80030c2:	2302      	movs	r3, #2
 80030c4:	e07e      	b.n	80031c4 <HAL_RTC_SetDate+0x11c>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2220      	movs	r2, #32
 80030ca:	2101      	movs	r1, #1
 80030cc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2221      	movs	r2, #33	@ 0x21
 80030d2:	2102      	movs	r1, #2
 80030d4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10e      	bne.n	80030fa <HAL_RTC_SetDate+0x52>
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	785b      	ldrb	r3, [r3, #1]
 80030e0:	001a      	movs	r2, r3
 80030e2:	2310      	movs	r3, #16
 80030e4:	4013      	ands	r3, r2
 80030e6:	d008      	beq.n	80030fa <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	785b      	ldrb	r3, [r3, #1]
 80030ec:	2210      	movs	r2, #16
 80030ee:	4393      	bics	r3, r2
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	330a      	adds	r3, #10
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d11c      	bne.n	800313a <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	78db      	ldrb	r3, [r3, #3]
 8003104:	0018      	movs	r0, r3
 8003106:	f000 fab1 	bl	800366c <RTC_ByteToBcd2>
 800310a:	0003      	movs	r3, r0
 800310c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	785b      	ldrb	r3, [r3, #1]
 8003112:	0018      	movs	r0, r3
 8003114:	f000 faaa 	bl	800366c <RTC_ByteToBcd2>
 8003118:	0003      	movs	r3, r0
 800311a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800311c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	789b      	ldrb	r3, [r3, #2]
 8003122:	0018      	movs	r0, r3
 8003124:	f000 faa2 	bl	800366c <RTC_ByteToBcd2>
 8003128:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800312a:	0022      	movs	r2, r4
 800312c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003134:	4313      	orrs	r3, r2
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	e00e      	b.n	8003158 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	78db      	ldrb	r3, [r3, #3]
 800313e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	785b      	ldrb	r3, [r3, #1]
 8003144:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003146:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800314c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003154:	4313      	orrs	r3, r2
 8003156:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	22ca      	movs	r2, #202	@ 0xca
 800315e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2253      	movs	r2, #83	@ 0x53
 8003166:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003168:	2513      	movs	r5, #19
 800316a:	197c      	adds	r4, r7, r5
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	0018      	movs	r0, r3
 8003170:	f000 fa0e 	bl	8003590 <RTC_EnterInitMode>
 8003174:	0003      	movs	r3, r0
 8003176:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8003178:	0028      	movs	r0, r5
 800317a:	183b      	adds	r3, r7, r0
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10c      	bne.n	800319c <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	4910      	ldr	r1, [pc, #64]	@ (80031cc <HAL_RTC_SetDate+0x124>)
 800318a:	400a      	ands	r2, r1
 800318c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800318e:	183c      	adds	r4, r7, r0
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	0018      	movs	r0, r3
 8003194:	f000 fa40 	bl	8003618 <RTC_ExitInitMode>
 8003198:	0003      	movs	r3, r0
 800319a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800319c:	2313      	movs	r3, #19
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d103      	bne.n	80031ae <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2221      	movs	r2, #33	@ 0x21
 80031aa:	2101      	movs	r1, #1
 80031ac:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	22ff      	movs	r2, #255	@ 0xff
 80031b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	2100      	movs	r1, #0
 80031bc:	5499      	strb	r1, [r3, r2]

  return status;
 80031be:	2313      	movs	r3, #19
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	781b      	ldrb	r3, [r3, #0]
}
 80031c4:	0018      	movs	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b006      	add	sp, #24
 80031ca:	bdb0      	pop	{r4, r5, r7, pc}
 80031cc:	00ffff3f 	.word	0x00ffff3f

080031d0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b089      	sub	sp, #36	@ 0x24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80031dc:	4ba7      	ldr	r3, [pc, #668]	@ (800347c <HAL_RTC_SetAlarm_IT+0x2ac>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	22fa      	movs	r2, #250	@ 0xfa
 80031e2:	01d1      	lsls	r1, r2, #7
 80031e4:	0018      	movs	r0, r3
 80031e6:	f7fc ff99 	bl	800011c <__udivsi3>
 80031ea:	0003      	movs	r3, r0
 80031ec:	001a      	movs	r2, r3
 80031ee:	0013      	movs	r3, r2
 80031f0:	015b      	lsls	r3, r3, #5
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	189b      	adds	r3, r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2220      	movs	r2, #32
 8003208:	5c9b      	ldrb	r3, [r3, r2]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d101      	bne.n	8003212 <HAL_RTC_SetAlarm_IT+0x42>
 800320e:	2302      	movs	r3, #2
 8003210:	e130      	b.n	8003474 <HAL_RTC_SetAlarm_IT+0x2a4>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2220      	movs	r2, #32
 8003216:	2101      	movs	r1, #1
 8003218:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2221      	movs	r2, #33	@ 0x21
 800321e:	2102      	movs	r1, #2
 8003220:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d136      	bne.n	8003296 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	2240      	movs	r2, #64	@ 0x40
 8003230:	4013      	ands	r3, r2
 8003232:	d102      	bne.n	800323a <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	2200      	movs	r2, #0
 8003238:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	0018      	movs	r0, r3
 8003240:	f000 fa14 	bl	800366c <RTC_ByteToBcd2>
 8003244:	0003      	movs	r3, r0
 8003246:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	785b      	ldrb	r3, [r3, #1]
 800324c:	0018      	movs	r0, r3
 800324e:	f000 fa0d 	bl	800366c <RTC_ByteToBcd2>
 8003252:	0003      	movs	r3, r0
 8003254:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003256:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	789b      	ldrb	r3, [r3, #2]
 800325c:	0018      	movs	r0, r3
 800325e:	f000 fa05 	bl	800366c <RTC_ByteToBcd2>
 8003262:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003264:	0022      	movs	r2, r4
 8003266:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	78db      	ldrb	r3, [r3, #3]
 800326c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800326e:	431a      	orrs	r2, r3
 8003270:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2220      	movs	r2, #32
 8003276:	5c9b      	ldrb	r3, [r3, r2]
 8003278:	0018      	movs	r0, r3
 800327a:	f000 f9f7 	bl	800366c <RTC_ByteToBcd2>
 800327e:	0003      	movs	r3, r0
 8003280:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8003282:	0022      	movs	r2, r4
 8003284:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800328a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003290:	4313      	orrs	r3, r2
 8003292:	61fb      	str	r3, [r7, #28]
 8003294:	e022      	b.n	80032dc <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2240      	movs	r2, #64	@ 0x40
 800329e:	4013      	ands	r3, r2
 80032a0:	d102      	bne.n	80032a8 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2200      	movs	r2, #0
 80032a6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	785b      	ldrb	r3, [r3, #1]
 80032b2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80032b4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80032ba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	78db      	ldrb	r3, [r3, #3]
 80032c0:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80032c2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2120      	movs	r1, #32
 80032c8:	5c5b      	ldrb	r3, [r3, r1]
 80032ca:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80032cc:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80032d2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80032d8:	4313      	orrs	r3, r2
 80032da:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80032e4:	4313      	orrs	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	22ca      	movs	r2, #202	@ 0xca
 80032ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2253      	movs	r2, #83	@ 0x53
 80032f6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032fc:	2380      	movs	r3, #128	@ 0x80
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	429a      	cmp	r2, r3
 8003302:	d146      	bne.n	8003392 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	495c      	ldr	r1, [pc, #368]	@ (8003480 <HAL_RTC_SetAlarm_IT+0x2b0>)
 8003310:	400a      	ands	r2, r1
 8003312:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	22ff      	movs	r2, #255	@ 0xff
 800331c:	401a      	ands	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4958      	ldr	r1, [pc, #352]	@ (8003484 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8003324:	430a      	orrs	r2, r1
 8003326:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	3b01      	subs	r3, #1
 800332c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10d      	bne.n	8003350 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	22ff      	movs	r2, #255	@ 0xff
 800333a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2221      	movs	r2, #33	@ 0x21
 8003340:	2103      	movs	r1, #3
 8003342:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	2100      	movs	r1, #0
 800334a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e091      	b.n	8003474 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	4013      	ands	r3, r2
 800335a:	d0e5      	beq.n	8003328 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2180      	movs	r1, #128	@ 0x80
 8003378:	0049      	lsls	r1, r1, #1
 800337a:	430a      	orrs	r2, r1
 800337c:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2180      	movs	r1, #128	@ 0x80
 800338a:	0149      	lsls	r1, r1, #5
 800338c:	430a      	orrs	r2, r1
 800338e:	609a      	str	r2, [r3, #8]
 8003390:	e055      	b.n	800343e <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	493a      	ldr	r1, [pc, #232]	@ (8003488 <HAL_RTC_SetAlarm_IT+0x2b8>)
 800339e:	400a      	ands	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	22ff      	movs	r2, #255	@ 0xff
 80033aa:	401a      	ands	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4936      	ldr	r1, [pc, #216]	@ (800348c <HAL_RTC_SetAlarm_IT+0x2bc>)
 80033b2:	430a      	orrs	r2, r1
 80033b4:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80033b6:	4b31      	ldr	r3, [pc, #196]	@ (800347c <HAL_RTC_SetAlarm_IT+0x2ac>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	22fa      	movs	r2, #250	@ 0xfa
 80033bc:	01d1      	lsls	r1, r2, #7
 80033be:	0018      	movs	r0, r3
 80033c0:	f7fc feac 	bl	800011c <__udivsi3>
 80033c4:	0003      	movs	r3, r0
 80033c6:	001a      	movs	r2, r3
 80033c8:	0013      	movs	r3, r2
 80033ca:	015b      	lsls	r3, r3, #5
 80033cc:	1a9b      	subs	r3, r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	189b      	adds	r3, r3, r2
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	3b01      	subs	r3, #1
 80033da:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10d      	bne.n	80033fe <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	22ff      	movs	r2, #255	@ 0xff
 80033e8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2221      	movs	r2, #33	@ 0x21
 80033ee:	2103      	movs	r1, #3
 80033f0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2220      	movs	r2, #32
 80033f6:	2100      	movs	r1, #0
 80033f8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e03a      	b.n	8003474 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2202      	movs	r2, #2
 8003406:	4013      	ands	r3, r2
 8003408:	d0e5      	beq.n	80033d6 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	69fa      	ldr	r2, [r7, #28]
 8003410:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2180      	movs	r1, #128	@ 0x80
 8003426:	0089      	lsls	r1, r1, #2
 8003428:	430a      	orrs	r2, r1
 800342a:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2180      	movs	r1, #128	@ 0x80
 8003438:	0189      	lsls	r1, r1, #6
 800343a:	430a      	orrs	r2, r1
 800343c:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800343e:	4b14      	ldr	r3, [pc, #80]	@ (8003490 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4b13      	ldr	r3, [pc, #76]	@ (8003490 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003444:	2180      	movs	r1, #128	@ 0x80
 8003446:	0289      	lsls	r1, r1, #10
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800344c:	4b10      	ldr	r3, [pc, #64]	@ (8003490 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800344e:	689a      	ldr	r2, [r3, #8]
 8003450:	4b0f      	ldr	r3, [pc, #60]	@ (8003490 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003452:	2180      	movs	r1, #128	@ 0x80
 8003454:	0289      	lsls	r1, r1, #10
 8003456:	430a      	orrs	r2, r1
 8003458:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	22ff      	movs	r2, #255	@ 0xff
 8003460:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2221      	movs	r2, #33	@ 0x21
 8003466:	2101      	movs	r1, #1
 8003468:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2220      	movs	r2, #32
 800346e:	2100      	movs	r1, #0
 8003470:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	0018      	movs	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	b009      	add	sp, #36	@ 0x24
 800347a:	bd90      	pop	{r4, r7, pc}
 800347c:	20000000 	.word	0x20000000
 8003480:	fffffeff 	.word	0xfffffeff
 8003484:	fffffe7f 	.word	0xfffffe7f
 8003488:	fffffdff 	.word	0xfffffdff
 800348c:	fffffd7f 	.word	0xfffffd7f
 8003490:	40010400 	.word	0x40010400

08003494 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800349c:	4b21      	ldr	r3, [pc, #132]	@ (8003524 <HAL_RTC_AlarmIRQHandler+0x90>)
 800349e:	2280      	movs	r2, #128	@ 0x80
 80034a0:	0292      	lsls	r2, r2, #10
 80034a2:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	2380      	movs	r3, #128	@ 0x80
 80034ac:	015b      	lsls	r3, r3, #5
 80034ae:	4013      	ands	r3, r2
 80034b0:	d014      	beq.n	80034dc <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68da      	ldr	r2, [r3, #12]
 80034b8:	2380      	movs	r3, #128	@ 0x80
 80034ba:	005b      	lsls	r3, r3, #1
 80034bc:	4013      	ands	r3, r2
 80034be:	d00d      	beq.n	80034dc <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	22ff      	movs	r2, #255	@ 0xff
 80034c8:	401a      	ands	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4916      	ldr	r1, [pc, #88]	@ (8003528 <HAL_RTC_AlarmIRQHandler+0x94>)
 80034d0:	430a      	orrs	r2, r1
 80034d2:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	0018      	movs	r0, r3
 80034d8:	f000 f82a 	bl	8003530 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	2380      	movs	r3, #128	@ 0x80
 80034e4:	019b      	lsls	r3, r3, #6
 80034e6:	4013      	ands	r3, r2
 80034e8:	d014      	beq.n	8003514 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	2380      	movs	r3, #128	@ 0x80
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4013      	ands	r3, r2
 80034f6:	d00d      	beq.n	8003514 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	22ff      	movs	r2, #255	@ 0xff
 8003500:	401a      	ands	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4909      	ldr	r1, [pc, #36]	@ (800352c <HAL_RTC_AlarmIRQHandler+0x98>)
 8003508:	430a      	orrs	r2, r1
 800350a:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	0018      	movs	r0, r3
 8003510:	f000 f8cd 	bl	80036ae <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2221      	movs	r2, #33	@ 0x21
 8003518:	2101      	movs	r1, #1
 800351a:	5499      	strb	r1, [r3, r2]
}
 800351c:	46c0      	nop			@ (mov r8, r8)
 800351e:	46bd      	mov	sp, r7
 8003520:	b002      	add	sp, #8
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40010400 	.word	0x40010400
 8003528:	fffffe7f 	.word	0xfffffe7f
 800352c:	fffffd7f 	.word	0xfffffd7f

08003530 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8003538:	46c0      	nop			@ (mov r8, r8)
 800353a:	46bd      	mov	sp, r7
 800353c:	b002      	add	sp, #8
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a0e      	ldr	r2, [pc, #56]	@ (800358c <HAL_RTC_WaitForSynchro+0x4c>)
 8003552:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003554:	f7fd fcf6 	bl	8000f44 <HAL_GetTick>
 8003558:	0003      	movs	r3, r0
 800355a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800355c:	e00a      	b.n	8003574 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800355e:	f7fd fcf1 	bl	8000f44 <HAL_GetTick>
 8003562:	0002      	movs	r2, r0
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1ad2      	subs	r2, r2, r3
 8003568:	23fa      	movs	r3, #250	@ 0xfa
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	429a      	cmp	r2, r3
 800356e:	d901      	bls.n	8003574 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e006      	b.n	8003582 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	2220      	movs	r2, #32
 800357c:	4013      	ands	r3, r2
 800357e:	d0ee      	beq.n	800355e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	0018      	movs	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	b004      	add	sp, #16
 8003588:	bd80      	pop	{r7, pc}
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	0001ff5f 	.word	0x0001ff5f

08003590 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800359c:	230f      	movs	r3, #15
 800359e:	18fb      	adds	r3, r7, r3
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	2240      	movs	r2, #64	@ 0x40
 80035ac:	4013      	ands	r3, r2
 80035ae:	d12c      	bne.n	800360a <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2180      	movs	r1, #128	@ 0x80
 80035bc:	430a      	orrs	r2, r1
 80035be:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035c0:	f7fd fcc0 	bl	8000f44 <HAL_GetTick>
 80035c4:	0003      	movs	r3, r0
 80035c6:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80035c8:	e014      	b.n	80035f4 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80035ca:	f7fd fcbb 	bl	8000f44 <HAL_GetTick>
 80035ce:	0002      	movs	r2, r0
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	1ad2      	subs	r2, r2, r3
 80035d4:	200f      	movs	r0, #15
 80035d6:	183b      	adds	r3, r7, r0
 80035d8:	1839      	adds	r1, r7, r0
 80035da:	7809      	ldrb	r1, [r1, #0]
 80035dc:	7019      	strb	r1, [r3, #0]
 80035de:	23fa      	movs	r3, #250	@ 0xfa
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d906      	bls.n	80035f4 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2221      	movs	r2, #33	@ 0x21
 80035ea:	2104      	movs	r1, #4
 80035ec:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80035ee:	183b      	adds	r3, r7, r0
 80035f0:	2201      	movs	r2, #1
 80035f2:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	2240      	movs	r2, #64	@ 0x40
 80035fc:	4013      	ands	r3, r2
 80035fe:	d104      	bne.n	800360a <RTC_EnterInitMode+0x7a>
 8003600:	230f      	movs	r3, #15
 8003602:	18fb      	adds	r3, r7, r3
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d1df      	bne.n	80035ca <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800360a:	230f      	movs	r3, #15
 800360c:	18fb      	adds	r3, r7, r3
 800360e:	781b      	ldrb	r3, [r3, #0]
}
 8003610:	0018      	movs	r0, r3
 8003612:	46bd      	mov	sp, r7
 8003614:	b004      	add	sp, #16
 8003616:	bd80      	pop	{r7, pc}

08003618 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003618:	b590      	push	{r4, r7, lr}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003620:	240f      	movs	r4, #15
 8003622:	193b      	adds	r3, r7, r4
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68da      	ldr	r2, [r3, #12]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2180      	movs	r1, #128	@ 0x80
 8003634:	438a      	bics	r2, r1
 8003636:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	2220      	movs	r2, #32
 8003640:	4013      	ands	r3, r2
 8003642:	d10c      	bne.n	800365e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	0018      	movs	r0, r3
 8003648:	f7ff ff7a 	bl	8003540 <HAL_RTC_WaitForSynchro>
 800364c:	1e03      	subs	r3, r0, #0
 800364e:	d006      	beq.n	800365e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2221      	movs	r2, #33	@ 0x21
 8003654:	2104      	movs	r1, #4
 8003656:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8003658:	193b      	adds	r3, r7, r4
 800365a:	2201      	movs	r2, #1
 800365c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800365e:	230f      	movs	r3, #15
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	781b      	ldrb	r3, [r3, #0]
}
 8003664:	0018      	movs	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	b005      	add	sp, #20
 800366a:	bd90      	pop	{r4, r7, pc}

0800366c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	0002      	movs	r2, r0
 8003674:	1dfb      	adds	r3, r7, #7
 8003676:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800367c:	e007      	b.n	800368e <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	3301      	adds	r3, #1
 8003682:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8003684:	1dfb      	adds	r3, r7, #7
 8003686:	1dfa      	adds	r2, r7, #7
 8003688:	7812      	ldrb	r2, [r2, #0]
 800368a:	3a0a      	subs	r2, #10
 800368c:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800368e:	1dfb      	adds	r3, r7, #7
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b09      	cmp	r3, #9
 8003694:	d8f3      	bhi.n	800367e <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	b2db      	uxtb	r3, r3
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	b2da      	uxtb	r2, r3
 800369e:	1dfb      	adds	r3, r7, #7
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	b2db      	uxtb	r3, r3
}
 80036a6:	0018      	movs	r0, r3
 80036a8:	46bd      	mov	sp, r7
 80036aa:	b004      	add	sp, #16
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80036b6:	46c0      	nop			@ (mov r8, r8)
 80036b8:	46bd      	mov	sp, r7
 80036ba:	b002      	add	sp, #8
 80036bc:	bd80      	pop	{r7, pc}
	...

080036c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e083      	b.n	80037da <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d109      	bne.n	80036ee <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	2382      	movs	r3, #130	@ 0x82
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d009      	beq.n	80036fa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	61da      	str	r2, [r3, #28]
 80036ec:	e005      	b.n	80036fa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2251      	movs	r2, #81	@ 0x51
 8003704:	5c9b      	ldrb	r3, [r3, r2]
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	d107      	bne.n	800371c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2250      	movs	r2, #80	@ 0x50
 8003710:	2100      	movs	r1, #0
 8003712:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	0018      	movs	r0, r3
 8003718:	f7fd fa02 	bl	8000b20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2251      	movs	r2, #81	@ 0x51
 8003720:	2102      	movs	r1, #2
 8003722:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2140      	movs	r1, #64	@ 0x40
 8003730:	438a      	bics	r2, r1
 8003732:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	2382      	movs	r3, #130	@ 0x82
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	401a      	ands	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6899      	ldr	r1, [r3, #8]
 8003742:	2384      	movs	r3, #132	@ 0x84
 8003744:	021b      	lsls	r3, r3, #8
 8003746:	400b      	ands	r3, r1
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68d9      	ldr	r1, [r3, #12]
 800374e:	2380      	movs	r3, #128	@ 0x80
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	400b      	ands	r3, r1
 8003754:	431a      	orrs	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	2102      	movs	r1, #2
 800375c:	400b      	ands	r3, r1
 800375e:	431a      	orrs	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	2101      	movs	r1, #1
 8003766:	400b      	ands	r3, r1
 8003768:	431a      	orrs	r2, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6999      	ldr	r1, [r3, #24]
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	400b      	ands	r3, r1
 8003774:	431a      	orrs	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	2138      	movs	r1, #56	@ 0x38
 800377c:	400b      	ands	r3, r1
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	2180      	movs	r1, #128	@ 0x80
 8003786:	400b      	ands	r3, r1
 8003788:	431a      	orrs	r2, r3
 800378a:	0011      	movs	r1, r2
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003790:	2380      	movs	r3, #128	@ 0x80
 8003792:	019b      	lsls	r3, r3, #6
 8003794:	401a      	ands	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	0c1b      	lsrs	r3, r3, #16
 80037a4:	2204      	movs	r2, #4
 80037a6:	4013      	ands	r3, r2
 80037a8:	0019      	movs	r1, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	2210      	movs	r2, #16
 80037b0:	401a      	ands	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	69da      	ldr	r2, [r3, #28]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4907      	ldr	r1, [pc, #28]	@ (80037e4 <HAL_SPI_Init+0x124>)
 80037c6:	400a      	ands	r2, r1
 80037c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2251      	movs	r2, #81	@ 0x51
 80037d4:	2101      	movs	r1, #1
 80037d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	0018      	movs	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	b002      	add	sp, #8
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	fffff7ff 	.word	0xfffff7ff

080037e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e044      	b.n	8003884 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d107      	bne.n	8003812 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2278      	movs	r2, #120	@ 0x78
 8003806:	2100      	movs	r1, #0
 8003808:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	0018      	movs	r0, r3
 800380e:	f7fd f9ed 	bl	8000bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2224      	movs	r2, #36	@ 0x24
 8003816:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2101      	movs	r1, #1
 8003824:	438a      	bics	r2, r1
 8003826:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	0018      	movs	r0, r3
 8003834:	f000 fe86 	bl	8004544 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	0018      	movs	r0, r3
 800383c:	f000 fbe4 	bl	8004008 <UART_SetConfig>
 8003840:	0003      	movs	r3, r0
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e01c      	b.n	8003884 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	490d      	ldr	r1, [pc, #52]	@ (800388c <HAL_UART_Init+0xa4>)
 8003856:	400a      	ands	r2, r1
 8003858:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	212a      	movs	r1, #42	@ 0x2a
 8003866:	438a      	bics	r2, r1
 8003868:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2101      	movs	r1, #1
 8003876:	430a      	orrs	r2, r1
 8003878:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	0018      	movs	r0, r3
 800387e:	f000 ff15 	bl	80046ac <UART_CheckIdleState>
 8003882:	0003      	movs	r3, r0
}
 8003884:	0018      	movs	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	b002      	add	sp, #8
 800388a:	bd80      	pop	{r7, pc}
 800388c:	ffffb7ff 	.word	0xffffb7ff

08003890 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	@ 0x28
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	1dbb      	adds	r3, r7, #6
 800389e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038a4:	2b20      	cmp	r3, #32
 80038a6:	d000      	beq.n	80038aa <HAL_UART_Transmit+0x1a>
 80038a8:	e08c      	b.n	80039c4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_UART_Transmit+0x28>
 80038b0:	1dbb      	adds	r3, r7, #6
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e084      	b.n	80039c6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	2380      	movs	r3, #128	@ 0x80
 80038c2:	015b      	lsls	r3, r3, #5
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d109      	bne.n	80038dc <HAL_UART_Transmit+0x4c>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d105      	bne.n	80038dc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2201      	movs	r2, #1
 80038d4:	4013      	ands	r3, r2
 80038d6:	d001      	beq.n	80038dc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e074      	b.n	80039c6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2284      	movs	r2, #132	@ 0x84
 80038e0:	2100      	movs	r1, #0
 80038e2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2221      	movs	r2, #33	@ 0x21
 80038e8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ea:	f7fd fb2b 	bl	8000f44 <HAL_GetTick>
 80038ee:	0003      	movs	r3, r0
 80038f0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1dba      	adds	r2, r7, #6
 80038f6:	2150      	movs	r1, #80	@ 0x50
 80038f8:	8812      	ldrh	r2, [r2, #0]
 80038fa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	1dba      	adds	r2, r7, #6
 8003900:	2152      	movs	r1, #82	@ 0x52
 8003902:	8812      	ldrh	r2, [r2, #0]
 8003904:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	2380      	movs	r3, #128	@ 0x80
 800390c:	015b      	lsls	r3, r3, #5
 800390e:	429a      	cmp	r2, r3
 8003910:	d108      	bne.n	8003924 <HAL_UART_Transmit+0x94>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d104      	bne.n	8003924 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800391a:	2300      	movs	r3, #0
 800391c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	61bb      	str	r3, [r7, #24]
 8003922:	e003      	b.n	800392c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003928:	2300      	movs	r3, #0
 800392a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800392c:	e02f      	b.n	800398e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	0013      	movs	r3, r2
 8003938:	2200      	movs	r2, #0
 800393a:	2180      	movs	r1, #128	@ 0x80
 800393c:	f000 ff5e 	bl	80047fc <UART_WaitOnFlagUntilTimeout>
 8003940:	1e03      	subs	r3, r0, #0
 8003942:	d004      	beq.n	800394e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2220      	movs	r2, #32
 8003948:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e03b      	b.n	80039c6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10b      	bne.n	800396c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	001a      	movs	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	05d2      	lsls	r2, r2, #23
 8003960:	0dd2      	lsrs	r2, r2, #23
 8003962:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	3302      	adds	r3, #2
 8003968:	61bb      	str	r3, [r7, #24]
 800396a:	e007      	b.n	800397c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	781a      	ldrb	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3301      	adds	r3, #1
 800397a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2252      	movs	r2, #82	@ 0x52
 8003980:	5a9b      	ldrh	r3, [r3, r2]
 8003982:	b29b      	uxth	r3, r3
 8003984:	3b01      	subs	r3, #1
 8003986:	b299      	uxth	r1, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2252      	movs	r2, #82	@ 0x52
 800398c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2252      	movs	r2, #82	@ 0x52
 8003992:	5a9b      	ldrh	r3, [r3, r2]
 8003994:	b29b      	uxth	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d1c9      	bne.n	800392e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	0013      	movs	r3, r2
 80039a4:	2200      	movs	r2, #0
 80039a6:	2140      	movs	r1, #64	@ 0x40
 80039a8:	f000 ff28 	bl	80047fc <UART_WaitOnFlagUntilTimeout>
 80039ac:	1e03      	subs	r3, r0, #0
 80039ae:	d004      	beq.n	80039ba <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e005      	b.n	80039c6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2220      	movs	r2, #32
 80039be:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80039c0:	2300      	movs	r3, #0
 80039c2:	e000      	b.n	80039c6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80039c4:	2302      	movs	r3, #2
  }
}
 80039c6:	0018      	movs	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b008      	add	sp, #32
 80039cc:	bd80      	pop	{r7, pc}
	...

080039d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039d0:	b590      	push	{r4, r7, lr}
 80039d2:	b0ab      	sub	sp, #172	@ 0xac
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	22a4      	movs	r2, #164	@ 0xa4
 80039e0:	18b9      	adds	r1, r7, r2
 80039e2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	20a0      	movs	r0, #160	@ 0xa0
 80039ec:	1839      	adds	r1, r7, r0
 80039ee:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	219c      	movs	r1, #156	@ 0x9c
 80039f8:	1879      	adds	r1, r7, r1
 80039fa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039fc:	0011      	movs	r1, r2
 80039fe:	18bb      	adds	r3, r7, r2
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a99      	ldr	r2, [pc, #612]	@ (8003c68 <HAL_UART_IRQHandler+0x298>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	2298      	movs	r2, #152	@ 0x98
 8003a08:	18bc      	adds	r4, r7, r2
 8003a0a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003a0c:	18bb      	adds	r3, r7, r2
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d114      	bne.n	8003a3e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a14:	187b      	adds	r3, r7, r1
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	d00f      	beq.n	8003a3e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a1e:	183b      	adds	r3, r7, r0
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2220      	movs	r2, #32
 8003a24:	4013      	ands	r3, r2
 8003a26:	d00a      	beq.n	8003a3e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d100      	bne.n	8003a32 <HAL_UART_IRQHandler+0x62>
 8003a30:	e2be      	b.n	8003fb0 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	0010      	movs	r0, r2
 8003a3a:	4798      	blx	r3
      }
      return;
 8003a3c:	e2b8      	b.n	8003fb0 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a3e:	2398      	movs	r3, #152	@ 0x98
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d100      	bne.n	8003a4a <HAL_UART_IRQHandler+0x7a>
 8003a48:	e114      	b.n	8003c74 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a4a:	239c      	movs	r3, #156	@ 0x9c
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2201      	movs	r2, #1
 8003a52:	4013      	ands	r3, r2
 8003a54:	d106      	bne.n	8003a64 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a56:	23a0      	movs	r3, #160	@ 0xa0
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a83      	ldr	r2, [pc, #524]	@ (8003c6c <HAL_UART_IRQHandler+0x29c>)
 8003a5e:	4013      	ands	r3, r2
 8003a60:	d100      	bne.n	8003a64 <HAL_UART_IRQHandler+0x94>
 8003a62:	e107      	b.n	8003c74 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a64:	23a4      	movs	r3, #164	@ 0xa4
 8003a66:	18fb      	adds	r3, r7, r3
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	d012      	beq.n	8003a96 <HAL_UART_IRQHandler+0xc6>
 8003a70:	23a0      	movs	r3, #160	@ 0xa0
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	2380      	movs	r3, #128	@ 0x80
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d00b      	beq.n	8003a96 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2201      	movs	r2, #1
 8003a84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2284      	movs	r2, #132	@ 0x84
 8003a8a:	589b      	ldr	r3, [r3, r2]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2184      	movs	r1, #132	@ 0x84
 8003a94:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a96:	23a4      	movs	r3, #164	@ 0xa4
 8003a98:	18fb      	adds	r3, r7, r3
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	d011      	beq.n	8003ac6 <HAL_UART_IRQHandler+0xf6>
 8003aa2:	239c      	movs	r3, #156	@ 0x9c
 8003aa4:	18fb      	adds	r3, r7, r3
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4013      	ands	r3, r2
 8003aac:	d00b      	beq.n	8003ac6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2284      	movs	r2, #132	@ 0x84
 8003aba:	589b      	ldr	r3, [r3, r2]
 8003abc:	2204      	movs	r2, #4
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2184      	movs	r1, #132	@ 0x84
 8003ac4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ac6:	23a4      	movs	r3, #164	@ 0xa4
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2204      	movs	r2, #4
 8003ace:	4013      	ands	r3, r2
 8003ad0:	d011      	beq.n	8003af6 <HAL_UART_IRQHandler+0x126>
 8003ad2:	239c      	movs	r3, #156	@ 0x9c
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	4013      	ands	r3, r2
 8003adc:	d00b      	beq.n	8003af6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2204      	movs	r2, #4
 8003ae4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2284      	movs	r2, #132	@ 0x84
 8003aea:	589b      	ldr	r3, [r3, r2]
 8003aec:	2202      	movs	r2, #2
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2184      	movs	r1, #132	@ 0x84
 8003af4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003af6:	23a4      	movs	r3, #164	@ 0xa4
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2208      	movs	r2, #8
 8003afe:	4013      	ands	r3, r2
 8003b00:	d017      	beq.n	8003b32 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b02:	23a0      	movs	r3, #160	@ 0xa0
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2220      	movs	r2, #32
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	d105      	bne.n	8003b1a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b0e:	239c      	movs	r3, #156	@ 0x9c
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2201      	movs	r2, #1
 8003b16:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b18:	d00b      	beq.n	8003b32 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2208      	movs	r2, #8
 8003b20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2284      	movs	r2, #132	@ 0x84
 8003b26:	589b      	ldr	r3, [r3, r2]
 8003b28:	2208      	movs	r2, #8
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2184      	movs	r1, #132	@ 0x84
 8003b30:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b32:	23a4      	movs	r3, #164	@ 0xa4
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	2380      	movs	r3, #128	@ 0x80
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d013      	beq.n	8003b68 <HAL_UART_IRQHandler+0x198>
 8003b40:	23a0      	movs	r3, #160	@ 0xa0
 8003b42:	18fb      	adds	r3, r7, r3
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	2380      	movs	r3, #128	@ 0x80
 8003b48:	04db      	lsls	r3, r3, #19
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d00c      	beq.n	8003b68 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2280      	movs	r2, #128	@ 0x80
 8003b54:	0112      	lsls	r2, r2, #4
 8003b56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2284      	movs	r2, #132	@ 0x84
 8003b5c:	589b      	ldr	r3, [r3, r2]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	431a      	orrs	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2184      	movs	r1, #132	@ 0x84
 8003b66:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2284      	movs	r2, #132	@ 0x84
 8003b6c:	589b      	ldr	r3, [r3, r2]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d100      	bne.n	8003b74 <HAL_UART_IRQHandler+0x1a4>
 8003b72:	e21f      	b.n	8003fb4 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b74:	23a4      	movs	r3, #164	@ 0xa4
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2220      	movs	r2, #32
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d00e      	beq.n	8003b9e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b80:	23a0      	movs	r3, #160	@ 0xa0
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2220      	movs	r2, #32
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d008      	beq.n	8003b9e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d004      	beq.n	8003b9e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	0010      	movs	r0, r2
 8003b9c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2284      	movs	r2, #132	@ 0x84
 8003ba2:	589b      	ldr	r3, [r3, r2]
 8003ba4:	2194      	movs	r1, #148	@ 0x94
 8003ba6:	187a      	adds	r2, r7, r1
 8003ba8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	2240      	movs	r2, #64	@ 0x40
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b40      	cmp	r3, #64	@ 0x40
 8003bb6:	d004      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bb8:	187b      	adds	r3, r7, r1
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2228      	movs	r2, #40	@ 0x28
 8003bbe:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bc0:	d047      	beq.n	8003c52 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f000 fe89 	bl	80048dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2240      	movs	r2, #64	@ 0x40
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	2b40      	cmp	r3, #64	@ 0x40
 8003bd6:	d137      	bne.n	8003c48 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bd8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bdc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003bde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be0:	2090      	movs	r0, #144	@ 0x90
 8003be2:	183a      	adds	r2, r7, r0
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	2301      	movs	r3, #1
 8003be8:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003bec:	f383 8810 	msr	PRIMASK, r3
}
 8003bf0:	46c0      	nop			@ (mov r8, r8)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2140      	movs	r1, #64	@ 0x40
 8003bfe:	438a      	bics	r2, r1
 8003c00:	609a      	str	r2, [r3, #8]
 8003c02:	183b      	adds	r3, r7, r0
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c0a:	f383 8810 	msr	PRIMASK, r3
}
 8003c0e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d012      	beq.n	8003c3e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1c:	4a14      	ldr	r2, [pc, #80]	@ (8003c70 <HAL_UART_IRQHandler+0x2a0>)
 8003c1e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c24:	0018      	movs	r0, r3
 8003c26:	f7fd fab5 	bl	8001194 <HAL_DMA_Abort_IT>
 8003c2a:	1e03      	subs	r3, r0, #0
 8003c2c:	d01a      	beq.n	8003c64 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c38:	0018      	movs	r0, r3
 8003c3a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3c:	e012      	b.n	8003c64 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f000 f9cd 	bl	8003fe0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c46:	e00d      	b.n	8003c64 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	f000 f9c8 	bl	8003fe0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c50:	e008      	b.n	8003c64 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	0018      	movs	r0, r3
 8003c56:	f000 f9c3 	bl	8003fe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2284      	movs	r2, #132	@ 0x84
 8003c5e:	2100      	movs	r1, #0
 8003c60:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003c62:	e1a7      	b.n	8003fb4 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c64:	46c0      	nop			@ (mov r8, r8)
    return;
 8003c66:	e1a5      	b.n	8003fb4 <HAL_UART_IRQHandler+0x5e4>
 8003c68:	0000080f 	.word	0x0000080f
 8003c6c:	04000120 	.word	0x04000120
 8003c70:	080049a5 	.word	0x080049a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d000      	beq.n	8003c7e <HAL_UART_IRQHandler+0x2ae>
 8003c7c:	e159      	b.n	8003f32 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c7e:	23a4      	movs	r3, #164	@ 0xa4
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2210      	movs	r2, #16
 8003c86:	4013      	ands	r3, r2
 8003c88:	d100      	bne.n	8003c8c <HAL_UART_IRQHandler+0x2bc>
 8003c8a:	e152      	b.n	8003f32 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c8c:	23a0      	movs	r3, #160	@ 0xa0
 8003c8e:	18fb      	adds	r3, r7, r3
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2210      	movs	r2, #16
 8003c94:	4013      	ands	r3, r2
 8003c96:	d100      	bne.n	8003c9a <HAL_UART_IRQHandler+0x2ca>
 8003c98:	e14b      	b.n	8003f32 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2210      	movs	r2, #16
 8003ca0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2240      	movs	r2, #64	@ 0x40
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b40      	cmp	r3, #64	@ 0x40
 8003cae:	d000      	beq.n	8003cb2 <HAL_UART_IRQHandler+0x2e2>
 8003cb0:	e0bf      	b.n	8003e32 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	217e      	movs	r1, #126	@ 0x7e
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003cc0:	187b      	adds	r3, r7, r1
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d100      	bne.n	8003cca <HAL_UART_IRQHandler+0x2fa>
 8003cc8:	e095      	b.n	8003df6 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2258      	movs	r2, #88	@ 0x58
 8003cce:	5a9b      	ldrh	r3, [r3, r2]
 8003cd0:	187a      	adds	r2, r7, r1
 8003cd2:	8812      	ldrh	r2, [r2, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d300      	bcc.n	8003cda <HAL_UART_IRQHandler+0x30a>
 8003cd8:	e08d      	b.n	8003df6 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	187a      	adds	r2, r7, r1
 8003cde:	215a      	movs	r1, #90	@ 0x5a
 8003ce0:	8812      	ldrh	r2, [r2, #0]
 8003ce2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2220      	movs	r2, #32
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d16f      	bne.n	8003dd2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8003cf6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cfa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d02:	f383 8810 	msr	PRIMASK, r3
}
 8003d06:	46c0      	nop			@ (mov r8, r8)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	49ad      	ldr	r1, [pc, #692]	@ (8003fc8 <HAL_UART_IRQHandler+0x5f8>)
 8003d14:	400a      	ands	r2, r1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d1e:	f383 8810 	msr	PRIMASK, r3
}
 8003d22:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d24:	f3ef 8310 	mrs	r3, PRIMASK
 8003d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8003d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d2c:	677b      	str	r3, [r7, #116]	@ 0x74
 8003d2e:	2301      	movs	r3, #1
 8003d30:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d34:	f383 8810 	msr	PRIMASK, r3
}
 8003d38:	46c0      	nop			@ (mov r8, r8)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2101      	movs	r1, #1
 8003d46:	438a      	bics	r2, r1
 8003d48:	609a      	str	r2, [r3, #8]
 8003d4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d4c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d50:	f383 8810 	msr	PRIMASK, r3
}
 8003d54:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d56:	f3ef 8310 	mrs	r3, PRIMASK
 8003d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003d5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d5e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d60:	2301      	movs	r3, #1
 8003d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d66:	f383 8810 	msr	PRIMASK, r3
}
 8003d6a:	46c0      	nop			@ (mov r8, r8)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2140      	movs	r1, #64	@ 0x40
 8003d78:	438a      	bics	r2, r1
 8003d7a:	609a      	str	r2, [r3, #8]
 8003d7c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d7e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d82:	f383 8810 	msr	PRIMASK, r3
}
 8003d86:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2280      	movs	r2, #128	@ 0x80
 8003d8c:	2120      	movs	r1, #32
 8003d8e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d96:	f3ef 8310 	mrs	r3, PRIMASK
 8003d9a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003da0:	2301      	movs	r3, #1
 8003da2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003da6:	f383 8810 	msr	PRIMASK, r3
}
 8003daa:	46c0      	nop			@ (mov r8, r8)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2110      	movs	r1, #16
 8003db8:	438a      	bics	r2, r1
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dc2:	f383 8810 	msr	PRIMASK, r3
}
 8003dc6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f7fd f9a1 	bl	8001114 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2258      	movs	r2, #88	@ 0x58
 8003ddc:	5a9a      	ldrh	r2, [r3, r2]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	215a      	movs	r1, #90	@ 0x5a
 8003de2:	5a5b      	ldrh	r3, [r3, r1]
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	0011      	movs	r1, r2
 8003dee:	0018      	movs	r0, r3
 8003df0:	f000 f8fe 	bl	8003ff0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003df4:	e0e0      	b.n	8003fb8 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2258      	movs	r2, #88	@ 0x58
 8003dfa:	5a9b      	ldrh	r3, [r3, r2]
 8003dfc:	227e      	movs	r2, #126	@ 0x7e
 8003dfe:	18ba      	adds	r2, r7, r2
 8003e00:	8812      	ldrh	r2, [r2, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d000      	beq.n	8003e08 <HAL_UART_IRQHandler+0x438>
 8003e06:	e0d7      	b.n	8003fb8 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2220      	movs	r2, #32
 8003e12:	4013      	ands	r3, r2
 8003e14:	2b20      	cmp	r3, #32
 8003e16:	d000      	beq.n	8003e1a <HAL_UART_IRQHandler+0x44a>
 8003e18:	e0ce      	b.n	8003fb8 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2258      	movs	r2, #88	@ 0x58
 8003e24:	5a9a      	ldrh	r2, [r3, r2]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	0011      	movs	r1, r2
 8003e2a:	0018      	movs	r0, r3
 8003e2c:	f000 f8e0 	bl	8003ff0 <HAL_UARTEx_RxEventCallback>
      return;
 8003e30:	e0c2      	b.n	8003fb8 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2258      	movs	r2, #88	@ 0x58
 8003e36:	5a99      	ldrh	r1, [r3, r2]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	225a      	movs	r2, #90	@ 0x5a
 8003e3c:	5a9b      	ldrh	r3, [r3, r2]
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	208e      	movs	r0, #142	@ 0x8e
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	1a8a      	subs	r2, r1, r2
 8003e46:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	225a      	movs	r2, #90	@ 0x5a
 8003e4c:	5a9b      	ldrh	r3, [r3, r2]
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d100      	bne.n	8003e56 <HAL_UART_IRQHandler+0x486>
 8003e54:	e0b2      	b.n	8003fbc <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8003e56:	183b      	adds	r3, r7, r0
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d100      	bne.n	8003e60 <HAL_UART_IRQHandler+0x490>
 8003e5e:	e0ad      	b.n	8003fbc <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e60:	f3ef 8310 	mrs	r3, PRIMASK
 8003e64:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e66:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e68:	2488      	movs	r4, #136	@ 0x88
 8003e6a:	193a      	adds	r2, r7, r4
 8003e6c:	6013      	str	r3, [r2, #0]
 8003e6e:	2301      	movs	r3, #1
 8003e70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	f383 8810 	msr	PRIMASK, r3
}
 8003e78:	46c0      	nop			@ (mov r8, r8)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4951      	ldr	r1, [pc, #324]	@ (8003fcc <HAL_UART_IRQHandler+0x5fc>)
 8003e86:	400a      	ands	r2, r1
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	193b      	adds	r3, r7, r4
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f383 8810 	msr	PRIMASK, r3
}
 8003e96:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e98:	f3ef 8310 	mrs	r3, PRIMASK
 8003e9c:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e9e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea0:	2484      	movs	r4, #132	@ 0x84
 8003ea2:	193a      	adds	r2, r7, r4
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	f383 8810 	msr	PRIMASK, r3
}
 8003eb0:	46c0      	nop			@ (mov r8, r8)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2101      	movs	r1, #1
 8003ebe:	438a      	bics	r2, r1
 8003ec0:	609a      	str	r2, [r3, #8]
 8003ec2:	193b      	adds	r3, r7, r4
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	f383 8810 	msr	PRIMASK, r3
}
 8003ece:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2280      	movs	r2, #128	@ 0x80
 8003ed4:	2120      	movs	r1, #32
 8003ed6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ee4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eec:	2480      	movs	r4, #128	@ 0x80
 8003eee:	193a      	adds	r2, r7, r4
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef8:	f383 8810 	msr	PRIMASK, r3
}
 8003efc:	46c0      	nop			@ (mov r8, r8)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2110      	movs	r1, #16
 8003f0a:	438a      	bics	r2, r1
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	193b      	adds	r3, r7, r4
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f16:	f383 8810 	msr	PRIMASK, r3
}
 8003f1a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2202      	movs	r2, #2
 8003f20:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f22:	183b      	adds	r3, r7, r0
 8003f24:	881a      	ldrh	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	0011      	movs	r1, r2
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f000 f860 	bl	8003ff0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f30:	e044      	b.n	8003fbc <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f32:	23a4      	movs	r3, #164	@ 0xa4
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	2380      	movs	r3, #128	@ 0x80
 8003f3a:	035b      	lsls	r3, r3, #13
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d010      	beq.n	8003f62 <HAL_UART_IRQHandler+0x592>
 8003f40:	239c      	movs	r3, #156	@ 0x9c
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	2380      	movs	r3, #128	@ 0x80
 8003f48:	03db      	lsls	r3, r3, #15
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d009      	beq.n	8003f62 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2280      	movs	r2, #128	@ 0x80
 8003f54:	0352      	lsls	r2, r2, #13
 8003f56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f000 fd60 	bl	8004a20 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f60:	e02f      	b.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f62:	23a4      	movs	r3, #164	@ 0xa4
 8003f64:	18fb      	adds	r3, r7, r3
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2280      	movs	r2, #128	@ 0x80
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	d00f      	beq.n	8003f8e <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f6e:	23a0      	movs	r3, #160	@ 0xa0
 8003f70:	18fb      	adds	r3, r7, r3
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2280      	movs	r2, #128	@ 0x80
 8003f76:	4013      	ands	r3, r2
 8003f78:	d009      	beq.n	8003f8e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d01e      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	0010      	movs	r0, r2
 8003f8a:	4798      	blx	r3
    }
    return;
 8003f8c:	e018      	b.n	8003fc0 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f8e:	23a4      	movs	r3, #164	@ 0xa4
 8003f90:	18fb      	adds	r3, r7, r3
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2240      	movs	r2, #64	@ 0x40
 8003f96:	4013      	ands	r3, r2
 8003f98:	d013      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
 8003f9a:	23a0      	movs	r3, #160	@ 0xa0
 8003f9c:	18fb      	adds	r3, r7, r3
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2240      	movs	r2, #64	@ 0x40
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d00d      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f000 fd0e 	bl	80049ca <UART_EndTransmit_IT>
    return;
 8003fae:	e008      	b.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003fb0:	46c0      	nop			@ (mov r8, r8)
 8003fb2:	e006      	b.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003fb4:	46c0      	nop			@ (mov r8, r8)
 8003fb6:	e004      	b.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003fb8:	46c0      	nop			@ (mov r8, r8)
 8003fba:	e002      	b.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003fbc:	46c0      	nop			@ (mov r8, r8)
 8003fbe:	e000      	b.n	8003fc2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003fc0:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b02b      	add	sp, #172	@ 0xac
 8003fc6:	bd90      	pop	{r4, r7, pc}
 8003fc8:	fffffeff 	.word	0xfffffeff
 8003fcc:	fffffedf 	.word	0xfffffedf

08003fd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003fd8:	46c0      	nop			@ (mov r8, r8)
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	b002      	add	sp, #8
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003fe8:	46c0      	nop			@ (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b002      	add	sp, #8
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	000a      	movs	r2, r1
 8003ffa:	1cbb      	adds	r3, r7, #2
 8003ffc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	46bd      	mov	sp, r7
 8004002:	b002      	add	sp, #8
 8004004:	bd80      	pop	{r7, pc}
	...

08004008 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004008:	b5b0      	push	{r4, r5, r7, lr}
 800400a:	b08e      	sub	sp, #56	@ 0x38
 800400c:	af00      	add	r7, sp, #0
 800400e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004010:	231a      	movs	r3, #26
 8004012:	2218      	movs	r2, #24
 8004014:	189b      	adds	r3, r3, r2
 8004016:	19db      	adds	r3, r3, r7
 8004018:	2200      	movs	r2, #0
 800401a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	431a      	orrs	r2, r3
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	431a      	orrs	r2, r3
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	4313      	orrs	r3, r2
 8004032:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4ac3      	ldr	r2, [pc, #780]	@ (8004348 <UART_SetConfig+0x340>)
 800403c:	4013      	ands	r3, r2
 800403e:	0019      	movs	r1, r3
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004046:	430a      	orrs	r2, r1
 8004048:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	4abe      	ldr	r2, [pc, #760]	@ (800434c <UART_SetConfig+0x344>)
 8004052:	4013      	ands	r3, r2
 8004054:	0019      	movs	r1, r3
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	68da      	ldr	r2, [r3, #12]
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	430a      	orrs	r2, r1
 8004060:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4ab8      	ldr	r2, [pc, #736]	@ (8004350 <UART_SetConfig+0x348>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d004      	beq.n	800407c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004078:	4313      	orrs	r3, r2
 800407a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	4ab4      	ldr	r2, [pc, #720]	@ (8004354 <UART_SetConfig+0x34c>)
 8004084:	4013      	ands	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800408e:	430a      	orrs	r2, r1
 8004090:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4ab0      	ldr	r2, [pc, #704]	@ (8004358 <UART_SetConfig+0x350>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d131      	bne.n	8004100 <UART_SetConfig+0xf8>
 800409c:	4baf      	ldr	r3, [pc, #700]	@ (800435c <UART_SetConfig+0x354>)
 800409e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a0:	2203      	movs	r2, #3
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d01d      	beq.n	80040e4 <UART_SetConfig+0xdc>
 80040a8:	d823      	bhi.n	80040f2 <UART_SetConfig+0xea>
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d00c      	beq.n	80040c8 <UART_SetConfig+0xc0>
 80040ae:	d820      	bhi.n	80040f2 <UART_SetConfig+0xea>
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d002      	beq.n	80040ba <UART_SetConfig+0xb2>
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d00e      	beq.n	80040d6 <UART_SetConfig+0xce>
 80040b8:	e01b      	b.n	80040f2 <UART_SetConfig+0xea>
 80040ba:	231b      	movs	r3, #27
 80040bc:	2218      	movs	r2, #24
 80040be:	189b      	adds	r3, r3, r2
 80040c0:	19db      	adds	r3, r3, r7
 80040c2:	2201      	movs	r2, #1
 80040c4:	701a      	strb	r2, [r3, #0]
 80040c6:	e0b4      	b.n	8004232 <UART_SetConfig+0x22a>
 80040c8:	231b      	movs	r3, #27
 80040ca:	2218      	movs	r2, #24
 80040cc:	189b      	adds	r3, r3, r2
 80040ce:	19db      	adds	r3, r3, r7
 80040d0:	2202      	movs	r2, #2
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	e0ad      	b.n	8004232 <UART_SetConfig+0x22a>
 80040d6:	231b      	movs	r3, #27
 80040d8:	2218      	movs	r2, #24
 80040da:	189b      	adds	r3, r3, r2
 80040dc:	19db      	adds	r3, r3, r7
 80040de:	2204      	movs	r2, #4
 80040e0:	701a      	strb	r2, [r3, #0]
 80040e2:	e0a6      	b.n	8004232 <UART_SetConfig+0x22a>
 80040e4:	231b      	movs	r3, #27
 80040e6:	2218      	movs	r2, #24
 80040e8:	189b      	adds	r3, r3, r2
 80040ea:	19db      	adds	r3, r3, r7
 80040ec:	2208      	movs	r2, #8
 80040ee:	701a      	strb	r2, [r3, #0]
 80040f0:	e09f      	b.n	8004232 <UART_SetConfig+0x22a>
 80040f2:	231b      	movs	r3, #27
 80040f4:	2218      	movs	r2, #24
 80040f6:	189b      	adds	r3, r3, r2
 80040f8:	19db      	adds	r3, r3, r7
 80040fa:	2210      	movs	r2, #16
 80040fc:	701a      	strb	r2, [r3, #0]
 80040fe:	e098      	b.n	8004232 <UART_SetConfig+0x22a>
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a96      	ldr	r2, [pc, #600]	@ (8004360 <UART_SetConfig+0x358>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d131      	bne.n	800416e <UART_SetConfig+0x166>
 800410a:	4b94      	ldr	r3, [pc, #592]	@ (800435c <UART_SetConfig+0x354>)
 800410c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800410e:	220c      	movs	r2, #12
 8004110:	4013      	ands	r3, r2
 8004112:	2b0c      	cmp	r3, #12
 8004114:	d01d      	beq.n	8004152 <UART_SetConfig+0x14a>
 8004116:	d823      	bhi.n	8004160 <UART_SetConfig+0x158>
 8004118:	2b08      	cmp	r3, #8
 800411a:	d00c      	beq.n	8004136 <UART_SetConfig+0x12e>
 800411c:	d820      	bhi.n	8004160 <UART_SetConfig+0x158>
 800411e:	2b00      	cmp	r3, #0
 8004120:	d002      	beq.n	8004128 <UART_SetConfig+0x120>
 8004122:	2b04      	cmp	r3, #4
 8004124:	d00e      	beq.n	8004144 <UART_SetConfig+0x13c>
 8004126:	e01b      	b.n	8004160 <UART_SetConfig+0x158>
 8004128:	231b      	movs	r3, #27
 800412a:	2218      	movs	r2, #24
 800412c:	189b      	adds	r3, r3, r2
 800412e:	19db      	adds	r3, r3, r7
 8004130:	2200      	movs	r2, #0
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e07d      	b.n	8004232 <UART_SetConfig+0x22a>
 8004136:	231b      	movs	r3, #27
 8004138:	2218      	movs	r2, #24
 800413a:	189b      	adds	r3, r3, r2
 800413c:	19db      	adds	r3, r3, r7
 800413e:	2202      	movs	r2, #2
 8004140:	701a      	strb	r2, [r3, #0]
 8004142:	e076      	b.n	8004232 <UART_SetConfig+0x22a>
 8004144:	231b      	movs	r3, #27
 8004146:	2218      	movs	r2, #24
 8004148:	189b      	adds	r3, r3, r2
 800414a:	19db      	adds	r3, r3, r7
 800414c:	2204      	movs	r2, #4
 800414e:	701a      	strb	r2, [r3, #0]
 8004150:	e06f      	b.n	8004232 <UART_SetConfig+0x22a>
 8004152:	231b      	movs	r3, #27
 8004154:	2218      	movs	r2, #24
 8004156:	189b      	adds	r3, r3, r2
 8004158:	19db      	adds	r3, r3, r7
 800415a:	2208      	movs	r2, #8
 800415c:	701a      	strb	r2, [r3, #0]
 800415e:	e068      	b.n	8004232 <UART_SetConfig+0x22a>
 8004160:	231b      	movs	r3, #27
 8004162:	2218      	movs	r2, #24
 8004164:	189b      	adds	r3, r3, r2
 8004166:	19db      	adds	r3, r3, r7
 8004168:	2210      	movs	r2, #16
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	e061      	b.n	8004232 <UART_SetConfig+0x22a>
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a7c      	ldr	r2, [pc, #496]	@ (8004364 <UART_SetConfig+0x35c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d106      	bne.n	8004186 <UART_SetConfig+0x17e>
 8004178:	231b      	movs	r3, #27
 800417a:	2218      	movs	r2, #24
 800417c:	189b      	adds	r3, r3, r2
 800417e:	19db      	adds	r3, r3, r7
 8004180:	2200      	movs	r2, #0
 8004182:	701a      	strb	r2, [r3, #0]
 8004184:	e055      	b.n	8004232 <UART_SetConfig+0x22a>
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a77      	ldr	r2, [pc, #476]	@ (8004368 <UART_SetConfig+0x360>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d106      	bne.n	800419e <UART_SetConfig+0x196>
 8004190:	231b      	movs	r3, #27
 8004192:	2218      	movs	r2, #24
 8004194:	189b      	adds	r3, r3, r2
 8004196:	19db      	adds	r3, r3, r7
 8004198:	2200      	movs	r2, #0
 800419a:	701a      	strb	r2, [r3, #0]
 800419c:	e049      	b.n	8004232 <UART_SetConfig+0x22a>
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a6b      	ldr	r2, [pc, #428]	@ (8004350 <UART_SetConfig+0x348>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d13e      	bne.n	8004226 <UART_SetConfig+0x21e>
 80041a8:	4b6c      	ldr	r3, [pc, #432]	@ (800435c <UART_SetConfig+0x354>)
 80041aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041ac:	23c0      	movs	r3, #192	@ 0xc0
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	4013      	ands	r3, r2
 80041b2:	22c0      	movs	r2, #192	@ 0xc0
 80041b4:	0112      	lsls	r2, r2, #4
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d027      	beq.n	800420a <UART_SetConfig+0x202>
 80041ba:	22c0      	movs	r2, #192	@ 0xc0
 80041bc:	0112      	lsls	r2, r2, #4
 80041be:	4293      	cmp	r3, r2
 80041c0:	d82a      	bhi.n	8004218 <UART_SetConfig+0x210>
 80041c2:	2280      	movs	r2, #128	@ 0x80
 80041c4:	0112      	lsls	r2, r2, #4
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d011      	beq.n	80041ee <UART_SetConfig+0x1e6>
 80041ca:	2280      	movs	r2, #128	@ 0x80
 80041cc:	0112      	lsls	r2, r2, #4
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d822      	bhi.n	8004218 <UART_SetConfig+0x210>
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d004      	beq.n	80041e0 <UART_SetConfig+0x1d8>
 80041d6:	2280      	movs	r2, #128	@ 0x80
 80041d8:	00d2      	lsls	r2, r2, #3
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00e      	beq.n	80041fc <UART_SetConfig+0x1f4>
 80041de:	e01b      	b.n	8004218 <UART_SetConfig+0x210>
 80041e0:	231b      	movs	r3, #27
 80041e2:	2218      	movs	r2, #24
 80041e4:	189b      	adds	r3, r3, r2
 80041e6:	19db      	adds	r3, r3, r7
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
 80041ec:	e021      	b.n	8004232 <UART_SetConfig+0x22a>
 80041ee:	231b      	movs	r3, #27
 80041f0:	2218      	movs	r2, #24
 80041f2:	189b      	adds	r3, r3, r2
 80041f4:	19db      	adds	r3, r3, r7
 80041f6:	2202      	movs	r2, #2
 80041f8:	701a      	strb	r2, [r3, #0]
 80041fa:	e01a      	b.n	8004232 <UART_SetConfig+0x22a>
 80041fc:	231b      	movs	r3, #27
 80041fe:	2218      	movs	r2, #24
 8004200:	189b      	adds	r3, r3, r2
 8004202:	19db      	adds	r3, r3, r7
 8004204:	2204      	movs	r2, #4
 8004206:	701a      	strb	r2, [r3, #0]
 8004208:	e013      	b.n	8004232 <UART_SetConfig+0x22a>
 800420a:	231b      	movs	r3, #27
 800420c:	2218      	movs	r2, #24
 800420e:	189b      	adds	r3, r3, r2
 8004210:	19db      	adds	r3, r3, r7
 8004212:	2208      	movs	r2, #8
 8004214:	701a      	strb	r2, [r3, #0]
 8004216:	e00c      	b.n	8004232 <UART_SetConfig+0x22a>
 8004218:	231b      	movs	r3, #27
 800421a:	2218      	movs	r2, #24
 800421c:	189b      	adds	r3, r3, r2
 800421e:	19db      	adds	r3, r3, r7
 8004220:	2210      	movs	r2, #16
 8004222:	701a      	strb	r2, [r3, #0]
 8004224:	e005      	b.n	8004232 <UART_SetConfig+0x22a>
 8004226:	231b      	movs	r3, #27
 8004228:	2218      	movs	r2, #24
 800422a:	189b      	adds	r3, r3, r2
 800422c:	19db      	adds	r3, r3, r7
 800422e:	2210      	movs	r2, #16
 8004230:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a46      	ldr	r2, [pc, #280]	@ (8004350 <UART_SetConfig+0x348>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d000      	beq.n	800423e <UART_SetConfig+0x236>
 800423c:	e09a      	b.n	8004374 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800423e:	231b      	movs	r3, #27
 8004240:	2218      	movs	r2, #24
 8004242:	189b      	adds	r3, r3, r2
 8004244:	19db      	adds	r3, r3, r7
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b08      	cmp	r3, #8
 800424a:	d01d      	beq.n	8004288 <UART_SetConfig+0x280>
 800424c:	dc20      	bgt.n	8004290 <UART_SetConfig+0x288>
 800424e:	2b04      	cmp	r3, #4
 8004250:	d015      	beq.n	800427e <UART_SetConfig+0x276>
 8004252:	dc1d      	bgt.n	8004290 <UART_SetConfig+0x288>
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <UART_SetConfig+0x256>
 8004258:	2b02      	cmp	r3, #2
 800425a:	d005      	beq.n	8004268 <UART_SetConfig+0x260>
 800425c:	e018      	b.n	8004290 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800425e:	f7fe fc55 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004262:	0003      	movs	r3, r0
 8004264:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004266:	e01c      	b.n	80042a2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004268:	4b3c      	ldr	r3, [pc, #240]	@ (800435c <UART_SetConfig+0x354>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2210      	movs	r2, #16
 800426e:	4013      	ands	r3, r2
 8004270:	d002      	beq.n	8004278 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004272:	4b3e      	ldr	r3, [pc, #248]	@ (800436c <UART_SetConfig+0x364>)
 8004274:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004276:	e014      	b.n	80042a2 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004278:	4b3d      	ldr	r3, [pc, #244]	@ (8004370 <UART_SetConfig+0x368>)
 800427a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800427c:	e011      	b.n	80042a2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800427e:	f7fe fbb5 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 8004282:	0003      	movs	r3, r0
 8004284:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004286:	e00c      	b.n	80042a2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004288:	2380      	movs	r3, #128	@ 0x80
 800428a:	021b      	lsls	r3, r3, #8
 800428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800428e:	e008      	b.n	80042a2 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004294:	231a      	movs	r3, #26
 8004296:	2218      	movs	r2, #24
 8004298:	189b      	adds	r3, r3, r2
 800429a:	19db      	adds	r3, r3, r7
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]
        break;
 80042a0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d100      	bne.n	80042aa <UART_SetConfig+0x2a2>
 80042a8:	e133      	b.n	8004512 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	0013      	movs	r3, r2
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	189b      	adds	r3, r3, r2
 80042b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d305      	bcc.n	80042c6 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d906      	bls.n	80042d4 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80042c6:	231a      	movs	r3, #26
 80042c8:	2218      	movs	r2, #24
 80042ca:	189b      	adds	r3, r3, r2
 80042cc:	19db      	adds	r3, r3, r7
 80042ce:	2201      	movs	r2, #1
 80042d0:	701a      	strb	r2, [r3, #0]
 80042d2:	e11e      	b.n	8004512 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80042d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d6:	613b      	str	r3, [r7, #16]
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
 80042dc:	6939      	ldr	r1, [r7, #16]
 80042de:	697a      	ldr	r2, [r7, #20]
 80042e0:	000b      	movs	r3, r1
 80042e2:	0e1b      	lsrs	r3, r3, #24
 80042e4:	0010      	movs	r0, r2
 80042e6:	0205      	lsls	r5, r0, #8
 80042e8:	431d      	orrs	r5, r3
 80042ea:	000b      	movs	r3, r1
 80042ec:	021c      	lsls	r4, r3, #8
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	085b      	lsrs	r3, r3, #1
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	2300      	movs	r3, #0
 80042f8:	60fb      	str	r3, [r7, #12]
 80042fa:	68b8      	ldr	r0, [r7, #8]
 80042fc:	68f9      	ldr	r1, [r7, #12]
 80042fe:	1900      	adds	r0, r0, r4
 8004300:	4169      	adcs	r1, r5
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	2300      	movs	r3, #0
 800430a:	607b      	str	r3, [r7, #4]
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f7fb ff90 	bl	8000234 <__aeabi_uldivmod>
 8004314:	0002      	movs	r2, r0
 8004316:	000b      	movs	r3, r1
 8004318:	0013      	movs	r3, r2
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800431c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800431e:	23c0      	movs	r3, #192	@ 0xc0
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	429a      	cmp	r2, r3
 8004324:	d309      	bcc.n	800433a <UART_SetConfig+0x332>
 8004326:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004328:	2380      	movs	r3, #128	@ 0x80
 800432a:	035b      	lsls	r3, r3, #13
 800432c:	429a      	cmp	r2, r3
 800432e:	d204      	bcs.n	800433a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004336:	60da      	str	r2, [r3, #12]
 8004338:	e0eb      	b.n	8004512 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800433a:	231a      	movs	r3, #26
 800433c:	2218      	movs	r2, #24
 800433e:	189b      	adds	r3, r3, r2
 8004340:	19db      	adds	r3, r3, r7
 8004342:	2201      	movs	r2, #1
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	e0e4      	b.n	8004512 <UART_SetConfig+0x50a>
 8004348:	efff69f3 	.word	0xefff69f3
 800434c:	ffffcfff 	.word	0xffffcfff
 8004350:	40004800 	.word	0x40004800
 8004354:	fffff4ff 	.word	0xfffff4ff
 8004358:	40013800 	.word	0x40013800
 800435c:	40021000 	.word	0x40021000
 8004360:	40004400 	.word	0x40004400
 8004364:	40004c00 	.word	0x40004c00
 8004368:	40005000 	.word	0x40005000
 800436c:	003d0900 	.word	0x003d0900
 8004370:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	69da      	ldr	r2, [r3, #28]
 8004378:	2380      	movs	r3, #128	@ 0x80
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	429a      	cmp	r2, r3
 800437e:	d000      	beq.n	8004382 <UART_SetConfig+0x37a>
 8004380:	e070      	b.n	8004464 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8004382:	231b      	movs	r3, #27
 8004384:	2218      	movs	r2, #24
 8004386:	189b      	adds	r3, r3, r2
 8004388:	19db      	adds	r3, r3, r7
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b08      	cmp	r3, #8
 800438e:	d822      	bhi.n	80043d6 <UART_SetConfig+0x3ce>
 8004390:	009a      	lsls	r2, r3, #2
 8004392:	4b67      	ldr	r3, [pc, #412]	@ (8004530 <UART_SetConfig+0x528>)
 8004394:	18d3      	adds	r3, r2, r3
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800439a:	f7fe fbb7 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 800439e:	0003      	movs	r3, r0
 80043a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043a2:	e021      	b.n	80043e8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043a4:	f7fe fbc8 	bl	8002b38 <HAL_RCC_GetPCLK2Freq>
 80043a8:	0003      	movs	r3, r0
 80043aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043ac:	e01c      	b.n	80043e8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043ae:	4b61      	ldr	r3, [pc, #388]	@ (8004534 <UART_SetConfig+0x52c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2210      	movs	r2, #16
 80043b4:	4013      	ands	r3, r2
 80043b6:	d002      	beq.n	80043be <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80043b8:	4b5f      	ldr	r3, [pc, #380]	@ (8004538 <UART_SetConfig+0x530>)
 80043ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80043bc:	e014      	b.n	80043e8 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80043be:	4b5f      	ldr	r3, [pc, #380]	@ (800453c <UART_SetConfig+0x534>)
 80043c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043c2:	e011      	b.n	80043e8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043c4:	f7fe fb12 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 80043c8:	0003      	movs	r3, r0
 80043ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043cc:	e00c      	b.n	80043e8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ce:	2380      	movs	r3, #128	@ 0x80
 80043d0:	021b      	lsls	r3, r3, #8
 80043d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043d4:	e008      	b.n	80043e8 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80043da:	231a      	movs	r3, #26
 80043dc:	2218      	movs	r2, #24
 80043de:	189b      	adds	r3, r3, r2
 80043e0:	19db      	adds	r3, r3, r7
 80043e2:	2201      	movs	r2, #1
 80043e4:	701a      	strb	r2, [r3, #0]
        break;
 80043e6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d100      	bne.n	80043f0 <UART_SetConfig+0x3e8>
 80043ee:	e090      	b.n	8004512 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f2:	005a      	lsls	r2, r3, #1
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	085b      	lsrs	r3, r3, #1
 80043fa:	18d2      	adds	r2, r2, r3
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	0019      	movs	r1, r3
 8004402:	0010      	movs	r0, r2
 8004404:	f7fb fe8a 	bl	800011c <__udivsi3>
 8004408:	0003      	movs	r3, r0
 800440a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800440c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440e:	2b0f      	cmp	r3, #15
 8004410:	d921      	bls.n	8004456 <UART_SetConfig+0x44e>
 8004412:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004414:	2380      	movs	r3, #128	@ 0x80
 8004416:	025b      	lsls	r3, r3, #9
 8004418:	429a      	cmp	r2, r3
 800441a:	d21c      	bcs.n	8004456 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800441c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800441e:	b29a      	uxth	r2, r3
 8004420:	200e      	movs	r0, #14
 8004422:	2418      	movs	r4, #24
 8004424:	1903      	adds	r3, r0, r4
 8004426:	19db      	adds	r3, r3, r7
 8004428:	210f      	movs	r1, #15
 800442a:	438a      	bics	r2, r1
 800442c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800442e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004430:	085b      	lsrs	r3, r3, #1
 8004432:	b29b      	uxth	r3, r3
 8004434:	2207      	movs	r2, #7
 8004436:	4013      	ands	r3, r2
 8004438:	b299      	uxth	r1, r3
 800443a:	1903      	adds	r3, r0, r4
 800443c:	19db      	adds	r3, r3, r7
 800443e:	1902      	adds	r2, r0, r4
 8004440:	19d2      	adds	r2, r2, r7
 8004442:	8812      	ldrh	r2, [r2, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	1902      	adds	r2, r0, r4
 800444e:	19d2      	adds	r2, r2, r7
 8004450:	8812      	ldrh	r2, [r2, #0]
 8004452:	60da      	str	r2, [r3, #12]
 8004454:	e05d      	b.n	8004512 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004456:	231a      	movs	r3, #26
 8004458:	2218      	movs	r2, #24
 800445a:	189b      	adds	r3, r3, r2
 800445c:	19db      	adds	r3, r3, r7
 800445e:	2201      	movs	r2, #1
 8004460:	701a      	strb	r2, [r3, #0]
 8004462:	e056      	b.n	8004512 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004464:	231b      	movs	r3, #27
 8004466:	2218      	movs	r2, #24
 8004468:	189b      	adds	r3, r3, r2
 800446a:	19db      	adds	r3, r3, r7
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	2b08      	cmp	r3, #8
 8004470:	d822      	bhi.n	80044b8 <UART_SetConfig+0x4b0>
 8004472:	009a      	lsls	r2, r3, #2
 8004474:	4b32      	ldr	r3, [pc, #200]	@ (8004540 <UART_SetConfig+0x538>)
 8004476:	18d3      	adds	r3, r2, r3
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800447c:	f7fe fb46 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004480:	0003      	movs	r3, r0
 8004482:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004484:	e021      	b.n	80044ca <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004486:	f7fe fb57 	bl	8002b38 <HAL_RCC_GetPCLK2Freq>
 800448a:	0003      	movs	r3, r0
 800448c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800448e:	e01c      	b.n	80044ca <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004490:	4b28      	ldr	r3, [pc, #160]	@ (8004534 <UART_SetConfig+0x52c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2210      	movs	r2, #16
 8004496:	4013      	ands	r3, r2
 8004498:	d002      	beq.n	80044a0 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800449a:	4b27      	ldr	r3, [pc, #156]	@ (8004538 <UART_SetConfig+0x530>)
 800449c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800449e:	e014      	b.n	80044ca <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80044a0:	4b26      	ldr	r3, [pc, #152]	@ (800453c <UART_SetConfig+0x534>)
 80044a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80044a4:	e011      	b.n	80044ca <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044a6:	f7fe faa1 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 80044aa:	0003      	movs	r3, r0
 80044ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80044ae:	e00c      	b.n	80044ca <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044b0:	2380      	movs	r3, #128	@ 0x80
 80044b2:	021b      	lsls	r3, r3, #8
 80044b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80044b6:	e008      	b.n	80044ca <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80044bc:	231a      	movs	r3, #26
 80044be:	2218      	movs	r2, #24
 80044c0:	189b      	adds	r3, r3, r2
 80044c2:	19db      	adds	r3, r3, r7
 80044c4:	2201      	movs	r2, #1
 80044c6:	701a      	strb	r2, [r3, #0]
        break;
 80044c8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80044ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d020      	beq.n	8004512 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	085a      	lsrs	r2, r3, #1
 80044d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d8:	18d2      	adds	r2, r2, r3
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	0019      	movs	r1, r3
 80044e0:	0010      	movs	r0, r2
 80044e2:	f7fb fe1b 	bl	800011c <__udivsi3>
 80044e6:	0003      	movs	r3, r0
 80044e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ec:	2b0f      	cmp	r3, #15
 80044ee:	d90a      	bls.n	8004506 <UART_SetConfig+0x4fe>
 80044f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044f2:	2380      	movs	r3, #128	@ 0x80
 80044f4:	025b      	lsls	r3, r3, #9
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d205      	bcs.n	8004506 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
 8004504:	e005      	b.n	8004512 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004506:	231a      	movs	r3, #26
 8004508:	2218      	movs	r2, #24
 800450a:	189b      	adds	r3, r3, r2
 800450c:	19db      	adds	r3, r3, r7
 800450e:	2201      	movs	r2, #1
 8004510:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	2200      	movs	r2, #0
 8004516:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	2200      	movs	r2, #0
 800451c:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800451e:	231a      	movs	r3, #26
 8004520:	2218      	movs	r2, #24
 8004522:	189b      	adds	r3, r3, r2
 8004524:	19db      	adds	r3, r3, r7
 8004526:	781b      	ldrb	r3, [r3, #0]
}
 8004528:	0018      	movs	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	b00e      	add	sp, #56	@ 0x38
 800452e:	bdb0      	pop	{r4, r5, r7, pc}
 8004530:	080059c8 	.word	0x080059c8
 8004534:	40021000 	.word	0x40021000
 8004538:	003d0900 	.word	0x003d0900
 800453c:	00f42400 	.word	0x00f42400
 8004540:	080059ec 	.word	0x080059ec

08004544 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	2208      	movs	r2, #8
 8004552:	4013      	ands	r3, r2
 8004554:	d00b      	beq.n	800456e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	4a4a      	ldr	r2, [pc, #296]	@ (8004688 <UART_AdvFeatureConfig+0x144>)
 800455e:	4013      	ands	r3, r2
 8004560:	0019      	movs	r1, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	2201      	movs	r2, #1
 8004574:	4013      	ands	r3, r2
 8004576:	d00b      	beq.n	8004590 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	4a43      	ldr	r2, [pc, #268]	@ (800468c <UART_AdvFeatureConfig+0x148>)
 8004580:	4013      	ands	r3, r2
 8004582:	0019      	movs	r1, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	2202      	movs	r2, #2
 8004596:	4013      	ands	r3, r2
 8004598:	d00b      	beq.n	80045b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4a3b      	ldr	r2, [pc, #236]	@ (8004690 <UART_AdvFeatureConfig+0x14c>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	0019      	movs	r1, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	2204      	movs	r2, #4
 80045b8:	4013      	ands	r3, r2
 80045ba:	d00b      	beq.n	80045d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	4a34      	ldr	r2, [pc, #208]	@ (8004694 <UART_AdvFeatureConfig+0x150>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	0019      	movs	r1, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	430a      	orrs	r2, r1
 80045d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	2210      	movs	r2, #16
 80045da:	4013      	ands	r3, r2
 80045dc:	d00b      	beq.n	80045f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	4a2c      	ldr	r2, [pc, #176]	@ (8004698 <UART_AdvFeatureConfig+0x154>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	0019      	movs	r1, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fa:	2220      	movs	r2, #32
 80045fc:	4013      	ands	r3, r2
 80045fe:	d00b      	beq.n	8004618 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	4a25      	ldr	r2, [pc, #148]	@ (800469c <UART_AdvFeatureConfig+0x158>)
 8004608:	4013      	ands	r3, r2
 800460a:	0019      	movs	r1, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461c:	2240      	movs	r2, #64	@ 0x40
 800461e:	4013      	ands	r3, r2
 8004620:	d01d      	beq.n	800465e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	4a1d      	ldr	r2, [pc, #116]	@ (80046a0 <UART_AdvFeatureConfig+0x15c>)
 800462a:	4013      	ands	r3, r2
 800462c:	0019      	movs	r1, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800463e:	2380      	movs	r3, #128	@ 0x80
 8004640:	035b      	lsls	r3, r3, #13
 8004642:	429a      	cmp	r2, r3
 8004644:	d10b      	bne.n	800465e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4a15      	ldr	r2, [pc, #84]	@ (80046a4 <UART_AdvFeatureConfig+0x160>)
 800464e:	4013      	ands	r3, r2
 8004650:	0019      	movs	r1, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	2280      	movs	r2, #128	@ 0x80
 8004664:	4013      	ands	r3, r2
 8004666:	d00b      	beq.n	8004680 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	4a0e      	ldr	r2, [pc, #56]	@ (80046a8 <UART_AdvFeatureConfig+0x164>)
 8004670:	4013      	ands	r3, r2
 8004672:	0019      	movs	r1, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	605a      	str	r2, [r3, #4]
  }
}
 8004680:	46c0      	nop			@ (mov r8, r8)
 8004682:	46bd      	mov	sp, r7
 8004684:	b002      	add	sp, #8
 8004686:	bd80      	pop	{r7, pc}
 8004688:	ffff7fff 	.word	0xffff7fff
 800468c:	fffdffff 	.word	0xfffdffff
 8004690:	fffeffff 	.word	0xfffeffff
 8004694:	fffbffff 	.word	0xfffbffff
 8004698:	ffffefff 	.word	0xffffefff
 800469c:	ffffdfff 	.word	0xffffdfff
 80046a0:	ffefffff 	.word	0xffefffff
 80046a4:	ff9fffff 	.word	0xff9fffff
 80046a8:	fff7ffff 	.word	0xfff7ffff

080046ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b092      	sub	sp, #72	@ 0x48
 80046b0:	af02      	add	r7, sp, #8
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2284      	movs	r2, #132	@ 0x84
 80046b8:	2100      	movs	r1, #0
 80046ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80046bc:	f7fc fc42 	bl	8000f44 <HAL_GetTick>
 80046c0:	0003      	movs	r3, r0
 80046c2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2208      	movs	r2, #8
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b08      	cmp	r3, #8
 80046d0:	d12c      	bne.n	800472c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d4:	2280      	movs	r2, #128	@ 0x80
 80046d6:	0391      	lsls	r1, r2, #14
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	4a46      	ldr	r2, [pc, #280]	@ (80047f4 <UART_CheckIdleState+0x148>)
 80046dc:	9200      	str	r2, [sp, #0]
 80046de:	2200      	movs	r2, #0
 80046e0:	f000 f88c 	bl	80047fc <UART_WaitOnFlagUntilTimeout>
 80046e4:	1e03      	subs	r3, r0, #0
 80046e6:	d021      	beq.n	800472c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e8:	f3ef 8310 	mrs	r3, PRIMASK
 80046ec:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80046ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80046f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046f2:	2301      	movs	r3, #1
 80046f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f8:	f383 8810 	msr	PRIMASK, r3
}
 80046fc:	46c0      	nop			@ (mov r8, r8)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2180      	movs	r1, #128	@ 0x80
 800470a:	438a      	bics	r2, r1
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004714:	f383 8810 	msr	PRIMASK, r3
}
 8004718:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2220      	movs	r2, #32
 800471e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2278      	movs	r2, #120	@ 0x78
 8004724:	2100      	movs	r1, #0
 8004726:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e05f      	b.n	80047ec <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2204      	movs	r2, #4
 8004734:	4013      	ands	r3, r2
 8004736:	2b04      	cmp	r3, #4
 8004738:	d146      	bne.n	80047c8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800473a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800473c:	2280      	movs	r2, #128	@ 0x80
 800473e:	03d1      	lsls	r1, r2, #15
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	4a2c      	ldr	r2, [pc, #176]	@ (80047f4 <UART_CheckIdleState+0x148>)
 8004744:	9200      	str	r2, [sp, #0]
 8004746:	2200      	movs	r2, #0
 8004748:	f000 f858 	bl	80047fc <UART_WaitOnFlagUntilTimeout>
 800474c:	1e03      	subs	r3, r0, #0
 800474e:	d03b      	beq.n	80047c8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004750:	f3ef 8310 	mrs	r3, PRIMASK
 8004754:	60fb      	str	r3, [r7, #12]
  return(result);
 8004756:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004758:	637b      	str	r3, [r7, #52]	@ 0x34
 800475a:	2301      	movs	r3, #1
 800475c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f383 8810 	msr	PRIMASK, r3
}
 8004764:	46c0      	nop			@ (mov r8, r8)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4921      	ldr	r1, [pc, #132]	@ (80047f8 <UART_CheckIdleState+0x14c>)
 8004772:	400a      	ands	r2, r1
 8004774:	601a      	str	r2, [r3, #0]
 8004776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004778:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f383 8810 	msr	PRIMASK, r3
}
 8004780:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004782:	f3ef 8310 	mrs	r3, PRIMASK
 8004786:	61bb      	str	r3, [r7, #24]
  return(result);
 8004788:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800478a:	633b      	str	r3, [r7, #48]	@ 0x30
 800478c:	2301      	movs	r3, #1
 800478e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f383 8810 	msr	PRIMASK, r3
}
 8004796:	46c0      	nop			@ (mov r8, r8)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2101      	movs	r1, #1
 80047a4:	438a      	bics	r2, r1
 80047a6:	609a      	str	r2, [r3, #8]
 80047a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047aa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ac:	6a3b      	ldr	r3, [r7, #32]
 80047ae:	f383 8810 	msr	PRIMASK, r3
}
 80047b2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2280      	movs	r2, #128	@ 0x80
 80047b8:	2120      	movs	r1, #32
 80047ba:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2278      	movs	r2, #120	@ 0x78
 80047c0:	2100      	movs	r1, #0
 80047c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e011      	b.n	80047ec <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2220      	movs	r2, #32
 80047cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2280      	movs	r2, #128	@ 0x80
 80047d2:	2120      	movs	r1, #32
 80047d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2278      	movs	r2, #120	@ 0x78
 80047e6:	2100      	movs	r1, #0
 80047e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	0018      	movs	r0, r3
 80047ee:	46bd      	mov	sp, r7
 80047f0:	b010      	add	sp, #64	@ 0x40
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	01ffffff 	.word	0x01ffffff
 80047f8:	fffffedf 	.word	0xfffffedf

080047fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	603b      	str	r3, [r7, #0]
 8004808:	1dfb      	adds	r3, r7, #7
 800480a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800480c:	e051      	b.n	80048b2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	3301      	adds	r3, #1
 8004812:	d04e      	beq.n	80048b2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004814:	f7fc fb96 	bl	8000f44 <HAL_GetTick>
 8004818:	0002      	movs	r2, r0
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	429a      	cmp	r2, r3
 8004822:	d302      	bcc.n	800482a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d101      	bne.n	800482e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e051      	b.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2204      	movs	r2, #4
 8004836:	4013      	ands	r3, r2
 8004838:	d03b      	beq.n	80048b2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b80      	cmp	r3, #128	@ 0x80
 800483e:	d038      	beq.n	80048b2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b40      	cmp	r3, #64	@ 0x40
 8004844:	d035      	beq.n	80048b2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	2208      	movs	r2, #8
 800484e:	4013      	ands	r3, r2
 8004850:	2b08      	cmp	r3, #8
 8004852:	d111      	bne.n	8004878 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2208      	movs	r2, #8
 800485a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	0018      	movs	r0, r3
 8004860:	f000 f83c 	bl	80048dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2284      	movs	r2, #132	@ 0x84
 8004868:	2108      	movs	r1, #8
 800486a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2278      	movs	r2, #120	@ 0x78
 8004870:	2100      	movs	r1, #0
 8004872:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e02c      	b.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	69da      	ldr	r2, [r3, #28]
 800487e:	2380      	movs	r3, #128	@ 0x80
 8004880:	011b      	lsls	r3, r3, #4
 8004882:	401a      	ands	r2, r3
 8004884:	2380      	movs	r3, #128	@ 0x80
 8004886:	011b      	lsls	r3, r3, #4
 8004888:	429a      	cmp	r2, r3
 800488a:	d112      	bne.n	80048b2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2280      	movs	r2, #128	@ 0x80
 8004892:	0112      	lsls	r2, r2, #4
 8004894:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	0018      	movs	r0, r3
 800489a:	f000 f81f 	bl	80048dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2284      	movs	r2, #132	@ 0x84
 80048a2:	2120      	movs	r1, #32
 80048a4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2278      	movs	r2, #120	@ 0x78
 80048aa:	2100      	movs	r1, #0
 80048ac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e00f      	b.n	80048d2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	4013      	ands	r3, r2
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	425a      	negs	r2, r3
 80048c2:	4153      	adcs	r3, r2
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	001a      	movs	r2, r3
 80048c8:	1dfb      	adds	r3, r7, #7
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d09e      	beq.n	800480e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	0018      	movs	r0, r3
 80048d4:	46bd      	mov	sp, r7
 80048d6:	b004      	add	sp, #16
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08e      	sub	sp, #56	@ 0x38
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048e4:	f3ef 8310 	mrs	r3, PRIMASK
 80048e8:	617b      	str	r3, [r7, #20]
  return(result);
 80048ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ee:	2301      	movs	r3, #1
 80048f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	f383 8810 	msr	PRIMASK, r3
}
 80048f8:	46c0      	nop			@ (mov r8, r8)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4926      	ldr	r1, [pc, #152]	@ (80049a0 <UART_EndRxTransfer+0xc4>)
 8004906:	400a      	ands	r2, r1
 8004908:	601a      	str	r2, [r3, #0]
 800490a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800490c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	f383 8810 	msr	PRIMASK, r3
}
 8004914:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004916:	f3ef 8310 	mrs	r3, PRIMASK
 800491a:	623b      	str	r3, [r7, #32]
  return(result);
 800491c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800491e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004920:	2301      	movs	r3, #1
 8004922:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004926:	f383 8810 	msr	PRIMASK, r3
}
 800492a:	46c0      	nop			@ (mov r8, r8)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689a      	ldr	r2, [r3, #8]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2101      	movs	r1, #1
 8004938:	438a      	bics	r2, r1
 800493a:	609a      	str	r2, [r3, #8]
 800493c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004942:	f383 8810 	msr	PRIMASK, r3
}
 8004946:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800494c:	2b01      	cmp	r3, #1
 800494e:	d118      	bne.n	8004982 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004950:	f3ef 8310 	mrs	r3, PRIMASK
 8004954:	60bb      	str	r3, [r7, #8]
  return(result);
 8004956:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004958:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800495a:	2301      	movs	r3, #1
 800495c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f383 8810 	msr	PRIMASK, r3
}
 8004964:	46c0      	nop			@ (mov r8, r8)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2110      	movs	r1, #16
 8004972:	438a      	bics	r2, r1
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004978:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f383 8810 	msr	PRIMASK, r3
}
 8004980:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2280      	movs	r2, #128	@ 0x80
 8004986:	2120      	movs	r1, #32
 8004988:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004996:	46c0      	nop			@ (mov r8, r8)
 8004998:	46bd      	mov	sp, r7
 800499a:	b00e      	add	sp, #56	@ 0x38
 800499c:	bd80      	pop	{r7, pc}
 800499e:	46c0      	nop			@ (mov r8, r8)
 80049a0:	fffffedf 	.word	0xfffffedf

080049a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	225a      	movs	r2, #90	@ 0x5a
 80049b6:	2100      	movs	r1, #0
 80049b8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	0018      	movs	r0, r3
 80049be:	f7ff fb0f 	bl	8003fe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	46bd      	mov	sp, r7
 80049c6:	b004      	add	sp, #16
 80049c8:	bd80      	pop	{r7, pc}

080049ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b086      	sub	sp, #24
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049d2:	f3ef 8310 	mrs	r3, PRIMASK
 80049d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80049d8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	2301      	movs	r3, #1
 80049de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f383 8810 	msr	PRIMASK, r3
}
 80049e6:	46c0      	nop			@ (mov r8, r8)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2140      	movs	r1, #64	@ 0x40
 80049f4:	438a      	bics	r2, r1
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f383 8810 	msr	PRIMASK, r3
}
 8004a02:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	0018      	movs	r0, r3
 8004a14:	f7ff fadc 	bl	8003fd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a18:	46c0      	nop			@ (mov r8, r8)
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	b006      	add	sp, #24
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004a28:	46c0      	nop			@ (mov r8, r8)
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	b002      	add	sp, #8
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <MPU6050_WakeUp>:
 */
#include "main.h"
#include "mpu6050.h"


uint8_t MPU6050_WakeUp(I2C_HandleTypeDef *i2c){
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b088      	sub	sp, #32
 8004a34:	af04      	add	r7, sp, #16
 8004a36:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x0;
 8004a38:	210f      	movs	r1, #15
 8004a3a:	187b      	adds	r3, r7, r1
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Write(i2c,MPU6050_ADDR,REG_PWR_MGMT_1,1,&data,1,HAL_MAX_DELAY)==HAL_OK)
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	2301      	movs	r3, #1
 8004a44:	425b      	negs	r3, r3
 8004a46:	9302      	str	r3, [sp, #8]
 8004a48:	2301      	movs	r3, #1
 8004a4a:	9301      	str	r3, [sp, #4]
 8004a4c:	187b      	adds	r3, r7, r1
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	2301      	movs	r3, #1
 8004a52:	226b      	movs	r2, #107	@ 0x6b
 8004a54:	2168      	movs	r1, #104	@ 0x68
 8004a56:	f7fc fe4d 	bl	80016f4 <HAL_I2C_Mem_Write>
 8004a5a:	1e03      	subs	r3, r0, #0
 8004a5c:	d101      	bne.n	8004a62 <MPU6050_WakeUp+0x32>
		return 1;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e000      	b.n	8004a64 <MPU6050_WakeUp+0x34>
	else
		return 0;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	0018      	movs	r0, r3
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b004      	add	sp, #16
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <std>:
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	b510      	push	{r4, lr}
 8004a70:	0004      	movs	r4, r0
 8004a72:	6003      	str	r3, [r0, #0]
 8004a74:	6043      	str	r3, [r0, #4]
 8004a76:	6083      	str	r3, [r0, #8]
 8004a78:	8181      	strh	r1, [r0, #12]
 8004a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a7c:	81c2      	strh	r2, [r0, #14]
 8004a7e:	6103      	str	r3, [r0, #16]
 8004a80:	6143      	str	r3, [r0, #20]
 8004a82:	6183      	str	r3, [r0, #24]
 8004a84:	0019      	movs	r1, r3
 8004a86:	2208      	movs	r2, #8
 8004a88:	305c      	adds	r0, #92	@ 0x5c
 8004a8a:	f000 f90f 	bl	8004cac <memset>
 8004a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8004abc <std+0x50>)
 8004a90:	6224      	str	r4, [r4, #32]
 8004a92:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac0 <std+0x54>)
 8004a96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac4 <std+0x58>)
 8004a9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac8 <std+0x5c>)
 8004a9e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8004acc <std+0x60>)
 8004aa2:	429c      	cmp	r4, r3
 8004aa4:	d005      	beq.n	8004ab2 <std+0x46>
 8004aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad0 <std+0x64>)
 8004aa8:	429c      	cmp	r4, r3
 8004aaa:	d002      	beq.n	8004ab2 <std+0x46>
 8004aac:	4b09      	ldr	r3, [pc, #36]	@ (8004ad4 <std+0x68>)
 8004aae:	429c      	cmp	r4, r3
 8004ab0:	d103      	bne.n	8004aba <std+0x4e>
 8004ab2:	0020      	movs	r0, r4
 8004ab4:	3058      	adds	r0, #88	@ 0x58
 8004ab6:	f000 f979 	bl	8004dac <__retarget_lock_init_recursive>
 8004aba:	bd10      	pop	{r4, pc}
 8004abc:	08004c15 	.word	0x08004c15
 8004ac0:	08004c3d 	.word	0x08004c3d
 8004ac4:	08004c75 	.word	0x08004c75
 8004ac8:	08004ca1 	.word	0x08004ca1
 8004acc:	200001e4 	.word	0x200001e4
 8004ad0:	2000024c 	.word	0x2000024c
 8004ad4:	200002b4 	.word	0x200002b4

08004ad8 <stdio_exit_handler>:
 8004ad8:	b510      	push	{r4, lr}
 8004ada:	4a03      	ldr	r2, [pc, #12]	@ (8004ae8 <stdio_exit_handler+0x10>)
 8004adc:	4903      	ldr	r1, [pc, #12]	@ (8004aec <stdio_exit_handler+0x14>)
 8004ade:	4804      	ldr	r0, [pc, #16]	@ (8004af0 <stdio_exit_handler+0x18>)
 8004ae0:	f000 f86c 	bl	8004bbc <_fwalk_sglue>
 8004ae4:	bd10      	pop	{r4, pc}
 8004ae6:	46c0      	nop			@ (mov r8, r8)
 8004ae8:	2000000c 	.word	0x2000000c
 8004aec:	08005639 	.word	0x08005639
 8004af0:	2000001c 	.word	0x2000001c

08004af4 <cleanup_stdio>:
 8004af4:	6841      	ldr	r1, [r0, #4]
 8004af6:	4b0b      	ldr	r3, [pc, #44]	@ (8004b24 <cleanup_stdio+0x30>)
 8004af8:	b510      	push	{r4, lr}
 8004afa:	0004      	movs	r4, r0
 8004afc:	4299      	cmp	r1, r3
 8004afe:	d001      	beq.n	8004b04 <cleanup_stdio+0x10>
 8004b00:	f000 fd9a 	bl	8005638 <_fflush_r>
 8004b04:	68a1      	ldr	r1, [r4, #8]
 8004b06:	4b08      	ldr	r3, [pc, #32]	@ (8004b28 <cleanup_stdio+0x34>)
 8004b08:	4299      	cmp	r1, r3
 8004b0a:	d002      	beq.n	8004b12 <cleanup_stdio+0x1e>
 8004b0c:	0020      	movs	r0, r4
 8004b0e:	f000 fd93 	bl	8005638 <_fflush_r>
 8004b12:	68e1      	ldr	r1, [r4, #12]
 8004b14:	4b05      	ldr	r3, [pc, #20]	@ (8004b2c <cleanup_stdio+0x38>)
 8004b16:	4299      	cmp	r1, r3
 8004b18:	d002      	beq.n	8004b20 <cleanup_stdio+0x2c>
 8004b1a:	0020      	movs	r0, r4
 8004b1c:	f000 fd8c 	bl	8005638 <_fflush_r>
 8004b20:	bd10      	pop	{r4, pc}
 8004b22:	46c0      	nop			@ (mov r8, r8)
 8004b24:	200001e4 	.word	0x200001e4
 8004b28:	2000024c 	.word	0x2000024c
 8004b2c:	200002b4 	.word	0x200002b4

08004b30 <global_stdio_init.part.0>:
 8004b30:	b510      	push	{r4, lr}
 8004b32:	4b09      	ldr	r3, [pc, #36]	@ (8004b58 <global_stdio_init.part.0+0x28>)
 8004b34:	4a09      	ldr	r2, [pc, #36]	@ (8004b5c <global_stdio_init.part.0+0x2c>)
 8004b36:	2104      	movs	r1, #4
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	4809      	ldr	r0, [pc, #36]	@ (8004b60 <global_stdio_init.part.0+0x30>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f7ff ff95 	bl	8004a6c <std>
 8004b42:	2201      	movs	r2, #1
 8004b44:	2109      	movs	r1, #9
 8004b46:	4807      	ldr	r0, [pc, #28]	@ (8004b64 <global_stdio_init.part.0+0x34>)
 8004b48:	f7ff ff90 	bl	8004a6c <std>
 8004b4c:	2202      	movs	r2, #2
 8004b4e:	2112      	movs	r1, #18
 8004b50:	4805      	ldr	r0, [pc, #20]	@ (8004b68 <global_stdio_init.part.0+0x38>)
 8004b52:	f7ff ff8b 	bl	8004a6c <std>
 8004b56:	bd10      	pop	{r4, pc}
 8004b58:	2000031c 	.word	0x2000031c
 8004b5c:	08004ad9 	.word	0x08004ad9
 8004b60:	200001e4 	.word	0x200001e4
 8004b64:	2000024c 	.word	0x2000024c
 8004b68:	200002b4 	.word	0x200002b4

08004b6c <__sfp_lock_acquire>:
 8004b6c:	b510      	push	{r4, lr}
 8004b6e:	4802      	ldr	r0, [pc, #8]	@ (8004b78 <__sfp_lock_acquire+0xc>)
 8004b70:	f000 f91d 	bl	8004dae <__retarget_lock_acquire_recursive>
 8004b74:	bd10      	pop	{r4, pc}
 8004b76:	46c0      	nop			@ (mov r8, r8)
 8004b78:	20000325 	.word	0x20000325

08004b7c <__sfp_lock_release>:
 8004b7c:	b510      	push	{r4, lr}
 8004b7e:	4802      	ldr	r0, [pc, #8]	@ (8004b88 <__sfp_lock_release+0xc>)
 8004b80:	f000 f916 	bl	8004db0 <__retarget_lock_release_recursive>
 8004b84:	bd10      	pop	{r4, pc}
 8004b86:	46c0      	nop			@ (mov r8, r8)
 8004b88:	20000325 	.word	0x20000325

08004b8c <__sinit>:
 8004b8c:	b510      	push	{r4, lr}
 8004b8e:	0004      	movs	r4, r0
 8004b90:	f7ff ffec 	bl	8004b6c <__sfp_lock_acquire>
 8004b94:	6a23      	ldr	r3, [r4, #32]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d002      	beq.n	8004ba0 <__sinit+0x14>
 8004b9a:	f7ff ffef 	bl	8004b7c <__sfp_lock_release>
 8004b9e:	bd10      	pop	{r4, pc}
 8004ba0:	4b04      	ldr	r3, [pc, #16]	@ (8004bb4 <__sinit+0x28>)
 8004ba2:	6223      	str	r3, [r4, #32]
 8004ba4:	4b04      	ldr	r3, [pc, #16]	@ (8004bb8 <__sinit+0x2c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1f6      	bne.n	8004b9a <__sinit+0xe>
 8004bac:	f7ff ffc0 	bl	8004b30 <global_stdio_init.part.0>
 8004bb0:	e7f3      	b.n	8004b9a <__sinit+0xe>
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	08004af5 	.word	0x08004af5
 8004bb8:	2000031c 	.word	0x2000031c

08004bbc <_fwalk_sglue>:
 8004bbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bbe:	0014      	movs	r4, r2
 8004bc0:	2600      	movs	r6, #0
 8004bc2:	9000      	str	r0, [sp, #0]
 8004bc4:	9101      	str	r1, [sp, #4]
 8004bc6:	68a5      	ldr	r5, [r4, #8]
 8004bc8:	6867      	ldr	r7, [r4, #4]
 8004bca:	3f01      	subs	r7, #1
 8004bcc:	d504      	bpl.n	8004bd8 <_fwalk_sglue+0x1c>
 8004bce:	6824      	ldr	r4, [r4, #0]
 8004bd0:	2c00      	cmp	r4, #0
 8004bd2:	d1f8      	bne.n	8004bc6 <_fwalk_sglue+0xa>
 8004bd4:	0030      	movs	r0, r6
 8004bd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bd8:	89ab      	ldrh	r3, [r5, #12]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d908      	bls.n	8004bf0 <_fwalk_sglue+0x34>
 8004bde:	220e      	movs	r2, #14
 8004be0:	5eab      	ldrsh	r3, [r5, r2]
 8004be2:	3301      	adds	r3, #1
 8004be4:	d004      	beq.n	8004bf0 <_fwalk_sglue+0x34>
 8004be6:	0029      	movs	r1, r5
 8004be8:	9800      	ldr	r0, [sp, #0]
 8004bea:	9b01      	ldr	r3, [sp, #4]
 8004bec:	4798      	blx	r3
 8004bee:	4306      	orrs	r6, r0
 8004bf0:	3568      	adds	r5, #104	@ 0x68
 8004bf2:	e7ea      	b.n	8004bca <_fwalk_sglue+0xe>

08004bf4 <iprintf>:
 8004bf4:	b40f      	push	{r0, r1, r2, r3}
 8004bf6:	b507      	push	{r0, r1, r2, lr}
 8004bf8:	4905      	ldr	r1, [pc, #20]	@ (8004c10 <iprintf+0x1c>)
 8004bfa:	ab04      	add	r3, sp, #16
 8004bfc:	6808      	ldr	r0, [r1, #0]
 8004bfe:	cb04      	ldmia	r3!, {r2}
 8004c00:	6881      	ldr	r1, [r0, #8]
 8004c02:	9301      	str	r3, [sp, #4]
 8004c04:	f000 f9fa 	bl	8004ffc <_vfiprintf_r>
 8004c08:	b003      	add	sp, #12
 8004c0a:	bc08      	pop	{r3}
 8004c0c:	b004      	add	sp, #16
 8004c0e:	4718      	bx	r3
 8004c10:	20000018 	.word	0x20000018

08004c14 <__sread>:
 8004c14:	b570      	push	{r4, r5, r6, lr}
 8004c16:	000c      	movs	r4, r1
 8004c18:	250e      	movs	r5, #14
 8004c1a:	5f49      	ldrsh	r1, [r1, r5]
 8004c1c:	f000 f874 	bl	8004d08 <_read_r>
 8004c20:	2800      	cmp	r0, #0
 8004c22:	db03      	blt.n	8004c2c <__sread+0x18>
 8004c24:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004c26:	181b      	adds	r3, r3, r0
 8004c28:	6563      	str	r3, [r4, #84]	@ 0x54
 8004c2a:	bd70      	pop	{r4, r5, r6, pc}
 8004c2c:	89a3      	ldrh	r3, [r4, #12]
 8004c2e:	4a02      	ldr	r2, [pc, #8]	@ (8004c38 <__sread+0x24>)
 8004c30:	4013      	ands	r3, r2
 8004c32:	81a3      	strh	r3, [r4, #12]
 8004c34:	e7f9      	b.n	8004c2a <__sread+0x16>
 8004c36:	46c0      	nop			@ (mov r8, r8)
 8004c38:	ffffefff 	.word	0xffffefff

08004c3c <__swrite>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	001f      	movs	r7, r3
 8004c40:	898b      	ldrh	r3, [r1, #12]
 8004c42:	0005      	movs	r5, r0
 8004c44:	000c      	movs	r4, r1
 8004c46:	0016      	movs	r6, r2
 8004c48:	05db      	lsls	r3, r3, #23
 8004c4a:	d505      	bpl.n	8004c58 <__swrite+0x1c>
 8004c4c:	230e      	movs	r3, #14
 8004c4e:	5ec9      	ldrsh	r1, [r1, r3]
 8004c50:	2200      	movs	r2, #0
 8004c52:	2302      	movs	r3, #2
 8004c54:	f000 f844 	bl	8004ce0 <_lseek_r>
 8004c58:	89a3      	ldrh	r3, [r4, #12]
 8004c5a:	4a05      	ldr	r2, [pc, #20]	@ (8004c70 <__swrite+0x34>)
 8004c5c:	0028      	movs	r0, r5
 8004c5e:	4013      	ands	r3, r2
 8004c60:	81a3      	strh	r3, [r4, #12]
 8004c62:	0032      	movs	r2, r6
 8004c64:	230e      	movs	r3, #14
 8004c66:	5ee1      	ldrsh	r1, [r4, r3]
 8004c68:	003b      	movs	r3, r7
 8004c6a:	f000 f861 	bl	8004d30 <_write_r>
 8004c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c70:	ffffefff 	.word	0xffffefff

08004c74 <__sseek>:
 8004c74:	b570      	push	{r4, r5, r6, lr}
 8004c76:	000c      	movs	r4, r1
 8004c78:	250e      	movs	r5, #14
 8004c7a:	5f49      	ldrsh	r1, [r1, r5]
 8004c7c:	f000 f830 	bl	8004ce0 <_lseek_r>
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	1c42      	adds	r2, r0, #1
 8004c84:	d103      	bne.n	8004c8e <__sseek+0x1a>
 8004c86:	4a05      	ldr	r2, [pc, #20]	@ (8004c9c <__sseek+0x28>)
 8004c88:	4013      	ands	r3, r2
 8004c8a:	81a3      	strh	r3, [r4, #12]
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
 8004c8e:	2280      	movs	r2, #128	@ 0x80
 8004c90:	0152      	lsls	r2, r2, #5
 8004c92:	4313      	orrs	r3, r2
 8004c94:	81a3      	strh	r3, [r4, #12]
 8004c96:	6560      	str	r0, [r4, #84]	@ 0x54
 8004c98:	e7f8      	b.n	8004c8c <__sseek+0x18>
 8004c9a:	46c0      	nop			@ (mov r8, r8)
 8004c9c:	ffffefff 	.word	0xffffefff

08004ca0 <__sclose>:
 8004ca0:	b510      	push	{r4, lr}
 8004ca2:	230e      	movs	r3, #14
 8004ca4:	5ec9      	ldrsh	r1, [r1, r3]
 8004ca6:	f000 f809 	bl	8004cbc <_close_r>
 8004caa:	bd10      	pop	{r4, pc}

08004cac <memset>:
 8004cac:	0003      	movs	r3, r0
 8004cae:	1882      	adds	r2, r0, r2
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d100      	bne.n	8004cb6 <memset+0xa>
 8004cb4:	4770      	bx	lr
 8004cb6:	7019      	strb	r1, [r3, #0]
 8004cb8:	3301      	adds	r3, #1
 8004cba:	e7f9      	b.n	8004cb0 <memset+0x4>

08004cbc <_close_r>:
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	b570      	push	{r4, r5, r6, lr}
 8004cc0:	4d06      	ldr	r5, [pc, #24]	@ (8004cdc <_close_r+0x20>)
 8004cc2:	0004      	movs	r4, r0
 8004cc4:	0008      	movs	r0, r1
 8004cc6:	602b      	str	r3, [r5, #0]
 8004cc8:	f7fc f843 	bl	8000d52 <_close>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d103      	bne.n	8004cd8 <_close_r+0x1c>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d000      	beq.n	8004cd8 <_close_r+0x1c>
 8004cd6:	6023      	str	r3, [r4, #0]
 8004cd8:	bd70      	pop	{r4, r5, r6, pc}
 8004cda:	46c0      	nop			@ (mov r8, r8)
 8004cdc:	20000320 	.word	0x20000320

08004ce0 <_lseek_r>:
 8004ce0:	b570      	push	{r4, r5, r6, lr}
 8004ce2:	0004      	movs	r4, r0
 8004ce4:	0008      	movs	r0, r1
 8004ce6:	0011      	movs	r1, r2
 8004ce8:	001a      	movs	r2, r3
 8004cea:	2300      	movs	r3, #0
 8004cec:	4d05      	ldr	r5, [pc, #20]	@ (8004d04 <_lseek_r+0x24>)
 8004cee:	602b      	str	r3, [r5, #0]
 8004cf0:	f7fc f850 	bl	8000d94 <_lseek>
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	d103      	bne.n	8004d00 <_lseek_r+0x20>
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d000      	beq.n	8004d00 <_lseek_r+0x20>
 8004cfe:	6023      	str	r3, [r4, #0]
 8004d00:	bd70      	pop	{r4, r5, r6, pc}
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	20000320 	.word	0x20000320

08004d08 <_read_r>:
 8004d08:	b570      	push	{r4, r5, r6, lr}
 8004d0a:	0004      	movs	r4, r0
 8004d0c:	0008      	movs	r0, r1
 8004d0e:	0011      	movs	r1, r2
 8004d10:	001a      	movs	r2, r3
 8004d12:	2300      	movs	r3, #0
 8004d14:	4d05      	ldr	r5, [pc, #20]	@ (8004d2c <_read_r+0x24>)
 8004d16:	602b      	str	r3, [r5, #0]
 8004d18:	f7fb fffe 	bl	8000d18 <_read>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d103      	bne.n	8004d28 <_read_r+0x20>
 8004d20:	682b      	ldr	r3, [r5, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d000      	beq.n	8004d28 <_read_r+0x20>
 8004d26:	6023      	str	r3, [r4, #0]
 8004d28:	bd70      	pop	{r4, r5, r6, pc}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	20000320 	.word	0x20000320

08004d30 <_write_r>:
 8004d30:	b570      	push	{r4, r5, r6, lr}
 8004d32:	0004      	movs	r4, r0
 8004d34:	0008      	movs	r0, r1
 8004d36:	0011      	movs	r1, r2
 8004d38:	001a      	movs	r2, r3
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	4d05      	ldr	r5, [pc, #20]	@ (8004d54 <_write_r+0x24>)
 8004d3e:	602b      	str	r3, [r5, #0]
 8004d40:	f7fb fb8e 	bl	8000460 <_write>
 8004d44:	1c43      	adds	r3, r0, #1
 8004d46:	d103      	bne.n	8004d50 <_write_r+0x20>
 8004d48:	682b      	ldr	r3, [r5, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d000      	beq.n	8004d50 <_write_r+0x20>
 8004d4e:	6023      	str	r3, [r4, #0]
 8004d50:	bd70      	pop	{r4, r5, r6, pc}
 8004d52:	46c0      	nop			@ (mov r8, r8)
 8004d54:	20000320 	.word	0x20000320

08004d58 <__errno>:
 8004d58:	4b01      	ldr	r3, [pc, #4]	@ (8004d60 <__errno+0x8>)
 8004d5a:	6818      	ldr	r0, [r3, #0]
 8004d5c:	4770      	bx	lr
 8004d5e:	46c0      	nop			@ (mov r8, r8)
 8004d60:	20000018 	.word	0x20000018

08004d64 <__libc_init_array>:
 8004d64:	b570      	push	{r4, r5, r6, lr}
 8004d66:	2600      	movs	r6, #0
 8004d68:	4c0c      	ldr	r4, [pc, #48]	@ (8004d9c <__libc_init_array+0x38>)
 8004d6a:	4d0d      	ldr	r5, [pc, #52]	@ (8004da0 <__libc_init_array+0x3c>)
 8004d6c:	1b64      	subs	r4, r4, r5
 8004d6e:	10a4      	asrs	r4, r4, #2
 8004d70:	42a6      	cmp	r6, r4
 8004d72:	d109      	bne.n	8004d88 <__libc_init_array+0x24>
 8004d74:	2600      	movs	r6, #0
 8004d76:	f000 fdd9 	bl	800592c <_init>
 8004d7a:	4c0a      	ldr	r4, [pc, #40]	@ (8004da4 <__libc_init_array+0x40>)
 8004d7c:	4d0a      	ldr	r5, [pc, #40]	@ (8004da8 <__libc_init_array+0x44>)
 8004d7e:	1b64      	subs	r4, r4, r5
 8004d80:	10a4      	asrs	r4, r4, #2
 8004d82:	42a6      	cmp	r6, r4
 8004d84:	d105      	bne.n	8004d92 <__libc_init_array+0x2e>
 8004d86:	bd70      	pop	{r4, r5, r6, pc}
 8004d88:	00b3      	lsls	r3, r6, #2
 8004d8a:	58eb      	ldr	r3, [r5, r3]
 8004d8c:	4798      	blx	r3
 8004d8e:	3601      	adds	r6, #1
 8004d90:	e7ee      	b.n	8004d70 <__libc_init_array+0xc>
 8004d92:	00b3      	lsls	r3, r6, #2
 8004d94:	58eb      	ldr	r3, [r5, r3]
 8004d96:	4798      	blx	r3
 8004d98:	3601      	adds	r6, #1
 8004d9a:	e7f2      	b.n	8004d82 <__libc_init_array+0x1e>
 8004d9c:	08005a4c 	.word	0x08005a4c
 8004da0:	08005a4c 	.word	0x08005a4c
 8004da4:	08005a50 	.word	0x08005a50
 8004da8:	08005a4c 	.word	0x08005a4c

08004dac <__retarget_lock_init_recursive>:
 8004dac:	4770      	bx	lr

08004dae <__retarget_lock_acquire_recursive>:
 8004dae:	4770      	bx	lr

08004db0 <__retarget_lock_release_recursive>:
 8004db0:	4770      	bx	lr
	...

08004db4 <_free_r>:
 8004db4:	b570      	push	{r4, r5, r6, lr}
 8004db6:	0005      	movs	r5, r0
 8004db8:	1e0c      	subs	r4, r1, #0
 8004dba:	d010      	beq.n	8004dde <_free_r+0x2a>
 8004dbc:	3c04      	subs	r4, #4
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	da00      	bge.n	8004dc6 <_free_r+0x12>
 8004dc4:	18e4      	adds	r4, r4, r3
 8004dc6:	0028      	movs	r0, r5
 8004dc8:	f000 f8e0 	bl	8004f8c <__malloc_lock>
 8004dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8004e44 <_free_r+0x90>)
 8004dce:	6813      	ldr	r3, [r2, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d105      	bne.n	8004de0 <_free_r+0x2c>
 8004dd4:	6063      	str	r3, [r4, #4]
 8004dd6:	6014      	str	r4, [r2, #0]
 8004dd8:	0028      	movs	r0, r5
 8004dda:	f000 f8df 	bl	8004f9c <__malloc_unlock>
 8004dde:	bd70      	pop	{r4, r5, r6, pc}
 8004de0:	42a3      	cmp	r3, r4
 8004de2:	d908      	bls.n	8004df6 <_free_r+0x42>
 8004de4:	6820      	ldr	r0, [r4, #0]
 8004de6:	1821      	adds	r1, r4, r0
 8004de8:	428b      	cmp	r3, r1
 8004dea:	d1f3      	bne.n	8004dd4 <_free_r+0x20>
 8004dec:	6819      	ldr	r1, [r3, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	1809      	adds	r1, r1, r0
 8004df2:	6021      	str	r1, [r4, #0]
 8004df4:	e7ee      	b.n	8004dd4 <_free_r+0x20>
 8004df6:	001a      	movs	r2, r3
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <_free_r+0x4e>
 8004dfe:	42a3      	cmp	r3, r4
 8004e00:	d9f9      	bls.n	8004df6 <_free_r+0x42>
 8004e02:	6811      	ldr	r1, [r2, #0]
 8004e04:	1850      	adds	r0, r2, r1
 8004e06:	42a0      	cmp	r0, r4
 8004e08:	d10b      	bne.n	8004e22 <_free_r+0x6e>
 8004e0a:	6820      	ldr	r0, [r4, #0]
 8004e0c:	1809      	adds	r1, r1, r0
 8004e0e:	1850      	adds	r0, r2, r1
 8004e10:	6011      	str	r1, [r2, #0]
 8004e12:	4283      	cmp	r3, r0
 8004e14:	d1e0      	bne.n	8004dd8 <_free_r+0x24>
 8004e16:	6818      	ldr	r0, [r3, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	1841      	adds	r1, r0, r1
 8004e1c:	6011      	str	r1, [r2, #0]
 8004e1e:	6053      	str	r3, [r2, #4]
 8004e20:	e7da      	b.n	8004dd8 <_free_r+0x24>
 8004e22:	42a0      	cmp	r0, r4
 8004e24:	d902      	bls.n	8004e2c <_free_r+0x78>
 8004e26:	230c      	movs	r3, #12
 8004e28:	602b      	str	r3, [r5, #0]
 8004e2a:	e7d5      	b.n	8004dd8 <_free_r+0x24>
 8004e2c:	6820      	ldr	r0, [r4, #0]
 8004e2e:	1821      	adds	r1, r4, r0
 8004e30:	428b      	cmp	r3, r1
 8004e32:	d103      	bne.n	8004e3c <_free_r+0x88>
 8004e34:	6819      	ldr	r1, [r3, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	1809      	adds	r1, r1, r0
 8004e3a:	6021      	str	r1, [r4, #0]
 8004e3c:	6063      	str	r3, [r4, #4]
 8004e3e:	6054      	str	r4, [r2, #4]
 8004e40:	e7ca      	b.n	8004dd8 <_free_r+0x24>
 8004e42:	46c0      	nop			@ (mov r8, r8)
 8004e44:	2000032c 	.word	0x2000032c

08004e48 <sbrk_aligned>:
 8004e48:	b570      	push	{r4, r5, r6, lr}
 8004e4a:	4e0f      	ldr	r6, [pc, #60]	@ (8004e88 <sbrk_aligned+0x40>)
 8004e4c:	000d      	movs	r5, r1
 8004e4e:	6831      	ldr	r1, [r6, #0]
 8004e50:	0004      	movs	r4, r0
 8004e52:	2900      	cmp	r1, #0
 8004e54:	d102      	bne.n	8004e5c <sbrk_aligned+0x14>
 8004e56:	f000 fcbb 	bl	80057d0 <_sbrk_r>
 8004e5a:	6030      	str	r0, [r6, #0]
 8004e5c:	0029      	movs	r1, r5
 8004e5e:	0020      	movs	r0, r4
 8004e60:	f000 fcb6 	bl	80057d0 <_sbrk_r>
 8004e64:	1c43      	adds	r3, r0, #1
 8004e66:	d103      	bne.n	8004e70 <sbrk_aligned+0x28>
 8004e68:	2501      	movs	r5, #1
 8004e6a:	426d      	negs	r5, r5
 8004e6c:	0028      	movs	r0, r5
 8004e6e:	bd70      	pop	{r4, r5, r6, pc}
 8004e70:	2303      	movs	r3, #3
 8004e72:	1cc5      	adds	r5, r0, #3
 8004e74:	439d      	bics	r5, r3
 8004e76:	42a8      	cmp	r0, r5
 8004e78:	d0f8      	beq.n	8004e6c <sbrk_aligned+0x24>
 8004e7a:	1a29      	subs	r1, r5, r0
 8004e7c:	0020      	movs	r0, r4
 8004e7e:	f000 fca7 	bl	80057d0 <_sbrk_r>
 8004e82:	3001      	adds	r0, #1
 8004e84:	d1f2      	bne.n	8004e6c <sbrk_aligned+0x24>
 8004e86:	e7ef      	b.n	8004e68 <sbrk_aligned+0x20>
 8004e88:	20000328 	.word	0x20000328

08004e8c <_malloc_r>:
 8004e8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e8e:	2203      	movs	r2, #3
 8004e90:	1ccb      	adds	r3, r1, #3
 8004e92:	4393      	bics	r3, r2
 8004e94:	3308      	adds	r3, #8
 8004e96:	0005      	movs	r5, r0
 8004e98:	001f      	movs	r7, r3
 8004e9a:	2b0c      	cmp	r3, #12
 8004e9c:	d234      	bcs.n	8004f08 <_malloc_r+0x7c>
 8004e9e:	270c      	movs	r7, #12
 8004ea0:	42b9      	cmp	r1, r7
 8004ea2:	d833      	bhi.n	8004f0c <_malloc_r+0x80>
 8004ea4:	0028      	movs	r0, r5
 8004ea6:	f000 f871 	bl	8004f8c <__malloc_lock>
 8004eaa:	4e37      	ldr	r6, [pc, #220]	@ (8004f88 <_malloc_r+0xfc>)
 8004eac:	6833      	ldr	r3, [r6, #0]
 8004eae:	001c      	movs	r4, r3
 8004eb0:	2c00      	cmp	r4, #0
 8004eb2:	d12f      	bne.n	8004f14 <_malloc_r+0x88>
 8004eb4:	0039      	movs	r1, r7
 8004eb6:	0028      	movs	r0, r5
 8004eb8:	f7ff ffc6 	bl	8004e48 <sbrk_aligned>
 8004ebc:	0004      	movs	r4, r0
 8004ebe:	1c43      	adds	r3, r0, #1
 8004ec0:	d15f      	bne.n	8004f82 <_malloc_r+0xf6>
 8004ec2:	6834      	ldr	r4, [r6, #0]
 8004ec4:	9400      	str	r4, [sp, #0]
 8004ec6:	9b00      	ldr	r3, [sp, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d14a      	bne.n	8004f62 <_malloc_r+0xd6>
 8004ecc:	2c00      	cmp	r4, #0
 8004ece:	d052      	beq.n	8004f76 <_malloc_r+0xea>
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	0028      	movs	r0, r5
 8004ed4:	18e3      	adds	r3, r4, r3
 8004ed6:	9900      	ldr	r1, [sp, #0]
 8004ed8:	9301      	str	r3, [sp, #4]
 8004eda:	f000 fc79 	bl	80057d0 <_sbrk_r>
 8004ede:	9b01      	ldr	r3, [sp, #4]
 8004ee0:	4283      	cmp	r3, r0
 8004ee2:	d148      	bne.n	8004f76 <_malloc_r+0xea>
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	0028      	movs	r0, r5
 8004ee8:	1aff      	subs	r7, r7, r3
 8004eea:	0039      	movs	r1, r7
 8004eec:	f7ff ffac 	bl	8004e48 <sbrk_aligned>
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d040      	beq.n	8004f76 <_malloc_r+0xea>
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	19db      	adds	r3, r3, r7
 8004ef8:	6023      	str	r3, [r4, #0]
 8004efa:	6833      	ldr	r3, [r6, #0]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	2a00      	cmp	r2, #0
 8004f00:	d133      	bne.n	8004f6a <_malloc_r+0xde>
 8004f02:	9b00      	ldr	r3, [sp, #0]
 8004f04:	6033      	str	r3, [r6, #0]
 8004f06:	e019      	b.n	8004f3c <_malloc_r+0xb0>
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	dac9      	bge.n	8004ea0 <_malloc_r+0x14>
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	602b      	str	r3, [r5, #0]
 8004f10:	2000      	movs	r0, #0
 8004f12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004f14:	6821      	ldr	r1, [r4, #0]
 8004f16:	1bc9      	subs	r1, r1, r7
 8004f18:	d420      	bmi.n	8004f5c <_malloc_r+0xd0>
 8004f1a:	290b      	cmp	r1, #11
 8004f1c:	d90a      	bls.n	8004f34 <_malloc_r+0xa8>
 8004f1e:	19e2      	adds	r2, r4, r7
 8004f20:	6027      	str	r7, [r4, #0]
 8004f22:	42a3      	cmp	r3, r4
 8004f24:	d104      	bne.n	8004f30 <_malloc_r+0xa4>
 8004f26:	6032      	str	r2, [r6, #0]
 8004f28:	6863      	ldr	r3, [r4, #4]
 8004f2a:	6011      	str	r1, [r2, #0]
 8004f2c:	6053      	str	r3, [r2, #4]
 8004f2e:	e005      	b.n	8004f3c <_malloc_r+0xb0>
 8004f30:	605a      	str	r2, [r3, #4]
 8004f32:	e7f9      	b.n	8004f28 <_malloc_r+0x9c>
 8004f34:	6862      	ldr	r2, [r4, #4]
 8004f36:	42a3      	cmp	r3, r4
 8004f38:	d10e      	bne.n	8004f58 <_malloc_r+0xcc>
 8004f3a:	6032      	str	r2, [r6, #0]
 8004f3c:	0028      	movs	r0, r5
 8004f3e:	f000 f82d 	bl	8004f9c <__malloc_unlock>
 8004f42:	0020      	movs	r0, r4
 8004f44:	2207      	movs	r2, #7
 8004f46:	300b      	adds	r0, #11
 8004f48:	1d23      	adds	r3, r4, #4
 8004f4a:	4390      	bics	r0, r2
 8004f4c:	1ac2      	subs	r2, r0, r3
 8004f4e:	4298      	cmp	r0, r3
 8004f50:	d0df      	beq.n	8004f12 <_malloc_r+0x86>
 8004f52:	1a1b      	subs	r3, r3, r0
 8004f54:	50a3      	str	r3, [r4, r2]
 8004f56:	e7dc      	b.n	8004f12 <_malloc_r+0x86>
 8004f58:	605a      	str	r2, [r3, #4]
 8004f5a:	e7ef      	b.n	8004f3c <_malloc_r+0xb0>
 8004f5c:	0023      	movs	r3, r4
 8004f5e:	6864      	ldr	r4, [r4, #4]
 8004f60:	e7a6      	b.n	8004eb0 <_malloc_r+0x24>
 8004f62:	9c00      	ldr	r4, [sp, #0]
 8004f64:	6863      	ldr	r3, [r4, #4]
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	e7ad      	b.n	8004ec6 <_malloc_r+0x3a>
 8004f6a:	001a      	movs	r2, r3
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	42a3      	cmp	r3, r4
 8004f70:	d1fb      	bne.n	8004f6a <_malloc_r+0xde>
 8004f72:	2300      	movs	r3, #0
 8004f74:	e7da      	b.n	8004f2c <_malloc_r+0xa0>
 8004f76:	230c      	movs	r3, #12
 8004f78:	0028      	movs	r0, r5
 8004f7a:	602b      	str	r3, [r5, #0]
 8004f7c:	f000 f80e 	bl	8004f9c <__malloc_unlock>
 8004f80:	e7c6      	b.n	8004f10 <_malloc_r+0x84>
 8004f82:	6007      	str	r7, [r0, #0]
 8004f84:	e7da      	b.n	8004f3c <_malloc_r+0xb0>
 8004f86:	46c0      	nop			@ (mov r8, r8)
 8004f88:	2000032c 	.word	0x2000032c

08004f8c <__malloc_lock>:
 8004f8c:	b510      	push	{r4, lr}
 8004f8e:	4802      	ldr	r0, [pc, #8]	@ (8004f98 <__malloc_lock+0xc>)
 8004f90:	f7ff ff0d 	bl	8004dae <__retarget_lock_acquire_recursive>
 8004f94:	bd10      	pop	{r4, pc}
 8004f96:	46c0      	nop			@ (mov r8, r8)
 8004f98:	20000324 	.word	0x20000324

08004f9c <__malloc_unlock>:
 8004f9c:	b510      	push	{r4, lr}
 8004f9e:	4802      	ldr	r0, [pc, #8]	@ (8004fa8 <__malloc_unlock+0xc>)
 8004fa0:	f7ff ff06 	bl	8004db0 <__retarget_lock_release_recursive>
 8004fa4:	bd10      	pop	{r4, pc}
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	20000324 	.word	0x20000324

08004fac <__sfputc_r>:
 8004fac:	6893      	ldr	r3, [r2, #8]
 8004fae:	b510      	push	{r4, lr}
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	6093      	str	r3, [r2, #8]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	da04      	bge.n	8004fc2 <__sfputc_r+0x16>
 8004fb8:	6994      	ldr	r4, [r2, #24]
 8004fba:	42a3      	cmp	r3, r4
 8004fbc:	db07      	blt.n	8004fce <__sfputc_r+0x22>
 8004fbe:	290a      	cmp	r1, #10
 8004fc0:	d005      	beq.n	8004fce <__sfputc_r+0x22>
 8004fc2:	6813      	ldr	r3, [r2, #0]
 8004fc4:	1c58      	adds	r0, r3, #1
 8004fc6:	6010      	str	r0, [r2, #0]
 8004fc8:	7019      	strb	r1, [r3, #0]
 8004fca:	0008      	movs	r0, r1
 8004fcc:	bd10      	pop	{r4, pc}
 8004fce:	f000 fb5e 	bl	800568e <__swbuf_r>
 8004fd2:	0001      	movs	r1, r0
 8004fd4:	e7f9      	b.n	8004fca <__sfputc_r+0x1e>

08004fd6 <__sfputs_r>:
 8004fd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fd8:	0006      	movs	r6, r0
 8004fda:	000f      	movs	r7, r1
 8004fdc:	0014      	movs	r4, r2
 8004fde:	18d5      	adds	r5, r2, r3
 8004fe0:	42ac      	cmp	r4, r5
 8004fe2:	d101      	bne.n	8004fe8 <__sfputs_r+0x12>
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	e007      	b.n	8004ff8 <__sfputs_r+0x22>
 8004fe8:	7821      	ldrb	r1, [r4, #0]
 8004fea:	003a      	movs	r2, r7
 8004fec:	0030      	movs	r0, r6
 8004fee:	f7ff ffdd 	bl	8004fac <__sfputc_r>
 8004ff2:	3401      	adds	r4, #1
 8004ff4:	1c43      	adds	r3, r0, #1
 8004ff6:	d1f3      	bne.n	8004fe0 <__sfputs_r+0xa>
 8004ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ffc <_vfiprintf_r>:
 8004ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ffe:	b0a1      	sub	sp, #132	@ 0x84
 8005000:	000f      	movs	r7, r1
 8005002:	0015      	movs	r5, r2
 8005004:	001e      	movs	r6, r3
 8005006:	9003      	str	r0, [sp, #12]
 8005008:	2800      	cmp	r0, #0
 800500a:	d004      	beq.n	8005016 <_vfiprintf_r+0x1a>
 800500c:	6a03      	ldr	r3, [r0, #32]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <_vfiprintf_r+0x1a>
 8005012:	f7ff fdbb 	bl	8004b8c <__sinit>
 8005016:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005018:	07db      	lsls	r3, r3, #31
 800501a:	d405      	bmi.n	8005028 <_vfiprintf_r+0x2c>
 800501c:	89bb      	ldrh	r3, [r7, #12]
 800501e:	059b      	lsls	r3, r3, #22
 8005020:	d402      	bmi.n	8005028 <_vfiprintf_r+0x2c>
 8005022:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005024:	f7ff fec3 	bl	8004dae <__retarget_lock_acquire_recursive>
 8005028:	89bb      	ldrh	r3, [r7, #12]
 800502a:	071b      	lsls	r3, r3, #28
 800502c:	d502      	bpl.n	8005034 <_vfiprintf_r+0x38>
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d113      	bne.n	800505c <_vfiprintf_r+0x60>
 8005034:	0039      	movs	r1, r7
 8005036:	9803      	ldr	r0, [sp, #12]
 8005038:	f000 fb6c 	bl	8005714 <__swsetup_r>
 800503c:	2800      	cmp	r0, #0
 800503e:	d00d      	beq.n	800505c <_vfiprintf_r+0x60>
 8005040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005042:	07db      	lsls	r3, r3, #31
 8005044:	d503      	bpl.n	800504e <_vfiprintf_r+0x52>
 8005046:	2001      	movs	r0, #1
 8005048:	4240      	negs	r0, r0
 800504a:	b021      	add	sp, #132	@ 0x84
 800504c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800504e:	89bb      	ldrh	r3, [r7, #12]
 8005050:	059b      	lsls	r3, r3, #22
 8005052:	d4f8      	bmi.n	8005046 <_vfiprintf_r+0x4a>
 8005054:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005056:	f7ff feab 	bl	8004db0 <__retarget_lock_release_recursive>
 800505a:	e7f4      	b.n	8005046 <_vfiprintf_r+0x4a>
 800505c:	2300      	movs	r3, #0
 800505e:	ac08      	add	r4, sp, #32
 8005060:	6163      	str	r3, [r4, #20]
 8005062:	3320      	adds	r3, #32
 8005064:	7663      	strb	r3, [r4, #25]
 8005066:	3310      	adds	r3, #16
 8005068:	76a3      	strb	r3, [r4, #26]
 800506a:	9607      	str	r6, [sp, #28]
 800506c:	002e      	movs	r6, r5
 800506e:	7833      	ldrb	r3, [r6, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <_vfiprintf_r+0x7c>
 8005074:	2b25      	cmp	r3, #37	@ 0x25
 8005076:	d148      	bne.n	800510a <_vfiprintf_r+0x10e>
 8005078:	1b73      	subs	r3, r6, r5
 800507a:	9305      	str	r3, [sp, #20]
 800507c:	42ae      	cmp	r6, r5
 800507e:	d00b      	beq.n	8005098 <_vfiprintf_r+0x9c>
 8005080:	002a      	movs	r2, r5
 8005082:	0039      	movs	r1, r7
 8005084:	9803      	ldr	r0, [sp, #12]
 8005086:	f7ff ffa6 	bl	8004fd6 <__sfputs_r>
 800508a:	3001      	adds	r0, #1
 800508c:	d100      	bne.n	8005090 <_vfiprintf_r+0x94>
 800508e:	e0ae      	b.n	80051ee <_vfiprintf_r+0x1f2>
 8005090:	6963      	ldr	r3, [r4, #20]
 8005092:	9a05      	ldr	r2, [sp, #20]
 8005094:	189b      	adds	r3, r3, r2
 8005096:	6163      	str	r3, [r4, #20]
 8005098:	7833      	ldrb	r3, [r6, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d100      	bne.n	80050a0 <_vfiprintf_r+0xa4>
 800509e:	e0a6      	b.n	80051ee <_vfiprintf_r+0x1f2>
 80050a0:	2201      	movs	r2, #1
 80050a2:	2300      	movs	r3, #0
 80050a4:	4252      	negs	r2, r2
 80050a6:	6062      	str	r2, [r4, #4]
 80050a8:	a904      	add	r1, sp, #16
 80050aa:	3254      	adds	r2, #84	@ 0x54
 80050ac:	1852      	adds	r2, r2, r1
 80050ae:	1c75      	adds	r5, r6, #1
 80050b0:	6023      	str	r3, [r4, #0]
 80050b2:	60e3      	str	r3, [r4, #12]
 80050b4:	60a3      	str	r3, [r4, #8]
 80050b6:	7013      	strb	r3, [r2, #0]
 80050b8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80050ba:	4b59      	ldr	r3, [pc, #356]	@ (8005220 <_vfiprintf_r+0x224>)
 80050bc:	2205      	movs	r2, #5
 80050be:	0018      	movs	r0, r3
 80050c0:	7829      	ldrb	r1, [r5, #0]
 80050c2:	9305      	str	r3, [sp, #20]
 80050c4:	f000 fb96 	bl	80057f4 <memchr>
 80050c8:	1c6e      	adds	r6, r5, #1
 80050ca:	2800      	cmp	r0, #0
 80050cc:	d11f      	bne.n	800510e <_vfiprintf_r+0x112>
 80050ce:	6822      	ldr	r2, [r4, #0]
 80050d0:	06d3      	lsls	r3, r2, #27
 80050d2:	d504      	bpl.n	80050de <_vfiprintf_r+0xe2>
 80050d4:	2353      	movs	r3, #83	@ 0x53
 80050d6:	a904      	add	r1, sp, #16
 80050d8:	185b      	adds	r3, r3, r1
 80050da:	2120      	movs	r1, #32
 80050dc:	7019      	strb	r1, [r3, #0]
 80050de:	0713      	lsls	r3, r2, #28
 80050e0:	d504      	bpl.n	80050ec <_vfiprintf_r+0xf0>
 80050e2:	2353      	movs	r3, #83	@ 0x53
 80050e4:	a904      	add	r1, sp, #16
 80050e6:	185b      	adds	r3, r3, r1
 80050e8:	212b      	movs	r1, #43	@ 0x2b
 80050ea:	7019      	strb	r1, [r3, #0]
 80050ec:	782b      	ldrb	r3, [r5, #0]
 80050ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80050f0:	d016      	beq.n	8005120 <_vfiprintf_r+0x124>
 80050f2:	002e      	movs	r6, r5
 80050f4:	2100      	movs	r1, #0
 80050f6:	200a      	movs	r0, #10
 80050f8:	68e3      	ldr	r3, [r4, #12]
 80050fa:	7832      	ldrb	r2, [r6, #0]
 80050fc:	1c75      	adds	r5, r6, #1
 80050fe:	3a30      	subs	r2, #48	@ 0x30
 8005100:	2a09      	cmp	r2, #9
 8005102:	d950      	bls.n	80051a6 <_vfiprintf_r+0x1aa>
 8005104:	2900      	cmp	r1, #0
 8005106:	d111      	bne.n	800512c <_vfiprintf_r+0x130>
 8005108:	e017      	b.n	800513a <_vfiprintf_r+0x13e>
 800510a:	3601      	adds	r6, #1
 800510c:	e7af      	b.n	800506e <_vfiprintf_r+0x72>
 800510e:	9b05      	ldr	r3, [sp, #20]
 8005110:	6822      	ldr	r2, [r4, #0]
 8005112:	1ac0      	subs	r0, r0, r3
 8005114:	2301      	movs	r3, #1
 8005116:	4083      	lsls	r3, r0
 8005118:	4313      	orrs	r3, r2
 800511a:	0035      	movs	r5, r6
 800511c:	6023      	str	r3, [r4, #0]
 800511e:	e7cc      	b.n	80050ba <_vfiprintf_r+0xbe>
 8005120:	9b07      	ldr	r3, [sp, #28]
 8005122:	1d19      	adds	r1, r3, #4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	9107      	str	r1, [sp, #28]
 8005128:	2b00      	cmp	r3, #0
 800512a:	db01      	blt.n	8005130 <_vfiprintf_r+0x134>
 800512c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800512e:	e004      	b.n	800513a <_vfiprintf_r+0x13e>
 8005130:	425b      	negs	r3, r3
 8005132:	60e3      	str	r3, [r4, #12]
 8005134:	2302      	movs	r3, #2
 8005136:	4313      	orrs	r3, r2
 8005138:	6023      	str	r3, [r4, #0]
 800513a:	7833      	ldrb	r3, [r6, #0]
 800513c:	2b2e      	cmp	r3, #46	@ 0x2e
 800513e:	d10c      	bne.n	800515a <_vfiprintf_r+0x15e>
 8005140:	7873      	ldrb	r3, [r6, #1]
 8005142:	2b2a      	cmp	r3, #42	@ 0x2a
 8005144:	d134      	bne.n	80051b0 <_vfiprintf_r+0x1b4>
 8005146:	9b07      	ldr	r3, [sp, #28]
 8005148:	3602      	adds	r6, #2
 800514a:	1d1a      	adds	r2, r3, #4
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	9207      	str	r2, [sp, #28]
 8005150:	2b00      	cmp	r3, #0
 8005152:	da01      	bge.n	8005158 <_vfiprintf_r+0x15c>
 8005154:	2301      	movs	r3, #1
 8005156:	425b      	negs	r3, r3
 8005158:	9309      	str	r3, [sp, #36]	@ 0x24
 800515a:	4d32      	ldr	r5, [pc, #200]	@ (8005224 <_vfiprintf_r+0x228>)
 800515c:	2203      	movs	r2, #3
 800515e:	0028      	movs	r0, r5
 8005160:	7831      	ldrb	r1, [r6, #0]
 8005162:	f000 fb47 	bl	80057f4 <memchr>
 8005166:	2800      	cmp	r0, #0
 8005168:	d006      	beq.n	8005178 <_vfiprintf_r+0x17c>
 800516a:	2340      	movs	r3, #64	@ 0x40
 800516c:	1b40      	subs	r0, r0, r5
 800516e:	4083      	lsls	r3, r0
 8005170:	6822      	ldr	r2, [r4, #0]
 8005172:	3601      	adds	r6, #1
 8005174:	4313      	orrs	r3, r2
 8005176:	6023      	str	r3, [r4, #0]
 8005178:	7831      	ldrb	r1, [r6, #0]
 800517a:	2206      	movs	r2, #6
 800517c:	482a      	ldr	r0, [pc, #168]	@ (8005228 <_vfiprintf_r+0x22c>)
 800517e:	1c75      	adds	r5, r6, #1
 8005180:	7621      	strb	r1, [r4, #24]
 8005182:	f000 fb37 	bl	80057f4 <memchr>
 8005186:	2800      	cmp	r0, #0
 8005188:	d040      	beq.n	800520c <_vfiprintf_r+0x210>
 800518a:	4b28      	ldr	r3, [pc, #160]	@ (800522c <_vfiprintf_r+0x230>)
 800518c:	2b00      	cmp	r3, #0
 800518e:	d122      	bne.n	80051d6 <_vfiprintf_r+0x1da>
 8005190:	2207      	movs	r2, #7
 8005192:	9b07      	ldr	r3, [sp, #28]
 8005194:	3307      	adds	r3, #7
 8005196:	4393      	bics	r3, r2
 8005198:	3308      	adds	r3, #8
 800519a:	9307      	str	r3, [sp, #28]
 800519c:	6963      	ldr	r3, [r4, #20]
 800519e:	9a04      	ldr	r2, [sp, #16]
 80051a0:	189b      	adds	r3, r3, r2
 80051a2:	6163      	str	r3, [r4, #20]
 80051a4:	e762      	b.n	800506c <_vfiprintf_r+0x70>
 80051a6:	4343      	muls	r3, r0
 80051a8:	002e      	movs	r6, r5
 80051aa:	2101      	movs	r1, #1
 80051ac:	189b      	adds	r3, r3, r2
 80051ae:	e7a4      	b.n	80050fa <_vfiprintf_r+0xfe>
 80051b0:	2300      	movs	r3, #0
 80051b2:	200a      	movs	r0, #10
 80051b4:	0019      	movs	r1, r3
 80051b6:	3601      	adds	r6, #1
 80051b8:	6063      	str	r3, [r4, #4]
 80051ba:	7832      	ldrb	r2, [r6, #0]
 80051bc:	1c75      	adds	r5, r6, #1
 80051be:	3a30      	subs	r2, #48	@ 0x30
 80051c0:	2a09      	cmp	r2, #9
 80051c2:	d903      	bls.n	80051cc <_vfiprintf_r+0x1d0>
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d0c8      	beq.n	800515a <_vfiprintf_r+0x15e>
 80051c8:	9109      	str	r1, [sp, #36]	@ 0x24
 80051ca:	e7c6      	b.n	800515a <_vfiprintf_r+0x15e>
 80051cc:	4341      	muls	r1, r0
 80051ce:	002e      	movs	r6, r5
 80051d0:	2301      	movs	r3, #1
 80051d2:	1889      	adds	r1, r1, r2
 80051d4:	e7f1      	b.n	80051ba <_vfiprintf_r+0x1be>
 80051d6:	aa07      	add	r2, sp, #28
 80051d8:	9200      	str	r2, [sp, #0]
 80051da:	0021      	movs	r1, r4
 80051dc:	003a      	movs	r2, r7
 80051de:	4b14      	ldr	r3, [pc, #80]	@ (8005230 <_vfiprintf_r+0x234>)
 80051e0:	9803      	ldr	r0, [sp, #12]
 80051e2:	e000      	b.n	80051e6 <_vfiprintf_r+0x1ea>
 80051e4:	bf00      	nop
 80051e6:	9004      	str	r0, [sp, #16]
 80051e8:	9b04      	ldr	r3, [sp, #16]
 80051ea:	3301      	adds	r3, #1
 80051ec:	d1d6      	bne.n	800519c <_vfiprintf_r+0x1a0>
 80051ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051f0:	07db      	lsls	r3, r3, #31
 80051f2:	d405      	bmi.n	8005200 <_vfiprintf_r+0x204>
 80051f4:	89bb      	ldrh	r3, [r7, #12]
 80051f6:	059b      	lsls	r3, r3, #22
 80051f8:	d402      	bmi.n	8005200 <_vfiprintf_r+0x204>
 80051fa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80051fc:	f7ff fdd8 	bl	8004db0 <__retarget_lock_release_recursive>
 8005200:	89bb      	ldrh	r3, [r7, #12]
 8005202:	065b      	lsls	r3, r3, #25
 8005204:	d500      	bpl.n	8005208 <_vfiprintf_r+0x20c>
 8005206:	e71e      	b.n	8005046 <_vfiprintf_r+0x4a>
 8005208:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800520a:	e71e      	b.n	800504a <_vfiprintf_r+0x4e>
 800520c:	aa07      	add	r2, sp, #28
 800520e:	9200      	str	r2, [sp, #0]
 8005210:	0021      	movs	r1, r4
 8005212:	003a      	movs	r2, r7
 8005214:	4b06      	ldr	r3, [pc, #24]	@ (8005230 <_vfiprintf_r+0x234>)
 8005216:	9803      	ldr	r0, [sp, #12]
 8005218:	f000 f87c 	bl	8005314 <_printf_i>
 800521c:	e7e3      	b.n	80051e6 <_vfiprintf_r+0x1ea>
 800521e:	46c0      	nop			@ (mov r8, r8)
 8005220:	08005a10 	.word	0x08005a10
 8005224:	08005a16 	.word	0x08005a16
 8005228:	08005a1a 	.word	0x08005a1a
 800522c:	00000000 	.word	0x00000000
 8005230:	08004fd7 	.word	0x08004fd7

08005234 <_printf_common>:
 8005234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005236:	0016      	movs	r6, r2
 8005238:	9301      	str	r3, [sp, #4]
 800523a:	688a      	ldr	r2, [r1, #8]
 800523c:	690b      	ldr	r3, [r1, #16]
 800523e:	000c      	movs	r4, r1
 8005240:	9000      	str	r0, [sp, #0]
 8005242:	4293      	cmp	r3, r2
 8005244:	da00      	bge.n	8005248 <_printf_common+0x14>
 8005246:	0013      	movs	r3, r2
 8005248:	0022      	movs	r2, r4
 800524a:	6033      	str	r3, [r6, #0]
 800524c:	3243      	adds	r2, #67	@ 0x43
 800524e:	7812      	ldrb	r2, [r2, #0]
 8005250:	2a00      	cmp	r2, #0
 8005252:	d001      	beq.n	8005258 <_printf_common+0x24>
 8005254:	3301      	adds	r3, #1
 8005256:	6033      	str	r3, [r6, #0]
 8005258:	6823      	ldr	r3, [r4, #0]
 800525a:	069b      	lsls	r3, r3, #26
 800525c:	d502      	bpl.n	8005264 <_printf_common+0x30>
 800525e:	6833      	ldr	r3, [r6, #0]
 8005260:	3302      	adds	r3, #2
 8005262:	6033      	str	r3, [r6, #0]
 8005264:	6822      	ldr	r2, [r4, #0]
 8005266:	2306      	movs	r3, #6
 8005268:	0015      	movs	r5, r2
 800526a:	401d      	ands	r5, r3
 800526c:	421a      	tst	r2, r3
 800526e:	d027      	beq.n	80052c0 <_printf_common+0x8c>
 8005270:	0023      	movs	r3, r4
 8005272:	3343      	adds	r3, #67	@ 0x43
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	1e5a      	subs	r2, r3, #1
 8005278:	4193      	sbcs	r3, r2
 800527a:	6822      	ldr	r2, [r4, #0]
 800527c:	0692      	lsls	r2, r2, #26
 800527e:	d430      	bmi.n	80052e2 <_printf_common+0xae>
 8005280:	0022      	movs	r2, r4
 8005282:	9901      	ldr	r1, [sp, #4]
 8005284:	9800      	ldr	r0, [sp, #0]
 8005286:	9d08      	ldr	r5, [sp, #32]
 8005288:	3243      	adds	r2, #67	@ 0x43
 800528a:	47a8      	blx	r5
 800528c:	3001      	adds	r0, #1
 800528e:	d025      	beq.n	80052dc <_printf_common+0xa8>
 8005290:	2206      	movs	r2, #6
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	2500      	movs	r5, #0
 8005296:	4013      	ands	r3, r2
 8005298:	2b04      	cmp	r3, #4
 800529a:	d105      	bne.n	80052a8 <_printf_common+0x74>
 800529c:	6833      	ldr	r3, [r6, #0]
 800529e:	68e5      	ldr	r5, [r4, #12]
 80052a0:	1aed      	subs	r5, r5, r3
 80052a2:	43eb      	mvns	r3, r5
 80052a4:	17db      	asrs	r3, r3, #31
 80052a6:	401d      	ands	r5, r3
 80052a8:	68a3      	ldr	r3, [r4, #8]
 80052aa:	6922      	ldr	r2, [r4, #16]
 80052ac:	4293      	cmp	r3, r2
 80052ae:	dd01      	ble.n	80052b4 <_printf_common+0x80>
 80052b0:	1a9b      	subs	r3, r3, r2
 80052b2:	18ed      	adds	r5, r5, r3
 80052b4:	2600      	movs	r6, #0
 80052b6:	42b5      	cmp	r5, r6
 80052b8:	d120      	bne.n	80052fc <_printf_common+0xc8>
 80052ba:	2000      	movs	r0, #0
 80052bc:	e010      	b.n	80052e0 <_printf_common+0xac>
 80052be:	3501      	adds	r5, #1
 80052c0:	68e3      	ldr	r3, [r4, #12]
 80052c2:	6832      	ldr	r2, [r6, #0]
 80052c4:	1a9b      	subs	r3, r3, r2
 80052c6:	42ab      	cmp	r3, r5
 80052c8:	ddd2      	ble.n	8005270 <_printf_common+0x3c>
 80052ca:	0022      	movs	r2, r4
 80052cc:	2301      	movs	r3, #1
 80052ce:	9901      	ldr	r1, [sp, #4]
 80052d0:	9800      	ldr	r0, [sp, #0]
 80052d2:	9f08      	ldr	r7, [sp, #32]
 80052d4:	3219      	adds	r2, #25
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	d1f0      	bne.n	80052be <_printf_common+0x8a>
 80052dc:	2001      	movs	r0, #1
 80052de:	4240      	negs	r0, r0
 80052e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052e2:	2030      	movs	r0, #48	@ 0x30
 80052e4:	18e1      	adds	r1, r4, r3
 80052e6:	3143      	adds	r1, #67	@ 0x43
 80052e8:	7008      	strb	r0, [r1, #0]
 80052ea:	0021      	movs	r1, r4
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	3145      	adds	r1, #69	@ 0x45
 80052f0:	7809      	ldrb	r1, [r1, #0]
 80052f2:	18a2      	adds	r2, r4, r2
 80052f4:	3243      	adds	r2, #67	@ 0x43
 80052f6:	3302      	adds	r3, #2
 80052f8:	7011      	strb	r1, [r2, #0]
 80052fa:	e7c1      	b.n	8005280 <_printf_common+0x4c>
 80052fc:	0022      	movs	r2, r4
 80052fe:	2301      	movs	r3, #1
 8005300:	9901      	ldr	r1, [sp, #4]
 8005302:	9800      	ldr	r0, [sp, #0]
 8005304:	9f08      	ldr	r7, [sp, #32]
 8005306:	321a      	adds	r2, #26
 8005308:	47b8      	blx	r7
 800530a:	3001      	adds	r0, #1
 800530c:	d0e6      	beq.n	80052dc <_printf_common+0xa8>
 800530e:	3601      	adds	r6, #1
 8005310:	e7d1      	b.n	80052b6 <_printf_common+0x82>
	...

08005314 <_printf_i>:
 8005314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005316:	b08b      	sub	sp, #44	@ 0x2c
 8005318:	9206      	str	r2, [sp, #24]
 800531a:	000a      	movs	r2, r1
 800531c:	3243      	adds	r2, #67	@ 0x43
 800531e:	9307      	str	r3, [sp, #28]
 8005320:	9005      	str	r0, [sp, #20]
 8005322:	9203      	str	r2, [sp, #12]
 8005324:	7e0a      	ldrb	r2, [r1, #24]
 8005326:	000c      	movs	r4, r1
 8005328:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800532a:	2a78      	cmp	r2, #120	@ 0x78
 800532c:	d809      	bhi.n	8005342 <_printf_i+0x2e>
 800532e:	2a62      	cmp	r2, #98	@ 0x62
 8005330:	d80b      	bhi.n	800534a <_printf_i+0x36>
 8005332:	2a00      	cmp	r2, #0
 8005334:	d100      	bne.n	8005338 <_printf_i+0x24>
 8005336:	e0ba      	b.n	80054ae <_printf_i+0x19a>
 8005338:	497a      	ldr	r1, [pc, #488]	@ (8005524 <_printf_i+0x210>)
 800533a:	9104      	str	r1, [sp, #16]
 800533c:	2a58      	cmp	r2, #88	@ 0x58
 800533e:	d100      	bne.n	8005342 <_printf_i+0x2e>
 8005340:	e08e      	b.n	8005460 <_printf_i+0x14c>
 8005342:	0025      	movs	r5, r4
 8005344:	3542      	adds	r5, #66	@ 0x42
 8005346:	702a      	strb	r2, [r5, #0]
 8005348:	e022      	b.n	8005390 <_printf_i+0x7c>
 800534a:	0010      	movs	r0, r2
 800534c:	3863      	subs	r0, #99	@ 0x63
 800534e:	2815      	cmp	r0, #21
 8005350:	d8f7      	bhi.n	8005342 <_printf_i+0x2e>
 8005352:	f7fa fed9 	bl	8000108 <__gnu_thumb1_case_shi>
 8005356:	0016      	.short	0x0016
 8005358:	fff6001f 	.word	0xfff6001f
 800535c:	fff6fff6 	.word	0xfff6fff6
 8005360:	001ffff6 	.word	0x001ffff6
 8005364:	fff6fff6 	.word	0xfff6fff6
 8005368:	fff6fff6 	.word	0xfff6fff6
 800536c:	0036009f 	.word	0x0036009f
 8005370:	fff6007e 	.word	0xfff6007e
 8005374:	00b0fff6 	.word	0x00b0fff6
 8005378:	0036fff6 	.word	0x0036fff6
 800537c:	fff6fff6 	.word	0xfff6fff6
 8005380:	0082      	.short	0x0082
 8005382:	0025      	movs	r5, r4
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	3542      	adds	r5, #66	@ 0x42
 8005388:	1d11      	adds	r1, r2, #4
 800538a:	6019      	str	r1, [r3, #0]
 800538c:	6813      	ldr	r3, [r2, #0]
 800538e:	702b      	strb	r3, [r5, #0]
 8005390:	2301      	movs	r3, #1
 8005392:	e09e      	b.n	80054d2 <_printf_i+0x1be>
 8005394:	6818      	ldr	r0, [r3, #0]
 8005396:	6809      	ldr	r1, [r1, #0]
 8005398:	1d02      	adds	r2, r0, #4
 800539a:	060d      	lsls	r5, r1, #24
 800539c:	d50b      	bpl.n	80053b6 <_printf_i+0xa2>
 800539e:	6806      	ldr	r6, [r0, #0]
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	2e00      	cmp	r6, #0
 80053a4:	da03      	bge.n	80053ae <_printf_i+0x9a>
 80053a6:	232d      	movs	r3, #45	@ 0x2d
 80053a8:	9a03      	ldr	r2, [sp, #12]
 80053aa:	4276      	negs	r6, r6
 80053ac:	7013      	strb	r3, [r2, #0]
 80053ae:	4b5d      	ldr	r3, [pc, #372]	@ (8005524 <_printf_i+0x210>)
 80053b0:	270a      	movs	r7, #10
 80053b2:	9304      	str	r3, [sp, #16]
 80053b4:	e018      	b.n	80053e8 <_printf_i+0xd4>
 80053b6:	6806      	ldr	r6, [r0, #0]
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	0649      	lsls	r1, r1, #25
 80053bc:	d5f1      	bpl.n	80053a2 <_printf_i+0x8e>
 80053be:	b236      	sxth	r6, r6
 80053c0:	e7ef      	b.n	80053a2 <_printf_i+0x8e>
 80053c2:	6808      	ldr	r0, [r1, #0]
 80053c4:	6819      	ldr	r1, [r3, #0]
 80053c6:	c940      	ldmia	r1!, {r6}
 80053c8:	0605      	lsls	r5, r0, #24
 80053ca:	d402      	bmi.n	80053d2 <_printf_i+0xbe>
 80053cc:	0640      	lsls	r0, r0, #25
 80053ce:	d500      	bpl.n	80053d2 <_printf_i+0xbe>
 80053d0:	b2b6      	uxth	r6, r6
 80053d2:	6019      	str	r1, [r3, #0]
 80053d4:	4b53      	ldr	r3, [pc, #332]	@ (8005524 <_printf_i+0x210>)
 80053d6:	270a      	movs	r7, #10
 80053d8:	9304      	str	r3, [sp, #16]
 80053da:	2a6f      	cmp	r2, #111	@ 0x6f
 80053dc:	d100      	bne.n	80053e0 <_printf_i+0xcc>
 80053de:	3f02      	subs	r7, #2
 80053e0:	0023      	movs	r3, r4
 80053e2:	2200      	movs	r2, #0
 80053e4:	3343      	adds	r3, #67	@ 0x43
 80053e6:	701a      	strb	r2, [r3, #0]
 80053e8:	6863      	ldr	r3, [r4, #4]
 80053ea:	60a3      	str	r3, [r4, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	db06      	blt.n	80053fe <_printf_i+0xea>
 80053f0:	2104      	movs	r1, #4
 80053f2:	6822      	ldr	r2, [r4, #0]
 80053f4:	9d03      	ldr	r5, [sp, #12]
 80053f6:	438a      	bics	r2, r1
 80053f8:	6022      	str	r2, [r4, #0]
 80053fa:	4333      	orrs	r3, r6
 80053fc:	d00c      	beq.n	8005418 <_printf_i+0x104>
 80053fe:	9d03      	ldr	r5, [sp, #12]
 8005400:	0030      	movs	r0, r6
 8005402:	0039      	movs	r1, r7
 8005404:	f7fa ff10 	bl	8000228 <__aeabi_uidivmod>
 8005408:	9b04      	ldr	r3, [sp, #16]
 800540a:	3d01      	subs	r5, #1
 800540c:	5c5b      	ldrb	r3, [r3, r1]
 800540e:	702b      	strb	r3, [r5, #0]
 8005410:	0033      	movs	r3, r6
 8005412:	0006      	movs	r6, r0
 8005414:	429f      	cmp	r7, r3
 8005416:	d9f3      	bls.n	8005400 <_printf_i+0xec>
 8005418:	2f08      	cmp	r7, #8
 800541a:	d109      	bne.n	8005430 <_printf_i+0x11c>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	07db      	lsls	r3, r3, #31
 8005420:	d506      	bpl.n	8005430 <_printf_i+0x11c>
 8005422:	6862      	ldr	r2, [r4, #4]
 8005424:	6923      	ldr	r3, [r4, #16]
 8005426:	429a      	cmp	r2, r3
 8005428:	dc02      	bgt.n	8005430 <_printf_i+0x11c>
 800542a:	2330      	movs	r3, #48	@ 0x30
 800542c:	3d01      	subs	r5, #1
 800542e:	702b      	strb	r3, [r5, #0]
 8005430:	9b03      	ldr	r3, [sp, #12]
 8005432:	1b5b      	subs	r3, r3, r5
 8005434:	6123      	str	r3, [r4, #16]
 8005436:	9b07      	ldr	r3, [sp, #28]
 8005438:	0021      	movs	r1, r4
 800543a:	9300      	str	r3, [sp, #0]
 800543c:	9805      	ldr	r0, [sp, #20]
 800543e:	9b06      	ldr	r3, [sp, #24]
 8005440:	aa09      	add	r2, sp, #36	@ 0x24
 8005442:	f7ff fef7 	bl	8005234 <_printf_common>
 8005446:	3001      	adds	r0, #1
 8005448:	d148      	bne.n	80054dc <_printf_i+0x1c8>
 800544a:	2001      	movs	r0, #1
 800544c:	4240      	negs	r0, r0
 800544e:	b00b      	add	sp, #44	@ 0x2c
 8005450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005452:	2220      	movs	r2, #32
 8005454:	6809      	ldr	r1, [r1, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	6022      	str	r2, [r4, #0]
 800545a:	2278      	movs	r2, #120	@ 0x78
 800545c:	4932      	ldr	r1, [pc, #200]	@ (8005528 <_printf_i+0x214>)
 800545e:	9104      	str	r1, [sp, #16]
 8005460:	0021      	movs	r1, r4
 8005462:	3145      	adds	r1, #69	@ 0x45
 8005464:	700a      	strb	r2, [r1, #0]
 8005466:	6819      	ldr	r1, [r3, #0]
 8005468:	6822      	ldr	r2, [r4, #0]
 800546a:	c940      	ldmia	r1!, {r6}
 800546c:	0610      	lsls	r0, r2, #24
 800546e:	d402      	bmi.n	8005476 <_printf_i+0x162>
 8005470:	0650      	lsls	r0, r2, #25
 8005472:	d500      	bpl.n	8005476 <_printf_i+0x162>
 8005474:	b2b6      	uxth	r6, r6
 8005476:	6019      	str	r1, [r3, #0]
 8005478:	07d3      	lsls	r3, r2, #31
 800547a:	d502      	bpl.n	8005482 <_printf_i+0x16e>
 800547c:	2320      	movs	r3, #32
 800547e:	4313      	orrs	r3, r2
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	2e00      	cmp	r6, #0
 8005484:	d001      	beq.n	800548a <_printf_i+0x176>
 8005486:	2710      	movs	r7, #16
 8005488:	e7aa      	b.n	80053e0 <_printf_i+0xcc>
 800548a:	2220      	movs	r2, #32
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	4393      	bics	r3, r2
 8005490:	6023      	str	r3, [r4, #0]
 8005492:	e7f8      	b.n	8005486 <_printf_i+0x172>
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	680d      	ldr	r5, [r1, #0]
 8005498:	1d10      	adds	r0, r2, #4
 800549a:	6949      	ldr	r1, [r1, #20]
 800549c:	6018      	str	r0, [r3, #0]
 800549e:	6813      	ldr	r3, [r2, #0]
 80054a0:	062e      	lsls	r6, r5, #24
 80054a2:	d501      	bpl.n	80054a8 <_printf_i+0x194>
 80054a4:	6019      	str	r1, [r3, #0]
 80054a6:	e002      	b.n	80054ae <_printf_i+0x19a>
 80054a8:	066d      	lsls	r5, r5, #25
 80054aa:	d5fb      	bpl.n	80054a4 <_printf_i+0x190>
 80054ac:	8019      	strh	r1, [r3, #0]
 80054ae:	2300      	movs	r3, #0
 80054b0:	9d03      	ldr	r5, [sp, #12]
 80054b2:	6123      	str	r3, [r4, #16]
 80054b4:	e7bf      	b.n	8005436 <_printf_i+0x122>
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	1d11      	adds	r1, r2, #4
 80054ba:	6019      	str	r1, [r3, #0]
 80054bc:	6815      	ldr	r5, [r2, #0]
 80054be:	2100      	movs	r1, #0
 80054c0:	0028      	movs	r0, r5
 80054c2:	6862      	ldr	r2, [r4, #4]
 80054c4:	f000 f996 	bl	80057f4 <memchr>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d001      	beq.n	80054d0 <_printf_i+0x1bc>
 80054cc:	1b40      	subs	r0, r0, r5
 80054ce:	6060      	str	r0, [r4, #4]
 80054d0:	6863      	ldr	r3, [r4, #4]
 80054d2:	6123      	str	r3, [r4, #16]
 80054d4:	2300      	movs	r3, #0
 80054d6:	9a03      	ldr	r2, [sp, #12]
 80054d8:	7013      	strb	r3, [r2, #0]
 80054da:	e7ac      	b.n	8005436 <_printf_i+0x122>
 80054dc:	002a      	movs	r2, r5
 80054de:	6923      	ldr	r3, [r4, #16]
 80054e0:	9906      	ldr	r1, [sp, #24]
 80054e2:	9805      	ldr	r0, [sp, #20]
 80054e4:	9d07      	ldr	r5, [sp, #28]
 80054e6:	47a8      	blx	r5
 80054e8:	3001      	adds	r0, #1
 80054ea:	d0ae      	beq.n	800544a <_printf_i+0x136>
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	079b      	lsls	r3, r3, #30
 80054f0:	d415      	bmi.n	800551e <_printf_i+0x20a>
 80054f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054f4:	68e0      	ldr	r0, [r4, #12]
 80054f6:	4298      	cmp	r0, r3
 80054f8:	daa9      	bge.n	800544e <_printf_i+0x13a>
 80054fa:	0018      	movs	r0, r3
 80054fc:	e7a7      	b.n	800544e <_printf_i+0x13a>
 80054fe:	0022      	movs	r2, r4
 8005500:	2301      	movs	r3, #1
 8005502:	9906      	ldr	r1, [sp, #24]
 8005504:	9805      	ldr	r0, [sp, #20]
 8005506:	9e07      	ldr	r6, [sp, #28]
 8005508:	3219      	adds	r2, #25
 800550a:	47b0      	blx	r6
 800550c:	3001      	adds	r0, #1
 800550e:	d09c      	beq.n	800544a <_printf_i+0x136>
 8005510:	3501      	adds	r5, #1
 8005512:	68e3      	ldr	r3, [r4, #12]
 8005514:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005516:	1a9b      	subs	r3, r3, r2
 8005518:	42ab      	cmp	r3, r5
 800551a:	dcf0      	bgt.n	80054fe <_printf_i+0x1ea>
 800551c:	e7e9      	b.n	80054f2 <_printf_i+0x1de>
 800551e:	2500      	movs	r5, #0
 8005520:	e7f7      	b.n	8005512 <_printf_i+0x1fe>
 8005522:	46c0      	nop			@ (mov r8, r8)
 8005524:	08005a21 	.word	0x08005a21
 8005528:	08005a32 	.word	0x08005a32

0800552c <__sflush_r>:
 800552c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800552e:	220c      	movs	r2, #12
 8005530:	5e8b      	ldrsh	r3, [r1, r2]
 8005532:	0005      	movs	r5, r0
 8005534:	000c      	movs	r4, r1
 8005536:	071a      	lsls	r2, r3, #28
 8005538:	d456      	bmi.n	80055e8 <__sflush_r+0xbc>
 800553a:	684a      	ldr	r2, [r1, #4]
 800553c:	2a00      	cmp	r2, #0
 800553e:	dc02      	bgt.n	8005546 <__sflush_r+0x1a>
 8005540:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005542:	2a00      	cmp	r2, #0
 8005544:	dd4e      	ble.n	80055e4 <__sflush_r+0xb8>
 8005546:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005548:	2f00      	cmp	r7, #0
 800554a:	d04b      	beq.n	80055e4 <__sflush_r+0xb8>
 800554c:	2200      	movs	r2, #0
 800554e:	2080      	movs	r0, #128	@ 0x80
 8005550:	682e      	ldr	r6, [r5, #0]
 8005552:	602a      	str	r2, [r5, #0]
 8005554:	001a      	movs	r2, r3
 8005556:	0140      	lsls	r0, r0, #5
 8005558:	6a21      	ldr	r1, [r4, #32]
 800555a:	4002      	ands	r2, r0
 800555c:	4203      	tst	r3, r0
 800555e:	d033      	beq.n	80055c8 <__sflush_r+0x9c>
 8005560:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005562:	89a3      	ldrh	r3, [r4, #12]
 8005564:	075b      	lsls	r3, r3, #29
 8005566:	d506      	bpl.n	8005576 <__sflush_r+0x4a>
 8005568:	6863      	ldr	r3, [r4, #4]
 800556a:	1ad2      	subs	r2, r2, r3
 800556c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <__sflush_r+0x4a>
 8005572:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005574:	1ad2      	subs	r2, r2, r3
 8005576:	2300      	movs	r3, #0
 8005578:	0028      	movs	r0, r5
 800557a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800557c:	6a21      	ldr	r1, [r4, #32]
 800557e:	47b8      	blx	r7
 8005580:	89a2      	ldrh	r2, [r4, #12]
 8005582:	1c43      	adds	r3, r0, #1
 8005584:	d106      	bne.n	8005594 <__sflush_r+0x68>
 8005586:	6829      	ldr	r1, [r5, #0]
 8005588:	291d      	cmp	r1, #29
 800558a:	d846      	bhi.n	800561a <__sflush_r+0xee>
 800558c:	4b29      	ldr	r3, [pc, #164]	@ (8005634 <__sflush_r+0x108>)
 800558e:	40cb      	lsrs	r3, r1
 8005590:	07db      	lsls	r3, r3, #31
 8005592:	d542      	bpl.n	800561a <__sflush_r+0xee>
 8005594:	2300      	movs	r3, #0
 8005596:	6063      	str	r3, [r4, #4]
 8005598:	6923      	ldr	r3, [r4, #16]
 800559a:	6023      	str	r3, [r4, #0]
 800559c:	04d2      	lsls	r2, r2, #19
 800559e:	d505      	bpl.n	80055ac <__sflush_r+0x80>
 80055a0:	1c43      	adds	r3, r0, #1
 80055a2:	d102      	bne.n	80055aa <__sflush_r+0x7e>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d100      	bne.n	80055ac <__sflush_r+0x80>
 80055aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80055ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055ae:	602e      	str	r6, [r5, #0]
 80055b0:	2900      	cmp	r1, #0
 80055b2:	d017      	beq.n	80055e4 <__sflush_r+0xb8>
 80055b4:	0023      	movs	r3, r4
 80055b6:	3344      	adds	r3, #68	@ 0x44
 80055b8:	4299      	cmp	r1, r3
 80055ba:	d002      	beq.n	80055c2 <__sflush_r+0x96>
 80055bc:	0028      	movs	r0, r5
 80055be:	f7ff fbf9 	bl	8004db4 <_free_r>
 80055c2:	2300      	movs	r3, #0
 80055c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80055c6:	e00d      	b.n	80055e4 <__sflush_r+0xb8>
 80055c8:	2301      	movs	r3, #1
 80055ca:	0028      	movs	r0, r5
 80055cc:	47b8      	blx	r7
 80055ce:	0002      	movs	r2, r0
 80055d0:	1c43      	adds	r3, r0, #1
 80055d2:	d1c6      	bne.n	8005562 <__sflush_r+0x36>
 80055d4:	682b      	ldr	r3, [r5, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d0c3      	beq.n	8005562 <__sflush_r+0x36>
 80055da:	2b1d      	cmp	r3, #29
 80055dc:	d001      	beq.n	80055e2 <__sflush_r+0xb6>
 80055de:	2b16      	cmp	r3, #22
 80055e0:	d11a      	bne.n	8005618 <__sflush_r+0xec>
 80055e2:	602e      	str	r6, [r5, #0]
 80055e4:	2000      	movs	r0, #0
 80055e6:	e01e      	b.n	8005626 <__sflush_r+0xfa>
 80055e8:	690e      	ldr	r6, [r1, #16]
 80055ea:	2e00      	cmp	r6, #0
 80055ec:	d0fa      	beq.n	80055e4 <__sflush_r+0xb8>
 80055ee:	680f      	ldr	r7, [r1, #0]
 80055f0:	600e      	str	r6, [r1, #0]
 80055f2:	1bba      	subs	r2, r7, r6
 80055f4:	9201      	str	r2, [sp, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	079b      	lsls	r3, r3, #30
 80055fa:	d100      	bne.n	80055fe <__sflush_r+0xd2>
 80055fc:	694a      	ldr	r2, [r1, #20]
 80055fe:	60a2      	str	r2, [r4, #8]
 8005600:	9b01      	ldr	r3, [sp, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	ddee      	ble.n	80055e4 <__sflush_r+0xb8>
 8005606:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005608:	0032      	movs	r2, r6
 800560a:	001f      	movs	r7, r3
 800560c:	0028      	movs	r0, r5
 800560e:	9b01      	ldr	r3, [sp, #4]
 8005610:	6a21      	ldr	r1, [r4, #32]
 8005612:	47b8      	blx	r7
 8005614:	2800      	cmp	r0, #0
 8005616:	dc07      	bgt.n	8005628 <__sflush_r+0xfc>
 8005618:	89a2      	ldrh	r2, [r4, #12]
 800561a:	2340      	movs	r3, #64	@ 0x40
 800561c:	2001      	movs	r0, #1
 800561e:	4313      	orrs	r3, r2
 8005620:	b21b      	sxth	r3, r3
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	4240      	negs	r0, r0
 8005626:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005628:	9b01      	ldr	r3, [sp, #4]
 800562a:	1836      	adds	r6, r6, r0
 800562c:	1a1b      	subs	r3, r3, r0
 800562e:	9301      	str	r3, [sp, #4]
 8005630:	e7e6      	b.n	8005600 <__sflush_r+0xd4>
 8005632:	46c0      	nop			@ (mov r8, r8)
 8005634:	20400001 	.word	0x20400001

08005638 <_fflush_r>:
 8005638:	690b      	ldr	r3, [r1, #16]
 800563a:	b570      	push	{r4, r5, r6, lr}
 800563c:	0005      	movs	r5, r0
 800563e:	000c      	movs	r4, r1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d102      	bne.n	800564a <_fflush_r+0x12>
 8005644:	2500      	movs	r5, #0
 8005646:	0028      	movs	r0, r5
 8005648:	bd70      	pop	{r4, r5, r6, pc}
 800564a:	2800      	cmp	r0, #0
 800564c:	d004      	beq.n	8005658 <_fflush_r+0x20>
 800564e:	6a03      	ldr	r3, [r0, #32]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <_fflush_r+0x20>
 8005654:	f7ff fa9a 	bl	8004b8c <__sinit>
 8005658:	220c      	movs	r2, #12
 800565a:	5ea3      	ldrsh	r3, [r4, r2]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0f1      	beq.n	8005644 <_fflush_r+0xc>
 8005660:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005662:	07d2      	lsls	r2, r2, #31
 8005664:	d404      	bmi.n	8005670 <_fflush_r+0x38>
 8005666:	059b      	lsls	r3, r3, #22
 8005668:	d402      	bmi.n	8005670 <_fflush_r+0x38>
 800566a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800566c:	f7ff fb9f 	bl	8004dae <__retarget_lock_acquire_recursive>
 8005670:	0028      	movs	r0, r5
 8005672:	0021      	movs	r1, r4
 8005674:	f7ff ff5a 	bl	800552c <__sflush_r>
 8005678:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800567a:	0005      	movs	r5, r0
 800567c:	07db      	lsls	r3, r3, #31
 800567e:	d4e2      	bmi.n	8005646 <_fflush_r+0xe>
 8005680:	89a3      	ldrh	r3, [r4, #12]
 8005682:	059b      	lsls	r3, r3, #22
 8005684:	d4df      	bmi.n	8005646 <_fflush_r+0xe>
 8005686:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005688:	f7ff fb92 	bl	8004db0 <__retarget_lock_release_recursive>
 800568c:	e7db      	b.n	8005646 <_fflush_r+0xe>

0800568e <__swbuf_r>:
 800568e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005690:	0006      	movs	r6, r0
 8005692:	000d      	movs	r5, r1
 8005694:	0014      	movs	r4, r2
 8005696:	2800      	cmp	r0, #0
 8005698:	d004      	beq.n	80056a4 <__swbuf_r+0x16>
 800569a:	6a03      	ldr	r3, [r0, #32]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <__swbuf_r+0x16>
 80056a0:	f7ff fa74 	bl	8004b8c <__sinit>
 80056a4:	69a3      	ldr	r3, [r4, #24]
 80056a6:	60a3      	str	r3, [r4, #8]
 80056a8:	89a3      	ldrh	r3, [r4, #12]
 80056aa:	071b      	lsls	r3, r3, #28
 80056ac:	d502      	bpl.n	80056b4 <__swbuf_r+0x26>
 80056ae:	6923      	ldr	r3, [r4, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d109      	bne.n	80056c8 <__swbuf_r+0x3a>
 80056b4:	0021      	movs	r1, r4
 80056b6:	0030      	movs	r0, r6
 80056b8:	f000 f82c 	bl	8005714 <__swsetup_r>
 80056bc:	2800      	cmp	r0, #0
 80056be:	d003      	beq.n	80056c8 <__swbuf_r+0x3a>
 80056c0:	2501      	movs	r5, #1
 80056c2:	426d      	negs	r5, r5
 80056c4:	0028      	movs	r0, r5
 80056c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056c8:	6923      	ldr	r3, [r4, #16]
 80056ca:	6820      	ldr	r0, [r4, #0]
 80056cc:	b2ef      	uxtb	r7, r5
 80056ce:	1ac0      	subs	r0, r0, r3
 80056d0:	6963      	ldr	r3, [r4, #20]
 80056d2:	b2ed      	uxtb	r5, r5
 80056d4:	4283      	cmp	r3, r0
 80056d6:	dc05      	bgt.n	80056e4 <__swbuf_r+0x56>
 80056d8:	0021      	movs	r1, r4
 80056da:	0030      	movs	r0, r6
 80056dc:	f7ff ffac 	bl	8005638 <_fflush_r>
 80056e0:	2800      	cmp	r0, #0
 80056e2:	d1ed      	bne.n	80056c0 <__swbuf_r+0x32>
 80056e4:	68a3      	ldr	r3, [r4, #8]
 80056e6:	3001      	adds	r0, #1
 80056e8:	3b01      	subs	r3, #1
 80056ea:	60a3      	str	r3, [r4, #8]
 80056ec:	6823      	ldr	r3, [r4, #0]
 80056ee:	1c5a      	adds	r2, r3, #1
 80056f0:	6022      	str	r2, [r4, #0]
 80056f2:	701f      	strb	r7, [r3, #0]
 80056f4:	6963      	ldr	r3, [r4, #20]
 80056f6:	4283      	cmp	r3, r0
 80056f8:	d004      	beq.n	8005704 <__swbuf_r+0x76>
 80056fa:	89a3      	ldrh	r3, [r4, #12]
 80056fc:	07db      	lsls	r3, r3, #31
 80056fe:	d5e1      	bpl.n	80056c4 <__swbuf_r+0x36>
 8005700:	2d0a      	cmp	r5, #10
 8005702:	d1df      	bne.n	80056c4 <__swbuf_r+0x36>
 8005704:	0021      	movs	r1, r4
 8005706:	0030      	movs	r0, r6
 8005708:	f7ff ff96 	bl	8005638 <_fflush_r>
 800570c:	2800      	cmp	r0, #0
 800570e:	d0d9      	beq.n	80056c4 <__swbuf_r+0x36>
 8005710:	e7d6      	b.n	80056c0 <__swbuf_r+0x32>
	...

08005714 <__swsetup_r>:
 8005714:	4b2d      	ldr	r3, [pc, #180]	@ (80057cc <__swsetup_r+0xb8>)
 8005716:	b570      	push	{r4, r5, r6, lr}
 8005718:	0005      	movs	r5, r0
 800571a:	6818      	ldr	r0, [r3, #0]
 800571c:	000c      	movs	r4, r1
 800571e:	2800      	cmp	r0, #0
 8005720:	d004      	beq.n	800572c <__swsetup_r+0x18>
 8005722:	6a03      	ldr	r3, [r0, #32]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <__swsetup_r+0x18>
 8005728:	f7ff fa30 	bl	8004b8c <__sinit>
 800572c:	220c      	movs	r2, #12
 800572e:	5ea3      	ldrsh	r3, [r4, r2]
 8005730:	071a      	lsls	r2, r3, #28
 8005732:	d423      	bmi.n	800577c <__swsetup_r+0x68>
 8005734:	06da      	lsls	r2, r3, #27
 8005736:	d407      	bmi.n	8005748 <__swsetup_r+0x34>
 8005738:	2209      	movs	r2, #9
 800573a:	602a      	str	r2, [r5, #0]
 800573c:	2240      	movs	r2, #64	@ 0x40
 800573e:	2001      	movs	r0, #1
 8005740:	4313      	orrs	r3, r2
 8005742:	81a3      	strh	r3, [r4, #12]
 8005744:	4240      	negs	r0, r0
 8005746:	e03a      	b.n	80057be <__swsetup_r+0xaa>
 8005748:	075b      	lsls	r3, r3, #29
 800574a:	d513      	bpl.n	8005774 <__swsetup_r+0x60>
 800574c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800574e:	2900      	cmp	r1, #0
 8005750:	d008      	beq.n	8005764 <__swsetup_r+0x50>
 8005752:	0023      	movs	r3, r4
 8005754:	3344      	adds	r3, #68	@ 0x44
 8005756:	4299      	cmp	r1, r3
 8005758:	d002      	beq.n	8005760 <__swsetup_r+0x4c>
 800575a:	0028      	movs	r0, r5
 800575c:	f7ff fb2a 	bl	8004db4 <_free_r>
 8005760:	2300      	movs	r3, #0
 8005762:	6363      	str	r3, [r4, #52]	@ 0x34
 8005764:	2224      	movs	r2, #36	@ 0x24
 8005766:	89a3      	ldrh	r3, [r4, #12]
 8005768:	4393      	bics	r3, r2
 800576a:	81a3      	strh	r3, [r4, #12]
 800576c:	2300      	movs	r3, #0
 800576e:	6063      	str	r3, [r4, #4]
 8005770:	6923      	ldr	r3, [r4, #16]
 8005772:	6023      	str	r3, [r4, #0]
 8005774:	2308      	movs	r3, #8
 8005776:	89a2      	ldrh	r2, [r4, #12]
 8005778:	4313      	orrs	r3, r2
 800577a:	81a3      	strh	r3, [r4, #12]
 800577c:	6923      	ldr	r3, [r4, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10b      	bne.n	800579a <__swsetup_r+0x86>
 8005782:	21a0      	movs	r1, #160	@ 0xa0
 8005784:	2280      	movs	r2, #128	@ 0x80
 8005786:	89a3      	ldrh	r3, [r4, #12]
 8005788:	0089      	lsls	r1, r1, #2
 800578a:	0092      	lsls	r2, r2, #2
 800578c:	400b      	ands	r3, r1
 800578e:	4293      	cmp	r3, r2
 8005790:	d003      	beq.n	800579a <__swsetup_r+0x86>
 8005792:	0021      	movs	r1, r4
 8005794:	0028      	movs	r0, r5
 8005796:	f000 f863 	bl	8005860 <__smakebuf_r>
 800579a:	220c      	movs	r2, #12
 800579c:	5ea3      	ldrsh	r3, [r4, r2]
 800579e:	2101      	movs	r1, #1
 80057a0:	001a      	movs	r2, r3
 80057a2:	400a      	ands	r2, r1
 80057a4:	420b      	tst	r3, r1
 80057a6:	d00b      	beq.n	80057c0 <__swsetup_r+0xac>
 80057a8:	2200      	movs	r2, #0
 80057aa:	60a2      	str	r2, [r4, #8]
 80057ac:	6962      	ldr	r2, [r4, #20]
 80057ae:	4252      	negs	r2, r2
 80057b0:	61a2      	str	r2, [r4, #24]
 80057b2:	2000      	movs	r0, #0
 80057b4:	6922      	ldr	r2, [r4, #16]
 80057b6:	4282      	cmp	r2, r0
 80057b8:	d101      	bne.n	80057be <__swsetup_r+0xaa>
 80057ba:	061a      	lsls	r2, r3, #24
 80057bc:	d4be      	bmi.n	800573c <__swsetup_r+0x28>
 80057be:	bd70      	pop	{r4, r5, r6, pc}
 80057c0:	0799      	lsls	r1, r3, #30
 80057c2:	d400      	bmi.n	80057c6 <__swsetup_r+0xb2>
 80057c4:	6962      	ldr	r2, [r4, #20]
 80057c6:	60a2      	str	r2, [r4, #8]
 80057c8:	e7f3      	b.n	80057b2 <__swsetup_r+0x9e>
 80057ca:	46c0      	nop			@ (mov r8, r8)
 80057cc:	20000018 	.word	0x20000018

080057d0 <_sbrk_r>:
 80057d0:	2300      	movs	r3, #0
 80057d2:	b570      	push	{r4, r5, r6, lr}
 80057d4:	4d06      	ldr	r5, [pc, #24]	@ (80057f0 <_sbrk_r+0x20>)
 80057d6:	0004      	movs	r4, r0
 80057d8:	0008      	movs	r0, r1
 80057da:	602b      	str	r3, [r5, #0]
 80057dc:	f7fb fae6 	bl	8000dac <_sbrk>
 80057e0:	1c43      	adds	r3, r0, #1
 80057e2:	d103      	bne.n	80057ec <_sbrk_r+0x1c>
 80057e4:	682b      	ldr	r3, [r5, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d000      	beq.n	80057ec <_sbrk_r+0x1c>
 80057ea:	6023      	str	r3, [r4, #0]
 80057ec:	bd70      	pop	{r4, r5, r6, pc}
 80057ee:	46c0      	nop			@ (mov r8, r8)
 80057f0:	20000320 	.word	0x20000320

080057f4 <memchr>:
 80057f4:	b2c9      	uxtb	r1, r1
 80057f6:	1882      	adds	r2, r0, r2
 80057f8:	4290      	cmp	r0, r2
 80057fa:	d101      	bne.n	8005800 <memchr+0xc>
 80057fc:	2000      	movs	r0, #0
 80057fe:	4770      	bx	lr
 8005800:	7803      	ldrb	r3, [r0, #0]
 8005802:	428b      	cmp	r3, r1
 8005804:	d0fb      	beq.n	80057fe <memchr+0xa>
 8005806:	3001      	adds	r0, #1
 8005808:	e7f6      	b.n	80057f8 <memchr+0x4>
	...

0800580c <__swhatbuf_r>:
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	000e      	movs	r6, r1
 8005810:	001d      	movs	r5, r3
 8005812:	230e      	movs	r3, #14
 8005814:	5ec9      	ldrsh	r1, [r1, r3]
 8005816:	0014      	movs	r4, r2
 8005818:	b096      	sub	sp, #88	@ 0x58
 800581a:	2900      	cmp	r1, #0
 800581c:	da0c      	bge.n	8005838 <__swhatbuf_r+0x2c>
 800581e:	89b2      	ldrh	r2, [r6, #12]
 8005820:	2380      	movs	r3, #128	@ 0x80
 8005822:	0011      	movs	r1, r2
 8005824:	4019      	ands	r1, r3
 8005826:	421a      	tst	r2, r3
 8005828:	d114      	bne.n	8005854 <__swhatbuf_r+0x48>
 800582a:	2380      	movs	r3, #128	@ 0x80
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	2000      	movs	r0, #0
 8005830:	6029      	str	r1, [r5, #0]
 8005832:	6023      	str	r3, [r4, #0]
 8005834:	b016      	add	sp, #88	@ 0x58
 8005836:	bd70      	pop	{r4, r5, r6, pc}
 8005838:	466a      	mov	r2, sp
 800583a:	f000 f853 	bl	80058e4 <_fstat_r>
 800583e:	2800      	cmp	r0, #0
 8005840:	dbed      	blt.n	800581e <__swhatbuf_r+0x12>
 8005842:	23f0      	movs	r3, #240	@ 0xf0
 8005844:	9901      	ldr	r1, [sp, #4]
 8005846:	021b      	lsls	r3, r3, #8
 8005848:	4019      	ands	r1, r3
 800584a:	4b04      	ldr	r3, [pc, #16]	@ (800585c <__swhatbuf_r+0x50>)
 800584c:	18c9      	adds	r1, r1, r3
 800584e:	424b      	negs	r3, r1
 8005850:	4159      	adcs	r1, r3
 8005852:	e7ea      	b.n	800582a <__swhatbuf_r+0x1e>
 8005854:	2100      	movs	r1, #0
 8005856:	2340      	movs	r3, #64	@ 0x40
 8005858:	e7e9      	b.n	800582e <__swhatbuf_r+0x22>
 800585a:	46c0      	nop			@ (mov r8, r8)
 800585c:	ffffe000 	.word	0xffffe000

08005860 <__smakebuf_r>:
 8005860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005862:	2602      	movs	r6, #2
 8005864:	898b      	ldrh	r3, [r1, #12]
 8005866:	0005      	movs	r5, r0
 8005868:	000c      	movs	r4, r1
 800586a:	b085      	sub	sp, #20
 800586c:	4233      	tst	r3, r6
 800586e:	d007      	beq.n	8005880 <__smakebuf_r+0x20>
 8005870:	0023      	movs	r3, r4
 8005872:	3347      	adds	r3, #71	@ 0x47
 8005874:	6023      	str	r3, [r4, #0]
 8005876:	6123      	str	r3, [r4, #16]
 8005878:	2301      	movs	r3, #1
 800587a:	6163      	str	r3, [r4, #20]
 800587c:	b005      	add	sp, #20
 800587e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005880:	ab03      	add	r3, sp, #12
 8005882:	aa02      	add	r2, sp, #8
 8005884:	f7ff ffc2 	bl	800580c <__swhatbuf_r>
 8005888:	9f02      	ldr	r7, [sp, #8]
 800588a:	9001      	str	r0, [sp, #4]
 800588c:	0039      	movs	r1, r7
 800588e:	0028      	movs	r0, r5
 8005890:	f7ff fafc 	bl	8004e8c <_malloc_r>
 8005894:	2800      	cmp	r0, #0
 8005896:	d108      	bne.n	80058aa <__smakebuf_r+0x4a>
 8005898:	220c      	movs	r2, #12
 800589a:	5ea3      	ldrsh	r3, [r4, r2]
 800589c:	059a      	lsls	r2, r3, #22
 800589e:	d4ed      	bmi.n	800587c <__smakebuf_r+0x1c>
 80058a0:	2203      	movs	r2, #3
 80058a2:	4393      	bics	r3, r2
 80058a4:	431e      	orrs	r6, r3
 80058a6:	81a6      	strh	r6, [r4, #12]
 80058a8:	e7e2      	b.n	8005870 <__smakebuf_r+0x10>
 80058aa:	2380      	movs	r3, #128	@ 0x80
 80058ac:	89a2      	ldrh	r2, [r4, #12]
 80058ae:	6020      	str	r0, [r4, #0]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	81a3      	strh	r3, [r4, #12]
 80058b4:	9b03      	ldr	r3, [sp, #12]
 80058b6:	6120      	str	r0, [r4, #16]
 80058b8:	6167      	str	r7, [r4, #20]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00c      	beq.n	80058d8 <__smakebuf_r+0x78>
 80058be:	0028      	movs	r0, r5
 80058c0:	230e      	movs	r3, #14
 80058c2:	5ee1      	ldrsh	r1, [r4, r3]
 80058c4:	f000 f820 	bl	8005908 <_isatty_r>
 80058c8:	2800      	cmp	r0, #0
 80058ca:	d005      	beq.n	80058d8 <__smakebuf_r+0x78>
 80058cc:	2303      	movs	r3, #3
 80058ce:	89a2      	ldrh	r2, [r4, #12]
 80058d0:	439a      	bics	r2, r3
 80058d2:	3b02      	subs	r3, #2
 80058d4:	4313      	orrs	r3, r2
 80058d6:	81a3      	strh	r3, [r4, #12]
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	9a01      	ldr	r2, [sp, #4]
 80058dc:	4313      	orrs	r3, r2
 80058de:	81a3      	strh	r3, [r4, #12]
 80058e0:	e7cc      	b.n	800587c <__smakebuf_r+0x1c>
	...

080058e4 <_fstat_r>:
 80058e4:	2300      	movs	r3, #0
 80058e6:	b570      	push	{r4, r5, r6, lr}
 80058e8:	4d06      	ldr	r5, [pc, #24]	@ (8005904 <_fstat_r+0x20>)
 80058ea:	0004      	movs	r4, r0
 80058ec:	0008      	movs	r0, r1
 80058ee:	0011      	movs	r1, r2
 80058f0:	602b      	str	r3, [r5, #0]
 80058f2:	f7fb fa38 	bl	8000d66 <_fstat>
 80058f6:	1c43      	adds	r3, r0, #1
 80058f8:	d103      	bne.n	8005902 <_fstat_r+0x1e>
 80058fa:	682b      	ldr	r3, [r5, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d000      	beq.n	8005902 <_fstat_r+0x1e>
 8005900:	6023      	str	r3, [r4, #0]
 8005902:	bd70      	pop	{r4, r5, r6, pc}
 8005904:	20000320 	.word	0x20000320

08005908 <_isatty_r>:
 8005908:	2300      	movs	r3, #0
 800590a:	b570      	push	{r4, r5, r6, lr}
 800590c:	4d06      	ldr	r5, [pc, #24]	@ (8005928 <_isatty_r+0x20>)
 800590e:	0004      	movs	r4, r0
 8005910:	0008      	movs	r0, r1
 8005912:	602b      	str	r3, [r5, #0]
 8005914:	f7fb fa35 	bl	8000d82 <_isatty>
 8005918:	1c43      	adds	r3, r0, #1
 800591a:	d103      	bne.n	8005924 <_isatty_r+0x1c>
 800591c:	682b      	ldr	r3, [r5, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d000      	beq.n	8005924 <_isatty_r+0x1c>
 8005922:	6023      	str	r3, [r4, #0]
 8005924:	bd70      	pop	{r4, r5, r6, pc}
 8005926:	46c0      	nop			@ (mov r8, r8)
 8005928:	20000320 	.word	0x20000320

0800592c <_init>:
 800592c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800592e:	46c0      	nop			@ (mov r8, r8)
 8005930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005932:	bc08      	pop	{r3}
 8005934:	469e      	mov	lr, r3
 8005936:	4770      	bx	lr

08005938 <_fini>:
 8005938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593a:	46c0      	nop			@ (mov r8, r8)
 800593c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800593e:	bc08      	pop	{r3}
 8005940:	469e      	mov	lr, r3
 8005942:	4770      	bx	lr
