GenerateVHDLModel=True
GenerateEdifModel=False
GenerateVerilogModel=False
GenerateVHDLInstantiation=True
GenerateVerilogInstantiation=False
GenerateNGDNetlist=True
IgnoreWarning=False
UserCancelled=True
TargetFamily=spartan
CAEVendor=synopsys
BusNotation=B<I>
PreviousModule=OP
