
week8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a214  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800a3b0  0800a3b0  0001a3b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a418  0800a418  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a418  0800a418  0001a418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a420  0800a420  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a420  0800a420  0001a420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a424  0800a424  0001a424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800a428  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d8  200000a8  0800a4d0  000200a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a80  0800a4d0  00020a80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111e8  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d3  00000000  00000000  000312c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  00033398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  00034370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a0f  00000000  00000000  000352b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000116c2  00000000  00000000  0004bcc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000908c2  00000000  00000000  0005d389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000edc4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a44  00000000  00000000  000edca0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000a8 	.word	0x200000a8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a394 	.word	0x0800a394

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000ac 	.word	0x200000ac
 80001d4:	0800a394 	.word	0x0800a394

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	bf28      	it	cs
 8000c0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c10:	d2ed      	bcs.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_uldivmod>:
 8000d6c:	b953      	cbnz	r3, 8000d84 <__aeabi_uldivmod+0x18>
 8000d6e:	b94a      	cbnz	r2, 8000d84 <__aeabi_uldivmod+0x18>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	bf08      	it	eq
 8000d74:	2800      	cmpeq	r0, #0
 8000d76:	bf1c      	itt	ne
 8000d78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d80:	f000 b96e 	b.w	8001060 <__aeabi_idiv0>
 8000d84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d8c:	f000 f806 	bl	8000d9c <__udivmoddi4>
 8000d90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d98:	b004      	add	sp, #16
 8000d9a:	4770      	bx	lr

08000d9c <__udivmoddi4>:
 8000d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da0:	9d08      	ldr	r5, [sp, #32]
 8000da2:	4604      	mov	r4, r0
 8000da4:	468c      	mov	ip, r1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	f040 8083 	bne.w	8000eb2 <__udivmoddi4+0x116>
 8000dac:	428a      	cmp	r2, r1
 8000dae:	4617      	mov	r7, r2
 8000db0:	d947      	bls.n	8000e42 <__udivmoddi4+0xa6>
 8000db2:	fab2 f282 	clz	r2, r2
 8000db6:	b142      	cbz	r2, 8000dca <__udivmoddi4+0x2e>
 8000db8:	f1c2 0020 	rsb	r0, r2, #32
 8000dbc:	fa24 f000 	lsr.w	r0, r4, r0
 8000dc0:	4091      	lsls	r1, r2
 8000dc2:	4097      	lsls	r7, r2
 8000dc4:	ea40 0c01 	orr.w	ip, r0, r1
 8000dc8:	4094      	lsls	r4, r2
 8000dca:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000dce:	0c23      	lsrs	r3, r4, #16
 8000dd0:	fbbc f6f8 	udiv	r6, ip, r8
 8000dd4:	fa1f fe87 	uxth.w	lr, r7
 8000dd8:	fb08 c116 	mls	r1, r8, r6, ip
 8000ddc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de0:	fb06 f10e 	mul.w	r1, r6, lr
 8000de4:	4299      	cmp	r1, r3
 8000de6:	d909      	bls.n	8000dfc <__udivmoddi4+0x60>
 8000de8:	18fb      	adds	r3, r7, r3
 8000dea:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dee:	f080 8119 	bcs.w	8001024 <__udivmoddi4+0x288>
 8000df2:	4299      	cmp	r1, r3
 8000df4:	f240 8116 	bls.w	8001024 <__udivmoddi4+0x288>
 8000df8:	3e02      	subs	r6, #2
 8000dfa:	443b      	add	r3, r7
 8000dfc:	1a5b      	subs	r3, r3, r1
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e04:	fb08 3310 	mls	r3, r8, r0, r3
 8000e08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x8c>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e1a:	f080 8105 	bcs.w	8001028 <__udivmoddi4+0x28c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8102 	bls.w	8001028 <__udivmoddi4+0x28c>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e2c:	eba4 040e 	sub.w	r4, r4, lr
 8000e30:	2600      	movs	r6, #0
 8000e32:	b11d      	cbz	r5, 8000e3c <__udivmoddi4+0xa0>
 8000e34:	40d4      	lsrs	r4, r2
 8000e36:	2300      	movs	r3, #0
 8000e38:	e9c5 4300 	strd	r4, r3, [r5]
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	b902      	cbnz	r2, 8000e46 <__udivmoddi4+0xaa>
 8000e44:	deff      	udf	#255	; 0xff
 8000e46:	fab2 f282 	clz	r2, r2
 8000e4a:	2a00      	cmp	r2, #0
 8000e4c:	d150      	bne.n	8000ef0 <__udivmoddi4+0x154>
 8000e4e:	1bcb      	subs	r3, r1, r7
 8000e50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e54:	fa1f f887 	uxth.w	r8, r7
 8000e58:	2601      	movs	r6, #1
 8000e5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e5e:	0c21      	lsrs	r1, r4, #16
 8000e60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb08 f30c 	mul.w	r3, r8, ip
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0xe4>
 8000e70:	1879      	adds	r1, r7, r1
 8000e72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0xe2>
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	f200 80e9 	bhi.w	8001050 <__udivmoddi4+0x2b4>
 8000e7e:	4684      	mov	ip, r0
 8000e80:	1ac9      	subs	r1, r1, r3
 8000e82:	b2a3      	uxth	r3, r4
 8000e84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e88:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e8c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e90:	fb08 f800 	mul.w	r8, r8, r0
 8000e94:	45a0      	cmp	r8, r4
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x10c>
 8000e98:	193c      	adds	r4, r7, r4
 8000e9a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x10a>
 8000ea0:	45a0      	cmp	r8, r4
 8000ea2:	f200 80d9 	bhi.w	8001058 <__udivmoddi4+0x2bc>
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	eba4 0408 	sub.w	r4, r4, r8
 8000eac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000eb0:	e7bf      	b.n	8000e32 <__udivmoddi4+0x96>
 8000eb2:	428b      	cmp	r3, r1
 8000eb4:	d909      	bls.n	8000eca <__udivmoddi4+0x12e>
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	f000 80b1 	beq.w	800101e <__udivmoddi4+0x282>
 8000ebc:	2600      	movs	r6, #0
 8000ebe:	e9c5 0100 	strd	r0, r1, [r5]
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	4631      	mov	r1, r6
 8000ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eca:	fab3 f683 	clz	r6, r3
 8000ece:	2e00      	cmp	r6, #0
 8000ed0:	d14a      	bne.n	8000f68 <__udivmoddi4+0x1cc>
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d302      	bcc.n	8000edc <__udivmoddi4+0x140>
 8000ed6:	4282      	cmp	r2, r0
 8000ed8:	f200 80b8 	bhi.w	800104c <__udivmoddi4+0x2b0>
 8000edc:	1a84      	subs	r4, r0, r2
 8000ede:	eb61 0103 	sbc.w	r1, r1, r3
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	468c      	mov	ip, r1
 8000ee6:	2d00      	cmp	r5, #0
 8000ee8:	d0a8      	beq.n	8000e3c <__udivmoddi4+0xa0>
 8000eea:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eee:	e7a5      	b.n	8000e3c <__udivmoddi4+0xa0>
 8000ef0:	f1c2 0320 	rsb	r3, r2, #32
 8000ef4:	fa20 f603 	lsr.w	r6, r0, r3
 8000ef8:	4097      	lsls	r7, r2
 8000efa:	fa01 f002 	lsl.w	r0, r1, r2
 8000efe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f02:	40d9      	lsrs	r1, r3
 8000f04:	4330      	orrs	r0, r6
 8000f06:	0c03      	lsrs	r3, r0, #16
 8000f08:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f0c:	fa1f f887 	uxth.w	r8, r7
 8000f10:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f18:	fb06 f108 	mul.w	r1, r6, r8
 8000f1c:	4299      	cmp	r1, r3
 8000f1e:	fa04 f402 	lsl.w	r4, r4, r2
 8000f22:	d909      	bls.n	8000f38 <__udivmoddi4+0x19c>
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000f2a:	f080 808d 	bcs.w	8001048 <__udivmoddi4+0x2ac>
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	f240 808a 	bls.w	8001048 <__udivmoddi4+0x2ac>
 8000f34:	3e02      	subs	r6, #2
 8000f36:	443b      	add	r3, r7
 8000f38:	1a5b      	subs	r3, r3, r1
 8000f3a:	b281      	uxth	r1, r0
 8000f3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f48:	fb00 f308 	mul.w	r3, r0, r8
 8000f4c:	428b      	cmp	r3, r1
 8000f4e:	d907      	bls.n	8000f60 <__udivmoddi4+0x1c4>
 8000f50:	1879      	adds	r1, r7, r1
 8000f52:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f56:	d273      	bcs.n	8001040 <__udivmoddi4+0x2a4>
 8000f58:	428b      	cmp	r3, r1
 8000f5a:	d971      	bls.n	8001040 <__udivmoddi4+0x2a4>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4439      	add	r1, r7
 8000f60:	1acb      	subs	r3, r1, r3
 8000f62:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f66:	e778      	b.n	8000e5a <__udivmoddi4+0xbe>
 8000f68:	f1c6 0c20 	rsb	ip, r6, #32
 8000f6c:	fa03 f406 	lsl.w	r4, r3, r6
 8000f70:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f74:	431c      	orrs	r4, r3
 8000f76:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000f7e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f82:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f86:	431f      	orrs	r7, r3
 8000f88:	0c3b      	lsrs	r3, r7, #16
 8000f8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8e:	fa1f f884 	uxth.w	r8, r4
 8000f92:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f96:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f9a:	fb09 fa08 	mul.w	sl, r9, r8
 8000f9e:	458a      	cmp	sl, r1
 8000fa0:	fa02 f206 	lsl.w	r2, r2, r6
 8000fa4:	fa00 f306 	lsl.w	r3, r0, r6
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x220>
 8000faa:	1861      	adds	r1, r4, r1
 8000fac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000fb0:	d248      	bcs.n	8001044 <__udivmoddi4+0x2a8>
 8000fb2:	458a      	cmp	sl, r1
 8000fb4:	d946      	bls.n	8001044 <__udivmoddi4+0x2a8>
 8000fb6:	f1a9 0902 	sub.w	r9, r9, #2
 8000fba:	4421      	add	r1, r4
 8000fbc:	eba1 010a 	sub.w	r1, r1, sl
 8000fc0:	b2bf      	uxth	r7, r7
 8000fc2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fc6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fca:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fce:	fb00 f808 	mul.w	r8, r0, r8
 8000fd2:	45b8      	cmp	r8, r7
 8000fd4:	d907      	bls.n	8000fe6 <__udivmoddi4+0x24a>
 8000fd6:	19e7      	adds	r7, r4, r7
 8000fd8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000fdc:	d22e      	bcs.n	800103c <__udivmoddi4+0x2a0>
 8000fde:	45b8      	cmp	r8, r7
 8000fe0:	d92c      	bls.n	800103c <__udivmoddi4+0x2a0>
 8000fe2:	3802      	subs	r0, #2
 8000fe4:	4427      	add	r7, r4
 8000fe6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fea:	eba7 0708 	sub.w	r7, r7, r8
 8000fee:	fba0 8902 	umull	r8, r9, r0, r2
 8000ff2:	454f      	cmp	r7, r9
 8000ff4:	46c6      	mov	lr, r8
 8000ff6:	4649      	mov	r1, r9
 8000ff8:	d31a      	bcc.n	8001030 <__udivmoddi4+0x294>
 8000ffa:	d017      	beq.n	800102c <__udivmoddi4+0x290>
 8000ffc:	b15d      	cbz	r5, 8001016 <__udivmoddi4+0x27a>
 8000ffe:	ebb3 020e 	subs.w	r2, r3, lr
 8001002:	eb67 0701 	sbc.w	r7, r7, r1
 8001006:	fa07 fc0c 	lsl.w	ip, r7, ip
 800100a:	40f2      	lsrs	r2, r6
 800100c:	ea4c 0202 	orr.w	r2, ip, r2
 8001010:	40f7      	lsrs	r7, r6
 8001012:	e9c5 2700 	strd	r2, r7, [r5]
 8001016:	2600      	movs	r6, #0
 8001018:	4631      	mov	r1, r6
 800101a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101e:	462e      	mov	r6, r5
 8001020:	4628      	mov	r0, r5
 8001022:	e70b      	b.n	8000e3c <__udivmoddi4+0xa0>
 8001024:	4606      	mov	r6, r0
 8001026:	e6e9      	b.n	8000dfc <__udivmoddi4+0x60>
 8001028:	4618      	mov	r0, r3
 800102a:	e6fd      	b.n	8000e28 <__udivmoddi4+0x8c>
 800102c:	4543      	cmp	r3, r8
 800102e:	d2e5      	bcs.n	8000ffc <__udivmoddi4+0x260>
 8001030:	ebb8 0e02 	subs.w	lr, r8, r2
 8001034:	eb69 0104 	sbc.w	r1, r9, r4
 8001038:	3801      	subs	r0, #1
 800103a:	e7df      	b.n	8000ffc <__udivmoddi4+0x260>
 800103c:	4608      	mov	r0, r1
 800103e:	e7d2      	b.n	8000fe6 <__udivmoddi4+0x24a>
 8001040:	4660      	mov	r0, ip
 8001042:	e78d      	b.n	8000f60 <__udivmoddi4+0x1c4>
 8001044:	4681      	mov	r9, r0
 8001046:	e7b9      	b.n	8000fbc <__udivmoddi4+0x220>
 8001048:	4666      	mov	r6, ip
 800104a:	e775      	b.n	8000f38 <__udivmoddi4+0x19c>
 800104c:	4630      	mov	r0, r6
 800104e:	e74a      	b.n	8000ee6 <__udivmoddi4+0x14a>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	4439      	add	r1, r7
 8001056:	e713      	b.n	8000e80 <__udivmoddi4+0xe4>
 8001058:	3802      	subs	r0, #2
 800105a:	443c      	add	r4, r7
 800105c:	e724      	b.n	8000ea8 <__udivmoddi4+0x10c>
 800105e:	bf00      	nop

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001064:	b5b0      	push	{r4, r5, r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800106a:	f002 fdd1 	bl	8003c10 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800106e:	f000 f883 	bl	8001178 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001072:	f000 faaf 	bl	80015d4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001076:	f000 fa85 	bl	8001584 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800107a:	f000 fa2d 	bl	80014d8 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 800107e:	f000 f911 	bl	80012a4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001082:	f000 f967 	bl	8001354 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001086:	f000 f9b1 	bl	80013ec <MX_TIM3_Init>
	MX_USART6_UART_Init();
 800108a:	f000 fa51 	bl	8001530 <MX_USART6_UART_Init>
	MX_I2C1_Init();
 800108e:	f000 f8db 	bl	8001248 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	UART2.huart = &huart2;
 8001092:	4b30      	ldr	r3, [pc, #192]	; (8001154 <main+0xf0>)
 8001094:	4a30      	ldr	r2, [pc, #192]	; (8001158 <main+0xf4>)
 8001096:	601a      	str	r2, [r3, #0]
	UART2.RxLen = 255;
 8001098:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <main+0xf0>)
 800109a:	22ff      	movs	r2, #255	; 0xff
 800109c:	80da      	strh	r2, [r3, #6]
	UART2.TxLen = 255;
 800109e:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <main+0xf0>)
 80010a0:	22ff      	movs	r2, #255	; 0xff
 80010a2:	809a      	strh	r2, [r3, #4]
	UARTInit(&UART2);
 80010a4:	482b      	ldr	r0, [pc, #172]	; (8001154 <main+0xf0>)
 80010a6:	f000 fb43 	bl	8001730 <UARTInit>
	UARTResetStart(&UART2);
 80010aa:	482a      	ldr	r0, [pc, #168]	; (8001154 <main+0xf0>)
 80010ac:	f000 fb68 	bl	8001780 <UARTResetStart>
	//start micros
	HAL_TIM_Base_Start_IT(&htim2);
 80010b0:	482a      	ldr	r0, [pc, #168]	; (800115c <main+0xf8>)
 80010b2:	f006 f90b 	bl	80072cc <HAL_TIM_Base_Start_IT>
	//Encoder start
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80010b6:	213c      	movs	r1, #60	; 0x3c
 80010b8:	4829      	ldr	r0, [pc, #164]	; (8001160 <main+0xfc>)
 80010ba:	f006 fb19 	bl	80076f0 <HAL_TIM_Encoder_Start>
	//PWM start AIN1
	HAL_TIM_Base_Start(&htim3);
 80010be:	4829      	ldr	r0, [pc, #164]	; (8001164 <main+0x100>)
 80010c0:	f006 f8aa 	bl	8007218 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80010c4:	2100      	movs	r1, #0
 80010c6:	4827      	ldr	r0, [pc, #156]	; (8001164 <main+0x100>)
 80010c8:	f006 f9bc 	bl	8007444 <HAL_TIM_PWM_Start>
	htim3.Instance->CCR1 = 5000;
 80010cc:	4b25      	ldr	r3, [pc, #148]	; (8001164 <main+0x100>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d4:	635a      	str	r2, [r3, #52]	; 0x34
	I2Con();
 80010d6:	f001 f92b 	bl	8002330 <I2Con>
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		int16_t inputChar = UARTReadChar(&UART2);
 80010da:	481e      	ldr	r0, [pc, #120]	; (8001154 <main+0xf0>)
 80010dc:	f000 fb74 	bl	80017c8 <UARTReadChar>
 80010e0:	4603      	mov	r3, r0
 80010e2:	80fb      	strh	r3, [r7, #6]
		a = inputChar;
 80010e4:	4a20      	ldr	r2, [pc, #128]	; (8001168 <main+0x104>)
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	8013      	strh	r3, [r2, #0]
		if (inputChar != -1)
 80010ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010f2:	d006      	beq.n	8001102 <main+0x9e>
		{
			DynamixelProtocal2(MainMemory, 1, inputChar, &UART2);
 80010f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80010f8:	4b16      	ldr	r3, [pc, #88]	; (8001154 <main+0xf0>)
 80010fa:	2101      	movs	r1, #1
 80010fc:	481b      	ldr	r0, [pc, #108]	; (800116c <main+0x108>)
 80010fe:	f000 fc47 	bl	8001990 <DynamixelProtocal2>
		}
		findingPosition();
 8001102:	f001 f929 	bl	8002358 <findingPosition>
		gotoSethome();
 8001106:	f001 fe0b 	bl	8002d20 <gotoSethome>
		if (micros() - Timestamp >= dt){
 800110a:	f002 fa3d 	bl	8003588 <micros>
 800110e:	4b18      	ldr	r3, [pc, #96]	; (8001170 <main+0x10c>)
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	1a84      	subs	r4, r0, r2
 8001116:	eb61 0503 	sbc.w	r5, r1, r3
 800111a:	4b16      	ldr	r3, [pc, #88]	; (8001174 <main+0x110>)
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	b29a      	uxth	r2, r3
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	429d      	cmp	r5, r3
 8001126:	bf08      	it	eq
 8001128:	4294      	cmpeq	r4, r2
 800112a:	d30f      	bcc.n	800114c <main+0xe8>
			Timestamp = micros();
 800112c:	f002 fa2c 	bl	8003588 <micros>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	490e      	ldr	r1, [pc, #56]	; (8001170 <main+0x10c>)
 8001136:	e9c1 2300 	strd	r2, r3, [r1]
			trajectory(Timestamp);
 800113a:	4b0d      	ldr	r3, [pc, #52]	; (8001170 <main+0x10c>)
 800113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f001 f9fc 	bl	8002540 <trajectory>
			kalman();
 8001148:	f001 fe3e 	bl	8002dc8 <kalman>
		}
		UARTTxDumpBuffer(&UART2);
 800114c:	4801      	ldr	r0, [pc, #4]	; (8001154 <main+0xf0>)
 800114e:	f000 fb87 	bl	8001860 <UARTTxDumpBuffer>
	{
 8001152:	e7c2      	b.n	80010da <main+0x76>
 8001154:	200000c4 	.word	0x200000c4
 8001158:	20000a28 	.word	0x20000a28
 800115c:	200009e0 	.word	0x200009e0
 8001160:	20000954 	.word	0x20000954
 8001164:	200008ac 	.word	0x200008ac
 8001168:	2000072a 	.word	0x2000072a
 800116c:	200000dc 	.word	0x200000dc
 8001170:	20000760 	.word	0x20000760
 8001174:	2000000c 	.word	0x2000000c

08001178 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b094      	sub	sp, #80	; 0x50
 800117c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0320 	add.w	r3, r7, #32
 8001182:	2230      	movs	r2, #48	; 0x30
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f008 f8be 	bl	8009308 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	4b27      	ldr	r3, [pc, #156]	; (8001240 <SystemClock_Config+0xc8>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a4:	4a26      	ldr	r2, [pc, #152]	; (8001240 <SystemClock_Config+0xc8>)
 80011a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011aa:	6413      	str	r3, [r2, #64]	; 0x40
 80011ac:	4b24      	ldr	r3, [pc, #144]	; (8001240 <SystemClock_Config+0xc8>)
 80011ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011b8:	2300      	movs	r3, #0
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	4b21      	ldr	r3, [pc, #132]	; (8001244 <SystemClock_Config+0xcc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a20      	ldr	r2, [pc, #128]	; (8001244 <SystemClock_Config+0xcc>)
 80011c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4b1e      	ldr	r3, [pc, #120]	; (8001244 <SystemClock_Config+0xcc>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d4:	2302      	movs	r3, #2
 80011d6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d8:	2301      	movs	r3, #1
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011dc:	2310      	movs	r3, #16
 80011de:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e0:	2302      	movs	r3, #2
 80011e2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e4:	2300      	movs	r3, #0
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80011e8:	2308      	movs	r3, #8
 80011ea:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 80011ec:	2364      	movs	r3, #100	; 0x64
 80011ee:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f0:	2302      	movs	r3, #2
 80011f2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80011f4:	2304      	movs	r3, #4
 80011f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f8:	f107 0320 	add.w	r3, r7, #32
 80011fc:	4618      	mov	r0, r3
 80011fe:	f005 fb47 	bl	8006890 <HAL_RCC_OscConfig>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001208:	f002 f9d8 	bl	80035bc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120c:	230f      	movs	r3, #15
 800120e:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001210:	2302      	movs	r3, #2
 8001212:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001222:	f107 030c 	add.w	r3, r7, #12
 8001226:	2103      	movs	r1, #3
 8001228:	4618      	mov	r0, r3
 800122a:	f005 fda9 	bl	8006d80 <HAL_RCC_ClockConfig>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 8001234:	f002 f9c2 	bl	80035bc <Error_Handler>
	}
}
 8001238:	bf00      	nop
 800123a:	3750      	adds	r7, #80	; 0x50
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40023800 	.word	0x40023800
 8001244:	40007000 	.word	0x40007000

08001248 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <MX_I2C1_Init+0x50>)
 800124e:	4a13      	ldr	r2, [pc, #76]	; (800129c <MX_I2C1_Init+0x54>)
 8001250:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001252:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_I2C1_Init+0x50>)
 8001254:	4a12      	ldr	r2, [pc, #72]	; (80012a0 <MX_I2C1_Init+0x58>)
 8001256:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_I2C1_Init+0x50>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <MX_I2C1_Init+0x50>)
 8001260:	2200      	movs	r2, #0
 8001262:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <MX_I2C1_Init+0x50>)
 8001266:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800126a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <MX_I2C1_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MX_I2C1_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <MX_I2C1_Init+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <MX_I2C1_Init+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001284:	4804      	ldr	r0, [pc, #16]	; (8001298 <MX_I2C1_Init+0x50>)
 8001286:	f003 fc63 	bl	8004b50 <HAL_I2C_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8001290:	f002 f994 	bl	80035bc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000858 	.word	0x20000858
 800129c:	40005400 	.word	0x40005400
 80012a0:	000186a0 	.word	0x000186a0

080012a4 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08c      	sub	sp, #48	; 0x30
 80012a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = {0};
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	2224      	movs	r2, #36	; 0x24
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f008 f828 	bl	8009308 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80012c0:	4b22      	ldr	r3, [pc, #136]	; (800134c <MX_TIM1_Init+0xa8>)
 80012c2:	4a23      	ldr	r2, [pc, #140]	; (8001350 <MX_TIM1_Init+0xac>)
 80012c4:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 80012c6:	4b21      	ldr	r3, [pc, #132]	; (800134c <MX_TIM1_Init+0xa8>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012cc:	4b1f      	ldr	r3, [pc, #124]	; (800134c <MX_TIM1_Init+0xa8>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 2047;
 80012d2:	4b1e      	ldr	r3, [pc, #120]	; (800134c <MX_TIM1_Init+0xa8>)
 80012d4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80012d8:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012da:	4b1c      	ldr	r3, [pc, #112]	; (800134c <MX_TIM1_Init+0xa8>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <MX_TIM1_Init+0xa8>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e6:	4b19      	ldr	r3, [pc, #100]	; (800134c <MX_TIM1_Init+0xa8>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012ec:	2303      	movs	r3, #3
 80012ee:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012f0:	2300      	movs	r3, #0
 80012f2:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012f4:	2301      	movs	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 3;
 80012fc:	2303      	movs	r3, #3
 80012fe:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001304:	2301      	movs	r3, #1
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 5;
 800130c:	2305      	movs	r3, #5
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	4619      	mov	r1, r3
 8001316:	480d      	ldr	r0, [pc, #52]	; (800134c <MX_TIM1_Init+0xa8>)
 8001318:	f006 f944 	bl	80075a4 <HAL_TIM_Encoder_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM1_Init+0x82>
	{
		Error_Handler();
 8001322:	f002 f94b 	bl	80035bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800132a:	2300      	movs	r3, #0
 800132c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4619      	mov	r1, r3
 8001332:	4806      	ldr	r0, [pc, #24]	; (800134c <MX_TIM1_Init+0xa8>)
 8001334:	f006 ffe8 	bl	8008308 <HAL_TIMEx_MasterConfigSynchronization>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM1_Init+0x9e>
	{
		Error_Handler();
 800133e:	f002 f93d 	bl	80035bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	3730      	adds	r7, #48	; 0x30
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000954 	.word	0x20000954
 8001350:	40010000 	.word	0x40010000

08001354 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001368:	463b      	mov	r3, r7
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001370:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <MX_TIM2_Init+0x94>)
 8001372:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001376:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 99;
 8001378:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <MX_TIM2_Init+0x94>)
 800137a:	2263      	movs	r2, #99	; 0x63
 800137c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137e:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <MX_TIM2_Init+0x94>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8001384:	4b18      	ldr	r3, [pc, #96]	; (80013e8 <MX_TIM2_Init+0x94>)
 8001386:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800138a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138c:	4b16      	ldr	r3, [pc, #88]	; (80013e8 <MX_TIM2_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001392:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <MX_TIM2_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001398:	4813      	ldr	r0, [pc, #76]	; (80013e8 <MX_TIM2_Init+0x94>)
 800139a:	f005 feed 	bl	8007178 <HAL_TIM_Base_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 80013a4:	f002 f90a 	bl	80035bc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ac:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013ae:	f107 0308 	add.w	r3, r7, #8
 80013b2:	4619      	mov	r1, r3
 80013b4:	480c      	ldr	r0, [pc, #48]	; (80013e8 <MX_TIM2_Init+0x94>)
 80013b6:	f006 fbef 	bl	8007b98 <HAL_TIM_ConfigClockSource>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 80013c0:	f002 f8fc 	bl	80035bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c4:	2300      	movs	r3, #0
 80013c6:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c8:	2300      	movs	r3, #0
 80013ca:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013cc:	463b      	mov	r3, r7
 80013ce:	4619      	mov	r1, r3
 80013d0:	4805      	ldr	r0, [pc, #20]	; (80013e8 <MX_TIM2_Init+0x94>)
 80013d2:	f006 ff99 	bl	8008308 <HAL_TIMEx_MasterConfigSynchronization>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 80013dc:	f002 f8ee 	bl	80035bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80013e0:	bf00      	nop
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200009e0 	.word	0x200009e0

080013ec <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08e      	sub	sp, #56	; 0x38
 80013f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
 8001418:	615a      	str	r2, [r3, #20]
 800141a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800141c:	4b2c      	ldr	r3, [pc, #176]	; (80014d0 <MX_TIM3_Init+0xe4>)
 800141e:	4a2d      	ldr	r2, [pc, #180]	; (80014d4 <MX_TIM3_Init+0xe8>)
 8001420:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 99;
 8001422:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <MX_TIM3_Init+0xe4>)
 8001424:	2263      	movs	r2, #99	; 0x63
 8001426:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001428:	4b29      	ldr	r3, [pc, #164]	; (80014d0 <MX_TIM3_Init+0xe4>)
 800142a:	2200      	movs	r2, #0
 800142c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 10000;
 800142e:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <MX_TIM3_Init+0xe4>)
 8001430:	f242 7210 	movw	r2, #10000	; 0x2710
 8001434:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001436:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <MX_TIM3_Init+0xe4>)
 8001438:	2200      	movs	r2, #0
 800143a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143c:	4b24      	ldr	r3, [pc, #144]	; (80014d0 <MX_TIM3_Init+0xe4>)
 800143e:	2200      	movs	r2, #0
 8001440:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001442:	4823      	ldr	r0, [pc, #140]	; (80014d0 <MX_TIM3_Init+0xe4>)
 8001444:	f005 fe98 	bl	8007178 <HAL_TIM_Base_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM3_Init+0x66>
	{
		Error_Handler();
 800144e:	f002 f8b5 	bl	80035bc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001452:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001458:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800145c:	4619      	mov	r1, r3
 800145e:	481c      	ldr	r0, [pc, #112]	; (80014d0 <MX_TIM3_Init+0xe4>)
 8001460:	f006 fb9a 	bl	8007b98 <HAL_TIM_ConfigClockSource>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM3_Init+0x82>
	{
		Error_Handler();
 800146a:	f002 f8a7 	bl	80035bc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800146e:	4818      	ldr	r0, [pc, #96]	; (80014d0 <MX_TIM3_Init+0xe4>)
 8001470:	f005 ff8e 	bl	8007390 <HAL_TIM_PWM_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM3_Init+0x92>
	{
		Error_Handler();
 800147a:	f002 f89f 	bl	80035bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001486:	f107 0320 	add.w	r3, r7, #32
 800148a:	4619      	mov	r1, r3
 800148c:	4810      	ldr	r0, [pc, #64]	; (80014d0 <MX_TIM3_Init+0xe4>)
 800148e:	f006 ff3b 	bl	8008308 <HAL_TIMEx_MasterConfigSynchronization>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_TIM3_Init+0xb0>
	{
		Error_Handler();
 8001498:	f002 f890 	bl	80035bc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800149c:	2360      	movs	r3, #96	; 0x60
 800149e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2200      	movs	r2, #0
 80014b0:	4619      	mov	r1, r3
 80014b2:	4807      	ldr	r0, [pc, #28]	; (80014d0 <MX_TIM3_Init+0xe4>)
 80014b4:	f006 fab2 	bl	8007a1c <HAL_TIM_PWM_ConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM3_Init+0xd6>
	{
		Error_Handler();
 80014be:	f002 f87d 	bl	80035bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80014c2:	4803      	ldr	r0, [pc, #12]	; (80014d0 <MX_TIM3_Init+0xe4>)
 80014c4:	f002 f98c 	bl	80037e0 <HAL_TIM_MspPostInit>

}
 80014c8:	bf00      	nop
 80014ca:	3738      	adds	r7, #56	; 0x38
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200008ac 	.word	0x200008ac
 80014d4:	40000400 	.word	0x40000400

080014d8 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <MX_USART2_UART_Init+0x50>)
 80014de:	4a13      	ldr	r2, [pc, #76]	; (800152c <MX_USART2_UART_Init+0x54>)
 80014e0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 512000;
 80014e2:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_USART2_UART_Init+0x50>)
 80014e4:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 80014e8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80014ea:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_USART2_UART_Init+0x50>)
 80014ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014f0:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <MX_USART2_UART_Init+0x50>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_EVEN;
 80014f8:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_USART2_UART_Init+0x50>)
 80014fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014fe:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_USART2_UART_Init+0x50>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_USART2_UART_Init+0x50>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_USART2_UART_Init+0x50>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <MX_USART2_UART_Init+0x50>)
 8001514:	f006 ff7a 	bl	800840c <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_USART2_UART_Init+0x4a>
	{
		Error_Handler();
 800151e:	f002 f84d 	bl	80035bc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000a28 	.word	0x20000a28
 800152c:	40004400 	.word	0x40004400

08001530 <MX_USART6_UART_Init>:
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8001534:	4b11      	ldr	r3, [pc, #68]	; (800157c <MX_USART6_UART_Init+0x4c>)
 8001536:	4a12      	ldr	r2, [pc, #72]	; (8001580 <MX_USART6_UART_Init+0x50>)
 8001538:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 800153a:	4b10      	ldr	r3, [pc, #64]	; (800157c <MX_USART6_UART_Init+0x4c>)
 800153c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001540:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001542:	4b0e      	ldr	r3, [pc, #56]	; (800157c <MX_USART6_UART_Init+0x4c>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8001548:	4b0c      	ldr	r3, [pc, #48]	; (800157c <MX_USART6_UART_Init+0x4c>)
 800154a:	2200      	movs	r2, #0
 800154c:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <MX_USART6_UART_Init+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8001554:	4b09      	ldr	r3, [pc, #36]	; (800157c <MX_USART6_UART_Init+0x4c>)
 8001556:	220c      	movs	r2, #12
 8001558:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <MX_USART6_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <MX_USART6_UART_Init+0x4c>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK)
 8001566:	4805      	ldr	r0, [pc, #20]	; (800157c <MX_USART6_UART_Init+0x4c>)
 8001568:	f006 ff50 	bl	800840c <HAL_UART_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_USART6_UART_Init+0x46>
	{
		Error_Handler();
 8001572:	f002 f823 	bl	80035bc <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000099c 	.word	0x2000099c
 8001580:	40011400 	.word	0x40011400

08001584 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <MX_DMA_Init+0x4c>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a0f      	ldr	r2, [pc, #60]	; (80015d0 <MX_DMA_Init+0x4c>)
 8001594:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b0d      	ldr	r3, [pc, #52]	; (80015d0 <MX_DMA_Init+0x4c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	2010      	movs	r0, #16
 80015ac:	f002 fcc5 	bl	8003f3a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015b0:	2010      	movs	r0, #16
 80015b2:	f002 fcde 	bl	8003f72 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2100      	movs	r1, #0
 80015ba:	2011      	movs	r0, #17
 80015bc:	f002 fcbd 	bl	8003f3a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015c0:	2011      	movs	r0, #17
 80015c2:	f002 fcd6 	bl	8003f72 <HAL_NVIC_EnableIRQ>

}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
 80015e8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	4b4a      	ldr	r3, [pc, #296]	; (8001718 <MX_GPIO_Init+0x144>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a49      	ldr	r2, [pc, #292]	; (8001718 <MX_GPIO_Init+0x144>)
 80015f4:	f043 0304 	orr.w	r3, r3, #4
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b47      	ldr	r3, [pc, #284]	; (8001718 <MX_GPIO_Init+0x144>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0304 	and.w	r3, r3, #4
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	4b43      	ldr	r3, [pc, #268]	; (8001718 <MX_GPIO_Init+0x144>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a42      	ldr	r2, [pc, #264]	; (8001718 <MX_GPIO_Init+0x144>)
 8001610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b40      	ldr	r3, [pc, #256]	; (8001718 <MX_GPIO_Init+0x144>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	4b3c      	ldr	r3, [pc, #240]	; (8001718 <MX_GPIO_Init+0x144>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a3b      	ldr	r2, [pc, #236]	; (8001718 <MX_GPIO_Init+0x144>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b39      	ldr	r3, [pc, #228]	; (8001718 <MX_GPIO_Init+0x144>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b35      	ldr	r3, [pc, #212]	; (8001718 <MX_GPIO_Init+0x144>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a34      	ldr	r2, [pc, #208]	; (8001718 <MX_GPIO_Init+0x144>)
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b32      	ldr	r3, [pc, #200]	; (8001718 <MX_GPIO_Init+0x144>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	2120      	movs	r1, #32
 800165e:	482f      	ldr	r0, [pc, #188]	; (800171c <MX_GPIO_Init+0x148>)
 8001660:	f003 fa44 	bl	8004aec <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	2130      	movs	r1, #48	; 0x30
 8001668:	482d      	ldr	r0, [pc, #180]	; (8001720 <MX_GPIO_Init+0x14c>)
 800166a:	f003 fa3f 	bl	8004aec <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800166e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001672:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001674:	4b2b      	ldr	r3, [pc, #172]	; (8001724 <MX_GPIO_Init+0x150>)
 8001676:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4619      	mov	r1, r3
 8001682:	4829      	ldr	r0, [pc, #164]	; (8001728 <MX_GPIO_Init+0x154>)
 8001684:	f003 f8ae 	bl	80047e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8001688:	2320      	movs	r3, #32
 800168a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	2301      	movs	r3, #1
 800168e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2300      	movs	r3, #0
 8001696:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	4619      	mov	r1, r3
 800169e:	481f      	ldr	r0, [pc, #124]	; (800171c <MX_GPIO_Init+0x148>)
 80016a0:	f003 f8a0 	bl	80047e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016a4:	2380      	movs	r3, #128	; 0x80
 80016a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016a8:	4b20      	ldr	r3, [pc, #128]	; (800172c <MX_GPIO_Init+0x158>)
 80016aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	4819      	ldr	r0, [pc, #100]	; (800171c <MX_GPIO_Init+0x148>)
 80016b8:	f003 f894 	bl	80047e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016bc:	2308      	movs	r3, #8
 80016be:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	; (800172c <MX_GPIO_Init+0x158>)
 80016c2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4814      	ldr	r0, [pc, #80]	; (8001720 <MX_GPIO_Init+0x14c>)
 80016d0:	f003 f888 	bl	80047e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016d4:	2330      	movs	r3, #48	; 0x30
 80016d6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80016d8:	2311      	movs	r3, #17
 80016da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016dc:	2301      	movs	r3, #1
 80016de:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e0:	2300      	movs	r3, #0
 80016e2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e4:	f107 0314 	add.w	r3, r7, #20
 80016e8:	4619      	mov	r1, r3
 80016ea:	480d      	ldr	r0, [pc, #52]	; (8001720 <MX_GPIO_Init+0x14c>)
 80016ec:	f003 f87a 	bl	80047e4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80016f0:	2200      	movs	r2, #0
 80016f2:	2100      	movs	r1, #0
 80016f4:	2009      	movs	r0, #9
 80016f6:	f002 fc20 	bl	8003f3a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016fa:	2009      	movs	r0, #9
 80016fc:	f002 fc39 	bl	8003f72 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	2100      	movs	r1, #0
 8001704:	2017      	movs	r0, #23
 8001706:	f002 fc18 	bl	8003f3a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800170a:	2017      	movs	r0, #23
 800170c:	f002 fc31 	bl	8003f72 <HAL_NVIC_EnableIRQ>

}
 8001710:	bf00      	nop
 8001712:	3728      	adds	r7, #40	; 0x28
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40023800 	.word	0x40023800
 800171c:	40020000 	.word	0x40020000
 8001720:	40020400 	.word	0x40020400
 8001724:	10210000 	.word	0x10210000
 8001728:	40020800 	.word	0x40020800
 800172c:	10110000 	.word	0x10110000

08001730 <UARTInit>:
/* USER CODE BEGIN 4 */
#define  MAX_SUBPOSITION_OVERFLOW 1536
#define  MAX_ENCODER_PERIOD 2048

void UARTInit(UARTStucrture *uart)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8001738:	4b10      	ldr	r3, [pc, #64]	; (800177c <UARTInit+0x4c>)
 800173a:	88db      	ldrh	r3, [r3, #6]
 800173c:	4619      	mov	r1, r3
 800173e:	2001      	movs	r0, #1
 8001740:	f007 fda2 	bl	8009288 <calloc>
 8001744:	4603      	mov	r3, r0
 8001746:	461a      	mov	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 800174c:	4b0b      	ldr	r3, [pc, #44]	; (800177c <UARTInit+0x4c>)
 800174e:	889b      	ldrh	r3, [r3, #4]
 8001750:	4619      	mov	r1, r3
 8001752:	2001      	movs	r0, #1
 8001754:	f007 fd98 	bl	8009288 <calloc>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	81da      	strh	r2, [r3, #14]

}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200000c4 	.word	0x200000c4

08001780 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6919      	ldr	r1, [r3, #16]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	88db      	ldrh	r3, [r3, #6]
 8001794:	461a      	mov	r2, r3
 8001796:	f006 fef3 	bl	8008580 <HAL_UART_Receive_DMA>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	88db      	ldrh	r3, [r3, #6]
 80017ae:	461a      	mov	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	1ad3      	subs	r3, r2, r3
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 80017d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d4:	81fb      	strh	r3, [r7, #14]
	static uint8_t order = 0;
	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	8a9b      	ldrh	r3, [r3, #20]
 80017da:	461c      	mov	r4, r3
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ffe0 	bl	80017a2 <UARTGetRxHead>
 80017e2:	4603      	mov	r3, r0
 80017e4:	429c      	cmp	r4, r3
 80017e6:	d02e      	beq.n	8001846 <UARTReadChar+0x7e>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	8a92      	ldrh	r2, [r2, #20]
 80017f0:	4413      	add	r3, r2
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	8a9b      	ldrh	r3, [r3, #20]
 80017fa:	3301      	adds	r3, #1
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	88d2      	ldrh	r2, [r2, #6]
 8001800:	fb93 f1f2 	sdiv	r1, r3, r2
 8001804:	fb02 f201 	mul.w	r2, r2, r1
 8001808:	1a9b      	subs	r3, r3, r2
 800180a:	b29a      	uxth	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	829a      	strh	r2, [r3, #20]
		store[order] = Result;
 8001810:	4b10      	ldr	r3, [pc, #64]	; (8001854 <UARTReadChar+0x8c>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	89f9      	ldrh	r1, [r7, #14]
 8001818:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <UARTReadChar+0x90>)
 800181a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		order += 1;
 800181e:	4b0d      	ldr	r3, [pc, #52]	; (8001854 <UARTReadChar+0x8c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <UARTReadChar+0x8c>)
 8001828:	701a      	strb	r2, [r3, #0]
		order %= 20;
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <UARTReadChar+0x8c>)
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <UARTReadChar+0x94>)
 8001830:	fba3 1302 	umull	r1, r3, r3, r2
 8001834:	0919      	lsrs	r1, r3, #4
 8001836:	460b      	mov	r3, r1
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	b2da      	uxtb	r2, r3
 8001842:	4b04      	ldr	r3, [pc, #16]	; (8001854 <UARTReadChar+0x8c>)
 8001844:	701a      	strb	r2, [r3, #0]

	}
	return Result;
 8001846:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	bd90      	pop	{r4, r7, pc}
 8001852:	bf00      	nop
 8001854:	20000774 	.word	0x20000774
 8001858:	200006f4 	.word	0x200006f4
 800185c:	cccccccd 	.word	0xcccccccd

08001860 <UARTTxDumpBuffer>:
void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b20      	cmp	r3, #32
 8001874:	d13d      	bne.n	80018f2 <UARTTxDumpBuffer+0x92>
 8001876:	4b21      	ldr	r3, [pc, #132]	; (80018fc <UARTTxDumpBuffer+0x9c>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d139      	bne.n	80018f2 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 800187e:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <UARTTxDumpBuffer+0x9c>)
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	89da      	ldrh	r2, [r3, #14]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	899b      	ldrh	r3, [r3, #12]
 800188c:	429a      	cmp	r2, r3
 800188e:	d02d      	beq.n	80018ec <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	89da      	ldrh	r2, [r3, #14]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001898:	429a      	cmp	r2, r3
 800189a:	d906      	bls.n	80018aa <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	89da      	ldrh	r2, [r3, #14]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	e005      	b.n	80018b6 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	889a      	ldrh	r2, [r3, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	8992      	ldrh	r2, [r2, #12]
 80018c4:	4413      	add	r3, r2
 80018c6:	89fa      	ldrh	r2, [r7, #14]
 80018c8:	4619      	mov	r1, r3
 80018ca:	f006 fded 	bl	80084a8 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	899b      	ldrh	r3, [r3, #12]
 80018d2:	461a      	mov	r2, r3
 80018d4:	89fb      	ldrh	r3, [r7, #14]
 80018d6:	4413      	add	r3, r2
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	8892      	ldrh	r2, [r2, #4]
 80018dc:	fb93 f1f2 	sdiv	r1, r3, r2
 80018e0:	fb02 f201 	mul.w	r2, r2, r1
 80018e4:	1a9b      	subs	r3, r3, r2
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 80018ec:	4b03      	ldr	r3, [pc, #12]	; (80018fc <UARTTxDumpBuffer+0x9c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
	}
}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000775 	.word	0x20000775

08001900 <UARTTxWrite>:
void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	4613      	mov	r3, r2
 800190c:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	889b      	ldrh	r3, [r3, #4]
 8001912:	88fa      	ldrh	r2, [r7, #6]
 8001914:	4293      	cmp	r3, r2
 8001916:	bf28      	it	cs
 8001918:	4613      	movcs	r3, r2
 800191a:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 800191c:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	889b      	ldrh	r3, [r3, #4]
 8001922:	4619      	mov	r1, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	89db      	ldrh	r3, [r3, #14]
 8001928:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 800192a:	4293      	cmp	r3, r2
 800192c:	bfa8      	it	ge
 800192e:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8001930:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	89d2      	ldrh	r2, [r2, #14]
 800193a:	4413      	add	r3, r2
 800193c:	8aba      	ldrh	r2, [r7, #20]
 800193e:	68b9      	ldr	r1, [r7, #8]
 8001940:	4618      	mov	r0, r3
 8001942:	f007 fcd3 	bl	80092ec <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	89db      	ldrh	r3, [r3, #14]
 800194a:	461a      	mov	r2, r3
 800194c:	8afb      	ldrh	r3, [r7, #22]
 800194e:	4413      	add	r3, r2
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	8892      	ldrh	r2, [r2, #4]
 8001954:	fb93 f1f2 	sdiv	r1, r3, r2
 8001958:	fb02 f201 	mul.w	r2, r2, r1
 800195c:	1a9b      	subs	r3, r3, r2
 800195e:	b29a      	uxth	r2, r3
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8001964:	8afa      	ldrh	r2, [r7, #22]
 8001966:	8abb      	ldrh	r3, [r7, #20]
 8001968:	429a      	cmp	r2, r3
 800196a:	d00a      	beq.n	8001982 <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6898      	ldr	r0, [r3, #8]
 8001970:	8abb      	ldrh	r3, [r7, #20]
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8001976:	8afa      	ldrh	r2, [r7, #22]
 8001978:	8abb      	ldrh	r3, [r7, #20]
 800197a:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 800197c:	461a      	mov	r2, r3
 800197e:	f007 fcb5 	bl	80092ec <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	f7ff ff6c 	bl	8001860 <UARTTxDumpBuffer>

}
 8001988:	bf00      	nop
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <DynamixelProtocal2>:

void DynamixelProtocal2(uint8_t *Memory, uint8_t MotorID, int16_t dataIn,
		UARTStucrture *uart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b09a      	sub	sp, #104	; 0x68
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	460b      	mov	r3, r1
 800199c:	72fb      	strb	r3, [r7, #11]
 800199e:	4613      	mov	r3, r2
 80019a0:	813b      	strh	r3, [r7, #8]
	static uint16_t packetSize = 0;
	static uint16_t CRC_accum;


	//Pj. Var.
	A = dataIn ;
 80019a2:	893a      	ldrh	r2, [r7, #8]
 80019a4:	4ba8      	ldr	r3, [pc, #672]	; (8001c48 <DynamixelProtocal2+0x2b8>)
 80019a6:	801a      	strh	r2, [r3, #0]


	//	Pj.State Machine
	switch (State)
 80019a8:	4ba8      	ldr	r3, [pc, #672]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b27      	cmp	r3, #39	; 0x27
 80019ae:	f200 84aa 	bhi.w	8002306 <DynamixelProtocal2+0x976>
 80019b2:	a201      	add	r2, pc, #4	; (adr r2, 80019b8 <DynamixelProtocal2+0x28>)
 80019b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b8:	08001a7b 	.word	0x08001a7b
 80019bc:	08002307 	.word	0x08002307
 80019c0:	08002307 	.word	0x08002307
 80019c4:	08002307 	.word	0x08002307
 80019c8:	08002307 	.word	0x08002307
 80019cc:	08002307 	.word	0x08002307
 80019d0:	08002307 	.word	0x08002307
 80019d4:	08002307 	.word	0x08002307
 80019d8:	08002307 	.word	0x08002307
 80019dc:	08002307 	.word	0x08002307
 80019e0:	08002307 	.word	0x08002307
 80019e4:	08002307 	.word	0x08002307
 80019e8:	08002307 	.word	0x08002307
 80019ec:	08002307 	.word	0x08002307
 80019f0:	08002307 	.word	0x08002307
 80019f4:	08002307 	.word	0x08002307
 80019f8:	08002307 	.word	0x08002307
 80019fc:	08001b9b 	.word	0x08001b9b
 8001a00:	08001bbd 	.word	0x08001bbd
 8001a04:	08001bdf 	.word	0x08001bdf
 8001a08:	08001c01 	.word	0x08001c01
 8001a0c:	08001c23 	.word	0x08001c23
 8001a10:	08001c69 	.word	0x08001c69
 8001a14:	08001c8f 	.word	0x08001c8f
 8001a18:	08002307 	.word	0x08002307
 8001a1c:	08001d45 	.word	0x08001d45
 8001a20:	08001fbd 	.word	0x08001fbd
 8001a24:	08001dad 	.word	0x08001dad
 8001a28:	08002119 	.word	0x08002119
 8001a2c:	08002307 	.word	0x08002307
 8001a30:	08002307 	.word	0x08002307
 8001a34:	08002283 	.word	0x08002283
 8001a38:	08001a59 	.word	0x08001a59
 8001a3c:	08001a67 	.word	0x08001a67
 8001a40:	08002307 	.word	0x08002307
 8001a44:	08002307 	.word	0x08002307
 8001a48:	08001d3d 	.word	0x08001d3d
 8001a4c:	08001cd7 	.word	0x08001cd7
 8001a50:	08001cf9 	.word	0x08001cf9
 8001a54:	08001d1b 	.word	0x08001d1b
	{
	case CheckACK1:
		if ((dataIn &0xFF) == 0x58)
 8001a58:	893b      	ldrh	r3, [r7, #8]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	2b58      	cmp	r3, #88	; 0x58
 8001a5e:	d102      	bne.n	8001a66 <DynamixelProtocal2+0xd6>
			State = CheckACK2 ;
 8001a60:	4b7a      	ldr	r3, [pc, #488]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001a62:	2221      	movs	r2, #33	; 0x21
 8001a64:	701a      	strb	r2, [r3, #0]
	case CheckACK2:
		if ((dataIn &0xFF) == 0x75)
 8001a66:	893b      	ldrh	r3, [r7, #8]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b75      	cmp	r3, #117	; 0x75
 8001a6c:	d102      	bne.n	8001a74 <DynamixelProtocal2+0xe4>
			ACK = 0;
 8001a6e:	4b78      	ldr	r3, [pc, #480]	; (8001c50 <DynamixelProtocal2+0x2c0>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	801a      	strh	r2, [r3, #0]
		State = S_idle ;
 8001a74:	4b75      	ldr	r3, [pc, #468]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]

	case S_idle:
		if (ACK == 1)
 8001a7a:	4b75      	ldr	r3, [pc, #468]	; (8001c50 <DynamixelProtocal2+0x2c0>)
 8001a7c:	881b      	ldrh	r3, [r3, #0]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d104      	bne.n	8001a8c <DynamixelProtocal2+0xfc>
		{
			State = CheckACK1;
 8001a82:	4b72      	ldr	r3, [pc, #456]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001a84:	2220      	movs	r2, #32
 8001a86:	701a      	strb	r2, [r3, #0]
			else
			{
				State = S_idle ;
			}
		}
		break;
 8001a88:	f000 bc3d 	b.w	8002306 <DynamixelProtocal2+0x976>
			if (((dataIn >> 4) & 0xff) == 0x09)
 8001a8c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001a90:	111b      	asrs	r3, r3, #4
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	2b09      	cmp	r3, #9
 8001a9a:	d179      	bne.n	8001b90 <DynamixelProtocal2+0x200>
				START = dataIn;
 8001a9c:	893a      	ldrh	r2, [r7, #8]
 8001a9e:	4b6d      	ldr	r3, [pc, #436]	; (8001c54 <DynamixelProtocal2+0x2c4>)
 8001aa0:	801a      	strh	r2, [r3, #0]
				if ((dataIn &0x0F) == 0x02 || (dataIn &0x0F) == 0x03 || (dataIn &0x0F) >= 0x08) //case 2,3,8-14 Frame#1
 8001aa2:	893b      	ldrh	r3, [r7, #8]
 8001aa4:	f003 030f 	and.w	r3, r3, #15
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d009      	beq.n	8001ac0 <DynamixelProtocal2+0x130>
 8001aac:	893b      	ldrh	r3, [r7, #8]
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d004      	beq.n	8001ac0 <DynamixelProtocal2+0x130>
 8001ab6:	893b      	ldrh	r3, [r7, #8]
 8001ab8:	f003 0308 	and.w	r3, r3, #8
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d022      	beq.n	8001b06 <DynamixelProtocal2+0x176>
					if((dataIn &0x0F) == 0x09 ||(dataIn &0x0F) == 0x0A || (dataIn &0x0F) == 0x0B)
 8001ac0:	893b      	ldrh	r3, [r7, #8]
 8001ac2:	f003 030f 	and.w	r3, r3, #15
 8001ac6:	2b09      	cmp	r3, #9
 8001ac8:	d009      	beq.n	8001ade <DynamixelProtocal2+0x14e>
 8001aca:	893b      	ldrh	r3, [r7, #8]
 8001acc:	f003 030f 	and.w	r3, r3, #15
 8001ad0:	2b0a      	cmp	r3, #10
 8001ad2:	d004      	beq.n	8001ade <DynamixelProtocal2+0x14e>
 8001ad4:	893b      	ldrh	r3, [r7, #8]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	2b0b      	cmp	r3, #11
 8001adc:	d109      	bne.n	8001af2 <DynamixelProtocal2+0x162>
						MODE = dataIn &0x0F ;
 8001ade:	893b      	ldrh	r3, [r7, #8]
 8001ae0:	f003 030f 	and.w	r3, r3, #15
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	4b5c      	ldr	r3, [pc, #368]	; (8001c58 <DynamixelProtocal2+0x2c8>)
 8001ae8:	801a      	strh	r2, [r3, #0]
						State = S_Checksum1_2;
 8001aea:	4b58      	ldr	r3, [pc, #352]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001aec:	221b      	movs	r2, #27
 8001aee:	701a      	strb	r2, [r3, #0]
					if((dataIn &0x0F) == 0x09 ||(dataIn &0x0F) == 0x0A || (dataIn &0x0F) == 0x0B)
 8001af0:	e052      	b.n	8001b98 <DynamixelProtocal2+0x208>
						MODE = dataIn &0x0F ;
 8001af2:	893b      	ldrh	r3, [r7, #8]
 8001af4:	f003 030f 	and.w	r3, r3, #15
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	4b57      	ldr	r3, [pc, #348]	; (8001c58 <DynamixelProtocal2+0x2c8>)
 8001afc:	801a      	strh	r2, [r3, #0]
						State = S_Checksum1;
 8001afe:	4b53      	ldr	r3, [pc, #332]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b00:	221a      	movs	r2, #26
 8001b02:	701a      	strb	r2, [r3, #0]
					if((dataIn &0x0F) == 0x09 ||(dataIn &0x0F) == 0x0A || (dataIn &0x0F) == 0x0B)
 8001b04:	e048      	b.n	8001b98 <DynamixelProtocal2+0x208>
				else if ((dataIn &0x0F) == 0x01 || ((dataIn &0x0F) <= 0x06)) //case 1,6 Frame#2
 8001b06:	893b      	ldrh	r3, [r7, #8]
 8001b08:	f003 030f 	and.w	r3, r3, #15
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d004      	beq.n	8001b1a <DynamixelProtocal2+0x18a>
 8001b10:	893b      	ldrh	r3, [r7, #8]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	2b06      	cmp	r3, #6
 8001b18:	dc09      	bgt.n	8001b2e <DynamixelProtocal2+0x19e>
					MODE = dataIn &0x0F ;
 8001b1a:	893b      	ldrh	r3, [r7, #8]
 8001b1c:	f003 030f 	and.w	r3, r3, #15
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	4b4d      	ldr	r3, [pc, #308]	; (8001c58 <DynamixelProtocal2+0x2c8>)
 8001b24:	801a      	strh	r2, [r3, #0]
					State = S_Frame2_DataFrame_1;
 8001b26:	4b49      	ldr	r3, [pc, #292]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b28:	2211      	movs	r2, #17
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	e034      	b.n	8001b98 <DynamixelProtocal2+0x208>
				else if ((dataIn &0x0F) == 0x04) //case 4 Frame#2
 8001b2e:	893b      	ldrh	r3, [r7, #8]
 8001b30:	f003 030f 	and.w	r3, r3, #15
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d109      	bne.n	8001b4c <DynamixelProtocal2+0x1bc>
					MODE = dataIn &0x0F ;
 8001b38:	893b      	ldrh	r3, [r7, #8]
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	4b45      	ldr	r3, [pc, #276]	; (8001c58 <DynamixelProtocal2+0x2c8>)
 8001b42:	801a      	strh	r2, [r3, #0]
					State = S_Frame2_DataFrame_1;
 8001b44:	4b41      	ldr	r3, [pc, #260]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b46:	2211      	movs	r2, #17
 8001b48:	701a      	strb	r2, [r3, #0]
		break;
 8001b4a:	e3dc      	b.n	8002306 <DynamixelProtocal2+0x976>
				else if ((dataIn &0x0F) == 0x05) //case 5 Frame#2
 8001b4c:	893b      	ldrh	r3, [r7, #8]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	2b05      	cmp	r3, #5
 8001b54:	d109      	bne.n	8001b6a <DynamixelProtocal2+0x1da>
					MODE = dataIn &0x0F ;
 8001b56:	893b      	ldrh	r3, [r7, #8]
 8001b58:	f003 030f 	and.w	r3, r3, #15
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b3e      	ldr	r3, [pc, #248]	; (8001c58 <DynamixelProtocal2+0x2c8>)
 8001b60:	801a      	strh	r2, [r3, #0]
					State = S_Frame2_DataFrame_Mode5_1;
 8001b62:	4b3a      	ldr	r3, [pc, #232]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b64:	2215      	movs	r2, #21
 8001b66:	701a      	strb	r2, [r3, #0]
		break;
 8001b68:	e3cd      	b.n	8002306 <DynamixelProtocal2+0x976>
				else if ((dataIn &0x0F) == 0x07) //case 7 Frame#3
 8001b6a:	893b      	ldrh	r3, [r7, #8]
 8001b6c:	f003 030f 	and.w	r3, r3, #15
 8001b70:	2b07      	cmp	r3, #7
 8001b72:	d109      	bne.n	8001b88 <DynamixelProtocal2+0x1f8>
					MODE = dataIn &0x0F ;
 8001b74:	893b      	ldrh	r3, [r7, #8]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	4b36      	ldr	r3, [pc, #216]	; (8001c58 <DynamixelProtocal2+0x2c8>)
 8001b7e:	801a      	strh	r2, [r3, #0]
					State = S_Frame3_Station;
 8001b80:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b82:	2217      	movs	r2, #23
 8001b84:	701a      	strb	r2, [r3, #0]
		break;
 8001b86:	e3be      	b.n	8002306 <DynamixelProtocal2+0x976>
					State = S_idle ;
 8001b88:	4b30      	ldr	r3, [pc, #192]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	701a      	strb	r2, [r3, #0]
		break;
 8001b8e:	e3ba      	b.n	8002306 <DynamixelProtocal2+0x976>
				State = S_idle ;
 8001b90:	4b2e      	ldr	r3, [pc, #184]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
		break;
 8001b96:	e3b6      	b.n	8002306 <DynamixelProtocal2+0x976>
 8001b98:	e3b5      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Frame2_DataFrame_1 :
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001b9a:	4b30      	ldr	r3, [pc, #192]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	893b      	ldrh	r3, [r7, #8]
 8001ba2:	b2d9      	uxtb	r1, r3
 8001ba4:	4b2e      	ldr	r3, [pc, #184]	; (8001c60 <DynamixelProtocal2+0x2d0>)
 8001ba6:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001ba8:	4b2c      	ldr	r3, [pc, #176]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	3301      	adds	r3, #1
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001bb2:	801a      	strh	r2, [r3, #0]
		State = S_Frame2_DataFrame_2;
 8001bb4:	4b25      	ldr	r3, [pc, #148]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001bb6:	2212      	movs	r2, #18
 8001bb8:	701a      	strb	r2, [r3, #0]
		break;
 8001bba:	e3a4      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Frame2_DataFrame_2:
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001bbc:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	893b      	ldrh	r3, [r7, #8]
 8001bc4:	b2d9      	uxtb	r1, r3
 8001bc6:	4b26      	ldr	r3, [pc, #152]	; (8001c60 <DynamixelProtocal2+0x2d0>)
 8001bc8:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001bca:	4b24      	ldr	r3, [pc, #144]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	4b22      	ldr	r3, [pc, #136]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001bd4:	801a      	strh	r2, [r3, #0]
		State = S_Checksum2 ;
 8001bd6:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001bd8:	221c      	movs	r2, #28
 8001bda:	701a      	strb	r2, [r3, #0]
		break;
 8001bdc:	e393      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Frame2_DataFrame_Mode4_1 :
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001bde:	4b1f      	ldr	r3, [pc, #124]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	461a      	mov	r2, r3
 8001be4:	893b      	ldrh	r3, [r7, #8]
 8001be6:	b2d9      	uxtb	r1, r3
 8001be8:	4b1d      	ldr	r3, [pc, #116]	; (8001c60 <DynamixelProtocal2+0x2d0>)
 8001bea:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001bec:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001bf6:	801a      	strh	r2, [r3, #0]
		State = S_Frame2_DataFrame_Mode4_2;
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001bfa:	2214      	movs	r2, #20
 8001bfc:	701a      	strb	r2, [r3, #0]
		break;
 8001bfe:	e382      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Frame2_DataFrame_Mode4_2:
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001c00:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	893b      	ldrh	r3, [r7, #8]
 8001c08:	b2d9      	uxtb	r1, r3
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <DynamixelProtocal2+0x2d0>)
 8001c0c:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001c0e:	4b13      	ldr	r3, [pc, #76]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001c18:	801a      	strh	r2, [r3, #0]
		State = S_Checksum2_4 ;
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001c1c:	221d      	movs	r2, #29
 8001c1e:	701a      	strb	r2, [r3, #0]
		break;
 8001c20:	e371      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Frame2_DataFrame_Mode5_1 :
		DATAFRAME_5[CollectedData] = dataIn &0xff;
 8001c22:	893b      	ldrh	r3, [r7, #8]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001c28:	881b      	ldrh	r3, [r3, #0]
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	b2d3      	uxtb	r3, r2
 8001c2e:	4a0d      	ldr	r2, [pc, #52]	; (8001c64 <DynamixelProtocal2+0x2d4>)
 8001c30:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		CollectedData++;
 8001c34:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001c36:	881b      	ldrh	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <DynamixelProtocal2+0x2cc>)
 8001c3e:	801a      	strh	r2, [r3, #0]
		State = S_Frame2_DataFrame_Mode5_2;
 8001c40:	4b02      	ldr	r3, [pc, #8]	; (8001c4c <DynamixelProtocal2+0x2bc>)
 8001c42:	2216      	movs	r2, #22
 8001c44:	701a      	strb	r2, [r3, #0]
		break;
 8001c46:	e35e      	b.n	8002306 <DynamixelProtocal2+0x976>
 8001c48:	200006f0 	.word	0x200006f0
 8001c4c:	2000071c 	.word	0x2000071c
 8001c50:	200006ee 	.word	0x200006ee
 8001c54:	200001e0 	.word	0x200001e0
 8001c58:	200001e2 	.word	0x200001e2
 8001c5c:	20000776 	.word	0x20000776
 8001c60:	200001e4 	.word	0x200001e4
 8001c64:	200002e4 	.word	0x200002e4

	case S_Frame2_DataFrame_Mode5_2:
		DATAFRAME_5[CollectedData] = dataIn &0xff;
 8001c68:	893b      	ldrh	r3, [r7, #8]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	4b9a      	ldr	r3, [pc, #616]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	4619      	mov	r1, r3
 8001c72:	b2d3      	uxtb	r3, r2
 8001c74:	4a99      	ldr	r2, [pc, #612]	; (8001edc <DynamixelProtocal2+0x54c>)
 8001c76:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		CollectedData++;
 8001c7a:	4b97      	ldr	r3, [pc, #604]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001c7c:	881b      	ldrh	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	b29a      	uxth	r2, r3
 8001c82:	4b95      	ldr	r3, [pc, #596]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001c84:	801a      	strh	r2, [r3, #0]
		State = S_Checksum2_5 ;
 8001c86:	4b96      	ldr	r3, [pc, #600]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001c88:	221e      	movs	r2, #30
 8001c8a:	701a      	strb	r2, [r3, #0]
		break;
 8001c8c:	e33b      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Frame3_Station:
		STATION = dataIn &0xff;
 8001c8e:	893b      	ldrh	r3, [r7, #8]
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4b94      	ldr	r3, [pc, #592]	; (8001ee4 <DynamixelProtocal2+0x554>)
 8001c94:	701a      	strb	r2, [r3, #0]
		DATA = (STATION) &0xff;
 8001c96:	4b93      	ldr	r3, [pc, #588]	; (8001ee4 <DynamixelProtocal2+0x554>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	4b92      	ldr	r3, [pc, #584]	; (8001ee8 <DynamixelProtocal2+0x558>)
 8001c9e:	801a      	strh	r2, [r3, #0]
		if(DATA % 2 == 0) 				//EVEN
 8001ca0:	4b91      	ldr	r3, [pc, #580]	; (8001ee8 <DynamixelProtocal2+0x558>)
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d106      	bne.n	8001cbc <DynamixelProtocal2+0x32c>
		{
			DATA_Byte = (DATA/2);
 8001cae:	4b8e      	ldr	r3, [pc, #568]	; (8001ee8 <DynamixelProtocal2+0x558>)
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	085b      	lsrs	r3, r3, #1
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	4b8d      	ldr	r3, [pc, #564]	; (8001eec <DynamixelProtocal2+0x55c>)
 8001cb8:	801a      	strh	r2, [r3, #0]
 8001cba:	e008      	b.n	8001cce <DynamixelProtocal2+0x33e>
		}
		else							//odd
		{
			DATA_Byte = (DATA+1)/2;
 8001cbc:	4b8a      	ldr	r3, [pc, #552]	; (8001ee8 <DynamixelProtocal2+0x558>)
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	0fda      	lsrs	r2, r3, #31
 8001cc4:	4413      	add	r3, r2
 8001cc6:	105b      	asrs	r3, r3, #1
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	4b88      	ldr	r3, [pc, #544]	; (8001eec <DynamixelProtocal2+0x55c>)
 8001ccc:	801a      	strh	r2, [r3, #0]
		}
		State = S_Frame3_DataFrame_2;
 8001cce:	4b84      	ldr	r3, [pc, #528]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001cd0:	2219      	movs	r2, #25
 8001cd2:	701a      	strb	r2, [r3, #0]
		break;
 8001cd4:	e317      	b.n	8002306 <DynamixelProtocal2+0x976>


	case S500 :
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001cd6:	4b80      	ldr	r3, [pc, #512]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	893b      	ldrh	r3, [r7, #8]
 8001cde:	b2d9      	uxtb	r1, r3
 8001ce0:	4b83      	ldr	r3, [pc, #524]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001ce2:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001ce4:	4b7c      	ldr	r3, [pc, #496]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	4b7a      	ldr	r3, [pc, #488]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001cee:	801a      	strh	r2, [r3, #0]
		State = S600;
 8001cf0:	4b7b      	ldr	r3, [pc, #492]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001cf2:	2226      	movs	r2, #38	; 0x26
 8001cf4:	701a      	strb	r2, [r3, #0]
		break;
 8001cf6:	e306      	b.n	8002306 <DynamixelProtocal2+0x976>
	case S600 :
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001cf8:	4b77      	ldr	r3, [pc, #476]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	893b      	ldrh	r3, [r7, #8]
 8001d00:	b2d9      	uxtb	r1, r3
 8001d02:	4b7b      	ldr	r3, [pc, #492]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001d04:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001d06:	4b74      	ldr	r3, [pc, #464]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	4b72      	ldr	r3, [pc, #456]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d10:	801a      	strh	r2, [r3, #0]
		State = S700;
 8001d12:	4b73      	ldr	r3, [pc, #460]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001d14:	2227      	movs	r2, #39	; 0x27
 8001d16:	701a      	strb	r2, [r3, #0]
		break;
 8001d18:	e2f5      	b.n	8002306 <DynamixelProtocal2+0x976>
	case S700 :
		DATAFRAME[CollectedData] = dataIn &0xff;
 8001d1a:	4b6f      	ldr	r3, [pc, #444]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	893b      	ldrh	r3, [r7, #8]
 8001d22:	b2d9      	uxtb	r1, r3
 8001d24:	4b72      	ldr	r3, [pc, #456]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001d26:	5499      	strb	r1, [r3, r2]
		CollectedData++;
 8001d28:	4b6b      	ldr	r3, [pc, #428]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	4b69      	ldr	r3, [pc, #420]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d32:	801a      	strh	r2, [r3, #0]
		State = S_Checksum3;
 8001d34:	4b6a      	ldr	r3, [pc, #424]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001d36:	221f      	movs	r2, #31
 8001d38:	701a      	strb	r2, [r3, #0]
		break;
 8001d3a:	e2e4      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Jump :
		State = S_Checksum3;
 8001d3c:	4b68      	ldr	r3, [pc, #416]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001d3e:	221f      	movs	r2, #31
 8001d40:	701a      	strb	r2, [r3, #0]
		break;
 8001d42:	e2e0      	b.n	8002306 <DynamixelProtocal2+0x976>

	case  S_Frame3_DataFrame_2:
	{
		if (x < DATA_Byte)
 8001d44:	4b6b      	ldr	r3, [pc, #428]	; (8001ef4 <DynamixelProtocal2+0x564>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	4b68      	ldr	r3, [pc, #416]	; (8001eec <DynamixelProtocal2+0x55c>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d222      	bcs.n	8001d98 <DynamixelProtocal2+0x408>
		{
			x++;
 8001d52:	4b68      	ldr	r3, [pc, #416]	; (8001ef4 <DynamixelProtocal2+0x564>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	3301      	adds	r3, #1
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	4b66      	ldr	r3, [pc, #408]	; (8001ef4 <DynamixelProtocal2+0x564>)
 8001d5c:	701a      	strb	r2, [r3, #0]
			S = dataIn &0xff;
 8001d5e:	893b      	ldrh	r3, [r7, #8]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	4b64      	ldr	r3, [pc, #400]	; (8001ef8 <DynamixelProtocal2+0x568>)
 8001d66:	801a      	strh	r2, [r3, #0]
			DATA_N_SUM += S;
 8001d68:	4b63      	ldr	r3, [pc, #396]	; (8001ef8 <DynamixelProtocal2+0x568>)
 8001d6a:	881b      	ldrh	r3, [r3, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4b63      	ldr	r3, [pc, #396]	; (8001efc <DynamixelProtocal2+0x56c>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	4413      	add	r3, r2
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	4b61      	ldr	r3, [pc, #388]	; (8001efc <DynamixelProtocal2+0x56c>)
 8001d78:	701a      	strb	r2, [r3, #0]
			DATAFRAME[CollectedData] = S;
 8001d7a:	4b5f      	ldr	r3, [pc, #380]	; (8001ef8 <DynamixelProtocal2+0x568>)
 8001d7c:	8819      	ldrh	r1, [r3, #0]
 8001d7e:	4b56      	ldr	r3, [pc, #344]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	b2c9      	uxtb	r1, r1
 8001d86:	4b5a      	ldr	r3, [pc, #360]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001d88:	5499      	strb	r1, [r3, r2]
			CollectedData++;
 8001d8a:	4b53      	ldr	r3, [pc, #332]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	4b51      	ldr	r3, [pc, #324]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001d94:	801a      	strh	r2, [r3, #0]
 8001d96:	e005      	b.n	8001da4 <DynamixelProtocal2+0x414>

		}
		else
		{
			B+=1;
 8001d98:	4b59      	ldr	r3, [pc, #356]	; (8001f00 <DynamixelProtocal2+0x570>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	4b57      	ldr	r3, [pc, #348]	; (8001f00 <DynamixelProtocal2+0x570>)
 8001da2:	801a      	strh	r2, [r3, #0]
		}
		State = S_Checksum3;
 8001da4:	4b4e      	ldr	r3, [pc, #312]	; (8001ee0 <DynamixelProtocal2+0x550>)
 8001da6:	221f      	movs	r2, #31
 8001da8:	701a      	strb	r2, [r3, #0]
		break;
 8001daa:	e2ac      	b.n	8002306 <DynamixelProtocal2+0x976>
	}

	case S_Checksum1_2:
		CHECKSUM = dataIn & 0xff ;
 8001dac:	893b      	ldrh	r3, [r7, #8]
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	4b54      	ldr	r3, [pc, #336]	; (8001f04 <DynamixelProtocal2+0x574>)
 8001db2:	701a      	strb	r2, [r3, #0]
		CHECK_SUM1 = ~((0x9 << 4) | MODE );
 8001db4:	4b54      	ldr	r3, [pc, #336]	; (8001f08 <DynamixelProtocal2+0x578>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	4b51      	ldr	r3, [pc, #324]	; (8001f0c <DynamixelProtocal2+0x57c>)
 8001dc6:	701a      	strb	r2, [r3, #0]
		if (CHECK_SUM1 == CHECKSUM)
 8001dc8:	4b50      	ldr	r3, [pc, #320]	; (8001f0c <DynamixelProtocal2+0x57c>)
 8001dca:	781a      	ldrb	r2, [r3, #0]
 8001dcc:	4b4d      	ldr	r3, [pc, #308]	; (8001f04 <DynamixelProtocal2+0x574>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	f040 80d9 	bne.w	8001f88 <DynamixelProtocal2+0x5f8>
		{
			switch (MODE)
 8001dd6:	4b4c      	ldr	r3, [pc, #304]	; (8001f08 <DynamixelProtocal2+0x578>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	2b0b      	cmp	r3, #11
 8001ddc:	f000 809a 	beq.w	8001f14 <DynamixelProtocal2+0x584>
 8001de0:	2b0b      	cmp	r3, #11
 8001de2:	f300 80e4 	bgt.w	8001fae <DynamixelProtocal2+0x61e>
 8001de6:	2b09      	cmp	r3, #9
 8001de8:	d002      	beq.n	8001df0 <DynamixelProtocal2+0x460>
 8001dea:	2b0a      	cmp	r3, #10
 8001dec:	d03a      	beq.n	8001e64 <DynamixelProtocal2+0x4d4>
 8001dee:	e0de      	b.n	8001fae <DynamixelProtocal2+0x61e>
			{
			case 0b1001: //9
			{
				uint8_t temp[] = {0x58,0x75};
 8001df0:	f247 5358 	movw	r3, #30040	; 0x7558
 8001df4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
				UARTTxWrite(uart, temp, 2);
 8001df8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff fd7d 	bl	8001900 <UARTTxWrite>
				CHECK_SEND = ~ (0x99 + (DATAFRAME[CollectedData-2]) + (DATAFRAME[CollectedData-1]));
 8001e06:	4b34      	ldr	r3, [pc, #208]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	3b02      	subs	r3, #2
 8001e0c:	4a38      	ldr	r2, [pc, #224]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001e0e:	5cd2      	ldrb	r2, [r2, r3]
 8001e10:	4b31      	ldr	r3, [pc, #196]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	4936      	ldr	r1, [pc, #216]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001e18:	5ccb      	ldrb	r3, [r1, r3]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	3b67      	subs	r3, #103	; 0x67
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4b3a      	ldr	r3, [pc, #232]	; (8001f10 <DynamixelProtocal2+0x580>)
 8001e28:	701a      	strb	r2, [r3, #0]
				uint8_t FRAME2[] = {0x99,(DATAFRAME[CollectedData-2]),(DATAFRAME[CollectedData-1]),CHECK_SEND};
 8001e2a:	2399      	movs	r3, #153	; 0x99
 8001e2c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8001e30:	4b29      	ldr	r3, [pc, #164]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	3b02      	subs	r3, #2
 8001e36:	4a2e      	ldr	r2, [pc, #184]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001e38:	5cd3      	ldrb	r3, [r2, r3]
 8001e3a:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
 8001e3e:	4b26      	ldr	r3, [pc, #152]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	4a2a      	ldr	r2, [pc, #168]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001e46:	5cd3      	ldrb	r3, [r2, r3]
 8001e48:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
 8001e4c:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <DynamixelProtocal2+0x580>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
				UARTTxWrite(uart, FRAME2, 4);
 8001e54:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001e58:	2204      	movs	r2, #4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff fd4f 	bl	8001900 <UARTTxWrite>
				break;
 8001e62:	e0a4      	b.n	8001fae <DynamixelProtocal2+0x61e>
			}
			case 0b1010: //10
			{
				uint8_t temp[] = {0x58,0x75};
 8001e64:	f247 5358 	movw	r3, #30040	; 0x7558
 8001e68:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
				UARTTxWrite(uart, temp, 2);
 8001e6c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001e70:	2202      	movs	r2, #2
 8001e72:	4619      	mov	r1, r3
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff fd43 	bl	8001900 <UARTTxWrite>
				CHECK_SEND = ~(0x9A + (DATAFRAME[CollectedData-2]) + (DATAFRAME[CollectedData-1]));
 8001e7a:	4b17      	ldr	r3, [pc, #92]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	3b02      	subs	r3, #2
 8001e80:	4a1b      	ldr	r2, [pc, #108]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001e82:	5cd2      	ldrb	r2, [r2, r3]
 8001e84:	4b14      	ldr	r3, [pc, #80]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	4919      	ldr	r1, [pc, #100]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001e8c:	5ccb      	ldrb	r3, [r1, r3]
 8001e8e:	4413      	add	r3, r2
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	3b66      	subs	r3, #102	; 0x66
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <DynamixelProtocal2+0x580>)
 8001e9c:	701a      	strb	r2, [r3, #0]
				uint8_t FRAME2[] = {0x9A,(DATAFRAME[CollectedData-2]),(DATAFRAME[CollectedData-1]),CHECK_SEND};
 8001e9e:	239a      	movs	r3, #154	; 0x9a
 8001ea0:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	3b02      	subs	r3, #2
 8001eaa:	4a11      	ldr	r2, [pc, #68]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001eac:	5cd3      	ldrb	r3, [r2, r3]
 8001eae:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <DynamixelProtocal2+0x548>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	4a0d      	ldr	r2, [pc, #52]	; (8001ef0 <DynamixelProtocal2+0x560>)
 8001eba:	5cd3      	ldrb	r3, [r2, r3]
 8001ebc:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
 8001ec0:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <DynamixelProtocal2+0x580>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
				UARTTxWrite(uart, FRAME2, 4);
 8001ec8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ecc:	2204      	movs	r2, #4
 8001ece:	4619      	mov	r1, r3
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff fd15 	bl	8001900 <UARTTxWrite>
				break;
 8001ed6:	e06a      	b.n	8001fae <DynamixelProtocal2+0x61e>
 8001ed8:	20000776 	.word	0x20000776
 8001edc:	200002e4 	.word	0x200002e4
 8001ee0:	2000071c 	.word	0x2000071c
 8001ee4:	200006e8 	.word	0x200006e8
 8001ee8:	200006e4 	.word	0x200006e4
 8001eec:	200006e6 	.word	0x200006e6
 8001ef0:	200001e4 	.word	0x200001e4
 8001ef4:	200006ec 	.word	0x200006ec
 8001ef8:	200006ea 	.word	0x200006ea
 8001efc:	200006e9 	.word	0x200006e9
 8001f00:	200006f2 	.word	0x200006f2
 8001f04:	200001db 	.word	0x200001db
 8001f08:	200001e2 	.word	0x200001e2
 8001f0c:	200001dc 	.word	0x200001dc
 8001f10:	200001de 	.word	0x200001de
			}
			case 0b1011: //11
			{
				uint8_t temp[] = {0x58,0x75};
 8001f14:	f247 5358 	movw	r3, #30040	; 0x7558
 8001f18:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
				UARTTxWrite(uart, temp, 2);
 8001f1c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f20:	2202      	movs	r2, #2
 8001f22:	4619      	mov	r1, r3
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff fceb 	bl	8001900 <UARTTxWrite>
				CHECK_SEND = ~(0x9B + (DATAFRAME[CollectedData-2]) + (DATAFRAME[CollectedData-1]));
 8001f2a:	4bb6      	ldr	r3, [pc, #728]	; (8002204 <DynamixelProtocal2+0x874>)
 8001f2c:	881b      	ldrh	r3, [r3, #0]
 8001f2e:	3b02      	subs	r3, #2
 8001f30:	4ab5      	ldr	r2, [pc, #724]	; (8002208 <DynamixelProtocal2+0x878>)
 8001f32:	5cd2      	ldrb	r2, [r2, r3]
 8001f34:	4bb3      	ldr	r3, [pc, #716]	; (8002204 <DynamixelProtocal2+0x874>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	49b3      	ldr	r1, [pc, #716]	; (8002208 <DynamixelProtocal2+0x878>)
 8001f3c:	5ccb      	ldrb	r3, [r1, r3]
 8001f3e:	4413      	add	r3, r2
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	3b65      	subs	r3, #101	; 0x65
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	43db      	mvns	r3, r3
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4bb0      	ldr	r3, [pc, #704]	; (800220c <DynamixelProtocal2+0x87c>)
 8001f4c:	701a      	strb	r2, [r3, #0]
				uint8_t FRAME2[] = {0x9B,(DATAFRAME[CollectedData-2]),(DATAFRAME[CollectedData-1]),CHECK_SEND};
 8001f4e:	239b      	movs	r3, #155	; 0x9b
 8001f50:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8001f54:	4bab      	ldr	r3, [pc, #684]	; (8002204 <DynamixelProtocal2+0x874>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	3b02      	subs	r3, #2
 8001f5a:	4aab      	ldr	r2, [pc, #684]	; (8002208 <DynamixelProtocal2+0x878>)
 8001f5c:	5cd3      	ldrb	r3, [r2, r3]
 8001f5e:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
 8001f62:	4ba8      	ldr	r3, [pc, #672]	; (8002204 <DynamixelProtocal2+0x874>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	4aa7      	ldr	r2, [pc, #668]	; (8002208 <DynamixelProtocal2+0x878>)
 8001f6a:	5cd3      	ldrb	r3, [r2, r3]
 8001f6c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8001f70:	4ba6      	ldr	r3, [pc, #664]	; (800220c <DynamixelProtocal2+0x87c>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
				UARTTxWrite(uart, FRAME2, 4);
 8001f78:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	4619      	mov	r1, r3
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff fcbd 	bl	8001900 <UARTTxWrite>
				break;
 8001f86:	e012      	b.n	8001fae <DynamixelProtocal2+0x61e>
			}

		}
		else
		{
			uint8_t temp[] = {START,0x75,CHECKSUM};
 8001f88:	4ba1      	ldr	r3, [pc, #644]	; (8002210 <DynamixelProtocal2+0x880>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8001f92:	2375      	movs	r3, #117	; 0x75
 8001f94:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8001f98:	4b9e      	ldr	r3, [pc, #632]	; (8002214 <DynamixelProtocal2+0x884>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
			UARTTxWrite(uart, temp, 3);
 8001fa0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff fca9 	bl	8001900 <UARTTxWrite>
		}
		ACK = 1;
 8001fae:	4b9a      	ldr	r3, [pc, #616]	; (8002218 <DynamixelProtocal2+0x888>)
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	801a      	strh	r2, [r3, #0]
		State = S_idle ;
 8001fb4:	4b99      	ldr	r3, [pc, #612]	; (800221c <DynamixelProtocal2+0x88c>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
		break;
 8001fba:	e1a4      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Checksum1:
		CHECKSUM = dataIn & 0xff ;
 8001fbc:	893b      	ldrh	r3, [r7, #8]
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	4b94      	ldr	r3, [pc, #592]	; (8002214 <DynamixelProtocal2+0x884>)
 8001fc2:	701a      	strb	r2, [r3, #0]
		CHECK_SUM1 = ~((0x9 << 4) | MODE );
 8001fc4:	4b96      	ldr	r3, [pc, #600]	; (8002220 <DynamixelProtocal2+0x890>)
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	b2da      	uxtb	r2, r3
 8001fd4:	4b93      	ldr	r3, [pc, #588]	; (8002224 <DynamixelProtocal2+0x894>)
 8001fd6:	701a      	strb	r2, [r3, #0]
		if (CHECK_SUM1 == CHECKSUM)
 8001fd8:	4b92      	ldr	r3, [pc, #584]	; (8002224 <DynamixelProtocal2+0x894>)
 8001fda:	781a      	ldrb	r2, [r3, #0]
 8001fdc:	4b8d      	ldr	r3, [pc, #564]	; (8002214 <DynamixelProtocal2+0x884>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	f040 8081 	bne.w	80020e8 <DynamixelProtocal2+0x758>
		{
			switch (MODE)
 8001fe6:	4b8e      	ldr	r3, [pc, #568]	; (8002220 <DynamixelProtocal2+0x890>)
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	3b02      	subs	r3, #2
 8001fec:	2b0c      	cmp	r3, #12
 8001fee:	f200 8189 	bhi.w	8002304 <DynamixelProtocal2+0x974>
 8001ff2:	a201      	add	r2, pc, #4	; (adr r2, 8001ff8 <DynamixelProtocal2+0x668>)
 8001ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff8:	0800202d 	.word	0x0800202d
 8001ffc:	0800204b 	.word	0x0800204b
 8002000:	08002305 	.word	0x08002305
 8002004:	08002305 	.word	0x08002305
 8002008:	08002305 	.word	0x08002305
 800200c:	08002305 	.word	0x08002305
 8002010:	08002069 	.word	0x08002069
 8002014:	08002305 	.word	0x08002305
 8002018:	08002305 	.word	0x08002305
 800201c:	08002305 	.word	0x08002305
 8002020:	08002095 	.word	0x08002095
 8002024:	080020b1 	.word	0x080020b1
 8002028:	080020cd 	.word	0x080020cd
			{
			case 0b0010: //2
			{
				uint8_t temp[] = {0x58,0x75};
 800202c:	f247 5358 	movw	r3, #30040	; 0x7558
 8002030:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
				UARTTxWrite(uart, temp, 2);
 8002034:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002038:	2202      	movs	r2, #2
 800203a:	4619      	mov	r1, r3
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7ff fc5f 	bl	8001900 <UARTTxWrite>
				State = S_idle ;
 8002042:	4b76      	ldr	r3, [pc, #472]	; (800221c <DynamixelProtocal2+0x88c>)
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
				break;
 8002048:	e065      	b.n	8002116 <DynamixelProtocal2+0x786>
			}
			case 0b0011: //3
			{
				uint8_t temp[] = {0x58,0x75};
 800204a:	f247 5358 	movw	r3, #30040	; 0x7558
 800204e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
				UARTTxWrite(uart, temp, 2);
 8002052:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002056:	2202      	movs	r2, #2
 8002058:	4619      	mov	r1, r3
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff fc50 	bl	8001900 <UARTTxWrite>
				State = S_idle ;
 8002060:	4b6e      	ldr	r3, [pc, #440]	; (800221c <DynamixelProtocal2+0x88c>)
 8002062:	2200      	movs	r2, #0
 8002064:	701a      	strb	r2, [r3, #0]
				break;
 8002066:	e056      	b.n	8002116 <DynamixelProtocal2+0x786>
			}
			case 0b1000: //8
			{
				uint8_t temp[] = {0x58,0x75};
 8002068:	f247 5358 	movw	r3, #30040	; 0x7558
 800206c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
				//				uint8_t count = 0;                 				//Endeffecter (on / off) : 1
				UARTTxWrite(uart, temp,2);
 8002070:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002074:	2202      	movs	r2, #2
 8002076:	4619      	mov	r1, r3
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff fc41 	bl	8001900 <UARTTxWrite>
				HAL_Delay(5000);
 800207e:	f241 3088 	movw	r0, #5000	; 0x1388
 8002082:	f001 fe37 	bl	8003cf4 <HAL_Delay>
				start = 1;
 8002086:	4b68      	ldr	r3, [pc, #416]	; (8002228 <DynamixelProtocal2+0x898>)
 8002088:	2201      	movs	r2, #1
 800208a:	701a      	strb	r2, [r3, #0]
				State = S_idle;
 800208c:	4b63      	ldr	r3, [pc, #396]	; (800221c <DynamixelProtocal2+0x88c>)
 800208e:	2200      	movs	r2, #0
 8002090:	701a      	strb	r2, [r3, #0]
				break;
 8002092:	e040      	b.n	8002116 <DynamixelProtocal2+0x786>
			}
			case 0b1100: //12
			{
				uint8_t temp[] = {0x58,0x75};
 8002094:	f247 5358 	movw	r3, #30040	; 0x7558
 8002098:	87bb      	strh	r3, [r7, #60]	; 0x3c
				UARTTxWrite(uart, temp, 2);
 800209a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800209e:	2202      	movs	r2, #2
 80020a0:	4619      	mov	r1, r3
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff fc2c 	bl	8001900 <UARTTxWrite>
				State = S_idle ;
 80020a8:	4b5c      	ldr	r3, [pc, #368]	; (800221c <DynamixelProtocal2+0x88c>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
				break;
 80020ae:	e032      	b.n	8002116 <DynamixelProtocal2+0x786>
			}
			case 0b1101: //13
			{
				uint8_t temp[] = {0x58,0x75};
 80020b0:	f247 5358 	movw	r3, #30040	; 0x7558
 80020b4:	873b      	strh	r3, [r7, #56]	; 0x38
				UARTTxWrite(uart, temp, 2);
 80020b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020ba:	2202      	movs	r2, #2
 80020bc:	4619      	mov	r1, r3
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff fc1e 	bl	8001900 <UARTTxWrite>
				State = S_idle ;
 80020c4:	4b55      	ldr	r3, [pc, #340]	; (800221c <DynamixelProtocal2+0x88c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	701a      	strb	r2, [r3, #0]
				break;
 80020ca:	e024      	b.n	8002116 <DynamixelProtocal2+0x786>
			}
			case 0b1110: //14
			{
				uint8_t temp[] = {0x58,0x75};
 80020cc:	f247 5358 	movw	r3, #30040	; 0x7558
 80020d0:	86bb      	strh	r3, [r7, #52]	; 0x34
				UARTTxWrite(uart, temp, 2);
 80020d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80020d6:	2202      	movs	r2, #2
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff fc10 	bl	8001900 <UARTTxWrite>
				State = S_idle ;
 80020e0:	4b4e      	ldr	r3, [pc, #312]	; (800221c <DynamixelProtocal2+0x88c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
				break;
 80020e6:	e016      	b.n	8002116 <DynamixelProtocal2+0x786>
			}

		}
		else
		{
			uint8_t temp[] = {START,0x75,CHECKSUM};
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <DynamixelProtocal2+0x880>)
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020f2:	2375      	movs	r3, #117	; 0x75
 80020f4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80020f8:	4b46      	ldr	r3, [pc, #280]	; (8002214 <DynamixelProtocal2+0x884>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			UARTTxWrite(uart, temp, 3);
 8002100:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002104:	2203      	movs	r2, #3
 8002106:	4619      	mov	r1, r3
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7ff fbf9 	bl	8001900 <UARTTxWrite>
			State = S_idle ;
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <DynamixelProtocal2+0x88c>)
 8002110:	2200      	movs	r2, #0
 8002112:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002114:	e0f6      	b.n	8002304 <DynamixelProtocal2+0x974>
 8002116:	e0f5      	b.n	8002304 <DynamixelProtocal2+0x974>

	case S_Checksum2:
		CHECKSUM = dataIn & 0xff ;
 8002118:	893b      	ldrh	r3, [r7, #8]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b3d      	ldr	r3, [pc, #244]	; (8002214 <DynamixelProtocal2+0x884>)
 800211e:	701a      	strb	r2, [r3, #0]
		CHECK_SUM3 = ~( ((0x9 << 4) | MODE) + STATION + DATA_N_SUM);
 8002120:	4b3f      	ldr	r3, [pc, #252]	; (8002220 <DynamixelProtocal2+0x890>)
 8002122:	881b      	ldrh	r3, [r3, #0]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	f063 036f 	orn	r3, r3, #111	; 0x6f
 800212a:	b2da      	uxtb	r2, r3
 800212c:	4b3f      	ldr	r3, [pc, #252]	; (800222c <DynamixelProtocal2+0x89c>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	4413      	add	r3, r2
 8002132:	b2da      	uxtb	r2, r3
 8002134:	4b3e      	ldr	r3, [pc, #248]	; (8002230 <DynamixelProtocal2+0x8a0>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4413      	add	r3, r2
 800213a:	b2db      	uxtb	r3, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	b2da      	uxtb	r2, r3
 8002140:	4b3c      	ldr	r3, [pc, #240]	; (8002234 <DynamixelProtocal2+0x8a4>)
 8002142:	701a      	strb	r2, [r3, #0]
		CHECK_SUM1 = ~( ((0x9 << 4) | MODE) + ((DATAFRAME[CollectedData-1]) + (DATAFRAME[CollectedData-2])) );
 8002144:	4b36      	ldr	r3, [pc, #216]	; (8002220 <DynamixelProtocal2+0x890>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	f063 036f 	orn	r3, r3, #111	; 0x6f
 800214e:	b2da      	uxtb	r2, r3
 8002150:	4b2c      	ldr	r3, [pc, #176]	; (8002204 <DynamixelProtocal2+0x874>)
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	3b01      	subs	r3, #1
 8002156:	492c      	ldr	r1, [pc, #176]	; (8002208 <DynamixelProtocal2+0x878>)
 8002158:	5cc9      	ldrb	r1, [r1, r3]
 800215a:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <DynamixelProtocal2+0x874>)
 800215c:	881b      	ldrh	r3, [r3, #0]
 800215e:	3b02      	subs	r3, #2
 8002160:	4829      	ldr	r0, [pc, #164]	; (8002208 <DynamixelProtocal2+0x878>)
 8002162:	5cc3      	ldrb	r3, [r0, r3]
 8002164:	440b      	add	r3, r1
 8002166:	b2db      	uxtb	r3, r3
 8002168:	4413      	add	r3, r2
 800216a:	b2db      	uxtb	r3, r3
 800216c:	43db      	mvns	r3, r3
 800216e:	b2da      	uxtb	r2, r3
 8002170:	4b2c      	ldr	r3, [pc, #176]	; (8002224 <DynamixelProtocal2+0x894>)
 8002172:	701a      	strb	r2, [r3, #0]
		if (CHECK_SUM1 == CHECKSUM)
 8002174:	4b2b      	ldr	r3, [pc, #172]	; (8002224 <DynamixelProtocal2+0x894>)
 8002176:	781a      	ldrb	r2, [r3, #0]
 8002178:	4b26      	ldr	r3, [pc, #152]	; (8002214 <DynamixelProtocal2+0x884>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d166      	bne.n	800224e <DynamixelProtocal2+0x8be>
		{
			switch (MODE)
 8002180:	4b27      	ldr	r3, [pc, #156]	; (8002220 <DynamixelProtocal2+0x890>)
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	3b01      	subs	r3, #1
 8002186:	2b06      	cmp	r3, #6
 8002188:	d871      	bhi.n	800226e <DynamixelProtocal2+0x8de>
 800218a:	a201      	add	r2, pc, #4	; (adr r2, 8002190 <DynamixelProtocal2+0x800>)
 800218c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002190:	080021ad 	.word	0x080021ad
 8002194:	0800226f 	.word	0x0800226f
 8002198:	0800226f 	.word	0x0800226f
 800219c:	080021c3 	.word	0x080021c3
 80021a0:	080021d9 	.word	0x080021d9
 80021a4:	080021ef 	.word	0x080021ef
 80021a8:	08002239 	.word	0x08002239
			{
			case 0b0001: //1
			{
				uint8_t temp[] = {0x58,0x75};
 80021ac:	f247 5358 	movw	r3, #30040	; 0x7558
 80021b0:	85bb      	strh	r3, [r7, #44]	; 0x2c
				UARTTxWrite(uart, temp, 2);
 80021b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021b6:	2202      	movs	r2, #2
 80021b8:	4619      	mov	r1, r3
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff fba0 	bl	8001900 <UARTTxWrite>
				break;
 80021c0:	e055      	b.n	800226e <DynamixelProtocal2+0x8de>
			}
			case 0b0100: //4
			{
				uint8_t temp[] = {0x58,0x75};
 80021c2:	f247 5358 	movw	r3, #30040	; 0x7558
 80021c6:	853b      	strh	r3, [r7, #40]	; 0x28
				UARTTxWrite(uart, temp, 2);
 80021c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021cc:	2202      	movs	r2, #2
 80021ce:	4619      	mov	r1, r3
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff fb95 	bl	8001900 <UARTTxWrite>
				break;
 80021d6:	e04a      	b.n	800226e <DynamixelProtocal2+0x8de>
			}
			case 0b0101: //5
			{
				uint8_t temp[] = {0x58,0x75};
 80021d8:	f247 5358 	movw	r3, #30040	; 0x7558
 80021dc:	84bb      	strh	r3, [r7, #36]	; 0x24
				UARTTxWrite(uart, temp, 2);
 80021de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e2:	2202      	movs	r2, #2
 80021e4:	4619      	mov	r1, r3
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff fb8a 	bl	8001900 <UARTTxWrite>
				break;
 80021ec:	e03f      	b.n	800226e <DynamixelProtocal2+0x8de>
			}
			case 0b0110: //6
			{
				uint8_t temp[] = {0x58,0x75};
 80021ee:	f247 5358 	movw	r3, #30040	; 0x7558
 80021f2:	843b      	strh	r3, [r7, #32]
				UARTTxWrite(uart, temp, 2);
 80021f4:	f107 0320 	add.w	r3, r7, #32
 80021f8:	2202      	movs	r2, #2
 80021fa:	4619      	mov	r1, r3
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff fb7f 	bl	8001900 <UARTTxWrite>
				break;
 8002202:	e034      	b.n	800226e <DynamixelProtocal2+0x8de>
 8002204:	20000776 	.word	0x20000776
 8002208:	200001e4 	.word	0x200001e4
 800220c:	200001de 	.word	0x200001de
 8002210:	200001e0 	.word	0x200001e0
 8002214:	200001db 	.word	0x200001db
 8002218:	200006ee 	.word	0x200006ee
 800221c:	2000071c 	.word	0x2000071c
 8002220:	200001e2 	.word	0x200001e2
 8002224:	200001dc 	.word	0x200001dc
 8002228:	2000075e 	.word	0x2000075e
 800222c:	200006e8 	.word	0x200006e8
 8002230:	200006e9 	.word	0x200006e9
 8002234:	200001dd 	.word	0x200001dd
			}
			case 0b0111: //7
			{
				uint8_t temp[] = {0x58,0x75};
 8002238:	f247 5358 	movw	r3, #30040	; 0x7558
 800223c:	83bb      	strh	r3, [r7, #28]
				UARTTxWrite(uart, temp, 2);
 800223e:	f107 031c 	add.w	r3, r7, #28
 8002242:	2202      	movs	r2, #2
 8002244:	4619      	mov	r1, r3
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff fb5a 	bl	8001900 <UARTTxWrite>
				break;
 800224c:	e00f      	b.n	800226e <DynamixelProtocal2+0x8de>
			}
			}
		}
		else
		{
			uint8_t temp[] = {START,0x75,CHECKSUM};
 800224e:	4b30      	ldr	r3, [pc, #192]	; (8002310 <DynamixelProtocal2+0x980>)
 8002250:	881b      	ldrh	r3, [r3, #0]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	763b      	strb	r3, [r7, #24]
 8002256:	2375      	movs	r3, #117	; 0x75
 8002258:	767b      	strb	r3, [r7, #25]
 800225a:	4b2e      	ldr	r3, [pc, #184]	; (8002314 <DynamixelProtocal2+0x984>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	76bb      	strb	r3, [r7, #26]
			UARTTxWrite(uart, temp, 3);
 8002260:	f107 0318 	add.w	r3, r7, #24
 8002264:	2203      	movs	r2, #3
 8002266:	4619      	mov	r1, r3
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7ff fb49 	bl	8001900 <UARTTxWrite>
		}

		DATA_N_SUM = 0;
 800226e:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <DynamixelProtocal2+0x988>)
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
		x=0;
 8002274:	4b29      	ldr	r3, [pc, #164]	; (800231c <DynamixelProtocal2+0x98c>)
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
		State = S_idle;
 800227a:	4b29      	ldr	r3, [pc, #164]	; (8002320 <DynamixelProtocal2+0x990>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
		break;
 8002280:	e041      	b.n	8002306 <DynamixelProtocal2+0x976>

	case S_Checksum3:
		x = 0;
 8002282:	4b26      	ldr	r3, [pc, #152]	; (800231c <DynamixelProtocal2+0x98c>)
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
		CHECK_SUM1 = ~( ((0x9 << 4) | MODE) + STATION + DATA_N_SUM);
 8002288:	4b26      	ldr	r3, [pc, #152]	; (8002324 <DynamixelProtocal2+0x994>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8002292:	b2da      	uxtb	r2, r3
 8002294:	4b24      	ldr	r3, [pc, #144]	; (8002328 <DynamixelProtocal2+0x998>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	4413      	add	r3, r2
 800229a:	b2da      	uxtb	r2, r3
 800229c:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <DynamixelProtocal2+0x988>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	4413      	add	r3, r2
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	4b20      	ldr	r3, [pc, #128]	; (800232c <DynamixelProtocal2+0x99c>)
 80022aa:	701a      	strb	r2, [r3, #0]
		CHECKSUM = dataIn & 0xff ;
 80022ac:	893b      	ldrh	r3, [r7, #8]
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	4b18      	ldr	r3, [pc, #96]	; (8002314 <DynamixelProtocal2+0x984>)
 80022b2:	701a      	strb	r2, [r3, #0]
		if (CHECK_SUM1 == CHECKSUM)
 80022b4:	4b1d      	ldr	r3, [pc, #116]	; (800232c <DynamixelProtocal2+0x99c>)
 80022b6:	781a      	ldrb	r2, [r3, #0]
 80022b8:	4b16      	ldr	r3, [pc, #88]	; (8002314 <DynamixelProtocal2+0x984>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d10d      	bne.n	80022dc <DynamixelProtocal2+0x94c>
		{
			switch (MODE)
 80022c0:	4b18      	ldr	r3, [pc, #96]	; (8002324 <DynamixelProtocal2+0x994>)
 80022c2:	881b      	ldrh	r3, [r3, #0]
 80022c4:	2b07      	cmp	r3, #7
 80022c6:	d119      	bne.n	80022fc <DynamixelProtocal2+0x96c>
			{
			case 0b0111: //7
			{
				uint8_t temp[] = {0x75};
 80022c8:	2375      	movs	r3, #117	; 0x75
 80022ca:	753b      	strb	r3, [r7, #20]
				UARTTxWrite(uart, temp, 1);
 80022cc:	f107 0314 	add.w	r3, r7, #20
 80022d0:	2201      	movs	r2, #1
 80022d2:	4619      	mov	r1, r3
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f7ff fb13 	bl	8001900 <UARTTxWrite>
				break;
 80022da:	e00f      	b.n	80022fc <DynamixelProtocal2+0x96c>
			}
			}
		}
		else
		{
			uint8_t temp[] = {START,0x75,CHECKSUM};
 80022dc:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <DynamixelProtocal2+0x980>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	743b      	strb	r3, [r7, #16]
 80022e4:	2375      	movs	r3, #117	; 0x75
 80022e6:	747b      	strb	r3, [r7, #17]
 80022e8:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <DynamixelProtocal2+0x984>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	74bb      	strb	r3, [r7, #18]
			UARTTxWrite(uart, temp, 3);
 80022ee:	f107 0310 	add.w	r3, r7, #16
 80022f2:	2203      	movs	r2, #3
 80022f4:	4619      	mov	r1, r3
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff fb02 	bl	8001900 <UARTTxWrite>
		}
		State = S_idle;
 80022fc:	4b08      	ldr	r3, [pc, #32]	; (8002320 <DynamixelProtocal2+0x990>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
		break;
 8002302:	e000      	b.n	8002306 <DynamixelProtocal2+0x976>
		break;
 8002304:	bf00      	nop
	}
}
 8002306:	bf00      	nop
 8002308:	3768      	adds	r7, #104	; 0x68
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	200001e0 	.word	0x200001e0
 8002314:	200001db 	.word	0x200001db
 8002318:	200006e9 	.word	0x200006e9
 800231c:	200006ec 	.word	0x200006ec
 8002320:	2000071c 	.word	0x2000071c
 8002324:	200001e2 	.word	0x200001e2
 8002328:	200006e8 	.word	0x200006e8
 800232c:	200001dc 	.word	0x200001dc

08002330 <I2Con>:

void I2Con(){
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
	const uint8_t laserAddress = 0x23<<1;
 8002336:	2346      	movs	r3, #70	; 0x46
 8002338:	71fb      	strb	r3, [r7, #7]
	static uint8_t pdataStart[1] = {0x45};
	HAL_I2C_Master_Transmit_IT(&hi2c1, laserAddress, pdataStart, 1);
 800233a:	79fb      	ldrb	r3, [r7, #7]
 800233c:	b299      	uxth	r1, r3
 800233e:	2301      	movs	r3, #1
 8002340:	4a03      	ldr	r2, [pc, #12]	; (8002350 <I2Con+0x20>)
 8002342:	4804      	ldr	r0, [pc, #16]	; (8002354 <I2Con+0x24>)
 8002344:	f002 fd48 	bl	8004dd8 <HAL_I2C_Master_Transmit_IT>
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20000030 	.word	0x20000030
 8002354:	20000858 	.word	0x20000858

08002358 <findingPosition>:
		HAL_I2C_Master_Receive_IT(&hi2c1, laserAddress, status, 1);
	}
	return status;
}

uint8_t findingPosition(){
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
	rawPosition[0] = (float)HTIM_ENCODER.Instance->CNT*90/2048;
 800235c:	4b34      	ldr	r3, [pc, #208]	; (8002430 <findingPosition+0xd8>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	ee07 3a90 	vmov	s15, r3
 8002366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800236a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002434 <findingPosition+0xdc>
 800236e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002372:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002438 <findingPosition+0xe0>
 8002376:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800237a:	4b30      	ldr	r3, [pc, #192]	; (800243c <findingPosition+0xe4>)
 800237c:	edc3 7a00 	vstr	s15, [r3]
	if((rawPosition[0] < 10 )&& (rawPosition[1] > 80)){
 8002380:	4b2e      	ldr	r3, [pc, #184]	; (800243c <findingPosition+0xe4>)
 8002382:	edd3 7a00 	vldr	s15, [r3]
 8002386:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800238a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002392:	d510      	bpl.n	80023b6 <findingPosition+0x5e>
 8002394:	4b29      	ldr	r3, [pc, #164]	; (800243c <findingPosition+0xe4>)
 8002396:	edd3 7a01 	vldr	s15, [r3, #4]
 800239a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002440 <findingPosition+0xe8>
 800239e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a6:	dd06      	ble.n	80023b6 <findingPosition+0x5e>
		cP += 1;
 80023a8:	4b26      	ldr	r3, [pc, #152]	; (8002444 <findingPosition+0xec>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	3301      	adds	r3, #1
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	4b24      	ldr	r3, [pc, #144]	; (8002444 <findingPosition+0xec>)
 80023b2:	701a      	strb	r2, [r3, #0]
 80023b4:	e019      	b.n	80023ea <findingPosition+0x92>
	}
	else if ((rawPosition[0] > 80 )&& (rawPosition[1] < 10)){
 80023b6:	4b21      	ldr	r3, [pc, #132]	; (800243c <findingPosition+0xe4>)
 80023b8:	edd3 7a00 	vldr	s15, [r3]
 80023bc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002440 <findingPosition+0xe8>
 80023c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c8:	dd0f      	ble.n	80023ea <findingPosition+0x92>
 80023ca:	4b1c      	ldr	r3, [pc, #112]	; (800243c <findingPosition+0xe4>)
 80023cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80023d0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80023d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023dc:	d505      	bpl.n	80023ea <findingPosition+0x92>
		cP -= 1;
 80023de:	4b19      	ldr	r3, [pc, #100]	; (8002444 <findingPosition+0xec>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b17      	ldr	r3, [pc, #92]	; (8002444 <findingPosition+0xec>)
 80023e8:	701a      	strb	r2, [r3, #0]
	}
	if (cP > 3){
 80023ea:	4b16      	ldr	r3, [pc, #88]	; (8002444 <findingPosition+0xec>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d902      	bls.n	80023f8 <findingPosition+0xa0>
		cP = 0;
 80023f2:	4b14      	ldr	r3, [pc, #80]	; (8002444 <findingPosition+0xec>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
	}
	else if (cP < 0){
		cP = 0;
	}
	currentPosition = (float)rawPosition[0] + cP*90;
 80023f8:	4b10      	ldr	r3, [pc, #64]	; (800243c <findingPosition+0xe4>)
 80023fa:	ed93 7a00 	vldr	s14, [r3]
 80023fe:	4b11      	ldr	r3, [pc, #68]	; (8002444 <findingPosition+0xec>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	235a      	movs	r3, #90	; 0x5a
 8002406:	fb03 f302 	mul.w	r3, r3, r2
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <findingPosition+0xf0>)
 8002418:	edc3 7a00 	vstr	s15, [r3]
	rawPosition[1] = rawPosition[0];
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <findingPosition+0xe4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a06      	ldr	r2, [pc, #24]	; (800243c <findingPosition+0xe4>)
 8002422:	6053      	str	r3, [r2, #4]
}
 8002424:	bf00      	nop
 8002426:	4618      	mov	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	20000954 	.word	0x20000954
 8002434:	42b40000 	.word	0x42b40000
 8002438:	45000000 	.word	0x45000000
 800243c:	20000754 	.word	0x20000754
 8002440:	42a00000 	.word	0x42a00000
 8002444:	20000728 	.word	0x20000728
 8002448:	20000750 	.word	0x20000750
 800244c:	00000000 	.word	0x00000000

08002450 <EncoderVelocity_Update>:

float EncoderVelocity_Update()
{
 8002450:	b5b0      	push	{r4, r5, r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 8002456:	4b36      	ldr	r3, [pc, #216]	; (8002530 <EncoderVelocity_Update+0xe0>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 800245e:	f001 f893 	bl	8003588 <micros>
 8002462:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8002466:	4b33      	ldr	r3, [pc, #204]	; (8002534 <EncoderVelocity_Update+0xe4>)
 8002468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002470:	1a84      	subs	r4, r0, r2
 8002472:	eb61 0503 	sbc.w	r5, r1, r3
 8002476:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 800247a:	4b2f      	ldr	r3, [pc, #188]	; (8002538 <EncoderVelocity_Update+0xe8>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800248a:	db04      	blt.n	8002496 <EncoderVelocity_Update+0x46>
	{
		EncoderPositionDiff -= MAX_ENCODER_PERIOD;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	e007      	b.n	80024a6 <EncoderVelocity_Update+0x56>
	}
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	f513 6fc0 	cmn.w	r3, #1536	; 0x600
 800249c:	dc03      	bgt.n	80024a6 <EncoderVelocity_Update+0x56>
	{
		EncoderPositionDiff += MAX_ENCODER_PERIOD;
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024a4:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 80024a6:	4a24      	ldr	r2, [pc, #144]	; (8002538 <EncoderVelocity_Update+0xe8>)
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 80024ac:	4921      	ldr	r1, [pc, #132]	; (8002534 <EncoderVelocity_Update+0xe4>)
 80024ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024b2:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000*2*3.14) / (float) (EncoderTimeDiff *2048*4);
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	4a20      	ldr	r2, [pc, #128]	; (800253c <EncoderVelocity_Update+0xec>)
 80024ba:	fb02 f303 	mul.w	r3, r2, r3
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fd ffdc 	bl	800047c <__aeabi_i2d>
 80024c4:	a318      	add	r3, pc, #96	; (adr r3, 8002528 <EncoderVelocity_Update+0xd8>)
 80024c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ca:	f7fe f841 	bl	8000550 <__aeabi_dmul>
 80024ce:	4602      	mov	r2, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	4614      	mov	r4, r2
 80024d4:	461d      	mov	r5, r3
 80024d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024da:	f04f 0200 	mov.w	r2, #0
 80024de:	f04f 0300 	mov.w	r3, #0
 80024e2:	034b      	lsls	r3, r1, #13
 80024e4:	ea43 43d0 	orr.w	r3, r3, r0, lsr #19
 80024e8:	0342      	lsls	r2, r0, #13
 80024ea:	4610      	mov	r0, r2
 80024ec:	4619      	mov	r1, r3
 80024ee:	f7fe fbf7 	bl	8000ce0 <__aeabi_ul2f>
 80024f2:	4603      	mov	r3, r0
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fd ffd3 	bl	80004a0 <__aeabi_f2d>
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	4620      	mov	r0, r4
 8002500:	4629      	mov	r1, r5
 8002502:	f7fe f94f 	bl	80007a4 <__aeabi_ddiv>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	4610      	mov	r0, r2
 800250c:	4619      	mov	r1, r3
 800250e:	f7fe facf 	bl	8000ab0 <__aeabi_d2f>
 8002512:	4603      	mov	r3, r0
 8002514:	ee07 3a90 	vmov	s15, r3

}
 8002518:	eeb0 0a67 	vmov.f32	s0, s15
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bdb0      	pop	{r4, r5, r7, pc}
 8002522:	bf00      	nop
 8002524:	f3af 8000 	nop.w
 8002528:	51eb851f 	.word	0x51eb851f
 800252c:	40091eb8 	.word	0x40091eb8
 8002530:	20000954 	.word	0x20000954
 8002534:	20000778 	.word	0x20000778
 8002538:	20000780 	.word	0x20000780
 800253c:	001e8480 	.word	0x001e8480

08002540 <trajectory>:

void trajectory(uint64_t Timestamp){
 8002540:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	e9c7 0100 	strd	r0, r1, [r7]
	static float a2 = 0;
	static float a3 = 0;
	static float a4 = 0;
	static float a5 = 0;
	static uint64_t setTime = 0;
	state[0] = start;
 800254c:	4b20      	ldr	r3, [pc, #128]	; (80025d0 <trajectory+0x90>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	4b20      	ldr	r3, [pc, #128]	; (80025d4 <trajectory+0x94>)
 8002554:	701a      	strb	r2, [r3, #0]
	if (abs(finalAngle - startAngle) > 50){
 8002556:	4b20      	ldr	r3, [pc, #128]	; (80025d8 <trajectory+0x98>)
 8002558:	ed93 7a00 	vldr	s14, [r3]
 800255c:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <trajectory+0x9c>)
 800255e:	edd3 7a00 	vldr	s15, [r3]
 8002562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002566:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800256a:	ee17 3a90 	vmov	r3, s15
 800256e:	2b00      	cmp	r3, #0
 8002570:	bfb8      	it	lt
 8002572:	425b      	neglt	r3, r3
 8002574:	2b32      	cmp	r3, #50	; 0x32
 8002576:	dd02      	ble.n	800257e <trajectory+0x3e>
		Kp = 150;
 8002578:	4b19      	ldr	r3, [pc, #100]	; (80025e0 <trajectory+0xa0>)
 800257a:	4a1a      	ldr	r2, [pc, #104]	; (80025e4 <trajectory+0xa4>)
 800257c:	601a      	str	r2, [r3, #0]
	}
	if(state[0] == 1){
 800257e:	4b15      	ldr	r3, [pc, #84]	; (80025d4 <trajectory+0x94>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b01      	cmp	r3, #1
 8002584:	f040 824f 	bne.w	8002a26 <trajectory+0x4e6>
		if(state[0] != state[1]){
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <trajectory+0x94>)
 800258a:	781a      	ldrb	r2, [r3, #0]
 800258c:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <trajectory+0x94>)
 800258e:	785b      	ldrb	r3, [r3, #1]
 8002590:	429a      	cmp	r2, r3
 8002592:	d008      	beq.n	80025a6 <trajectory+0x66>
			setTime = Timestamp;
 8002594:	4914      	ldr	r1, [pc, #80]	; (80025e8 <trajectory+0xa8>)
 8002596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800259a:	e9c1 2300 	strd	r2, r3, [r1]
			startAngle = currentPosition;
 800259e:	4b13      	ldr	r3, [pc, #76]	; (80025ec <trajectory+0xac>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a0e      	ldr	r2, [pc, #56]	; (80025dc <trajectory+0x9c>)
 80025a4:	6013      	str	r3, [r2, #0]
		}
		if(abs(finalAngle - startAngle) > 80){
 80025a6:	4b0c      	ldr	r3, [pc, #48]	; (80025d8 <trajectory+0x98>)
 80025a8:	ed93 7a00 	vldr	s14, [r3]
 80025ac:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <trajectory+0x9c>)
 80025ae:	edd3 7a00 	vldr	s15, [r3]
 80025b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ba:	ee17 3a90 	vmov	r3, s15
 80025be:	2b00      	cmp	r3, #0
 80025c0:	bfb8      	it	lt
 80025c2:	425b      	neglt	r3, r3
 80025c4:	2b50      	cmp	r3, #80	; 0x50
 80025c6:	dd17      	ble.n	80025f8 <trajectory+0xb8>
			stopError = 5;
 80025c8:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <trajectory+0xb0>)
 80025ca:	4a0a      	ldr	r2, [pc, #40]	; (80025f4 <trajectory+0xb4>)
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	e017      	b.n	8002600 <trajectory+0xc0>
 80025d0:	2000075e 	.word	0x2000075e
 80025d4:	2000075c 	.word	0x2000075c
 80025d8:	20000008 	.word	0x20000008
 80025dc:	20000748 	.word	0x20000748
 80025e0:	20000014 	.word	0x20000014
 80025e4:	43160000 	.word	0x43160000
 80025e8:	20000788 	.word	0x20000788
 80025ec:	20000750 	.word	0x20000750
 80025f0:	20000004 	.word	0x20000004
 80025f4:	40a00000 	.word	0x40a00000
		}
		else{
			stopError = 0;
 80025f8:	4bd7      	ldr	r3, [pc, #860]	; (8002958 <trajectory+0x418>)
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
		}
		tim = (float) (Timestamp-setTime)/1000000;
 8002600:	4bd6      	ldr	r3, [pc, #856]	; (800295c <trajectory+0x41c>)
 8002602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002606:	e9d7 0100 	ldrd	r0, r1, [r7]
 800260a:	1a84      	subs	r4, r0, r2
 800260c:	eb61 0503 	sbc.w	r5, r1, r3
 8002610:	4620      	mov	r0, r4
 8002612:	4629      	mov	r1, r5
 8002614:	f7fe fb64 	bl	8000ce0 <__aeabi_ul2f>
 8002618:	ee06 0a90 	vmov	s13, r0
 800261c:	ed9f 7ad0 	vldr	s14, [pc, #832]	; 8002960 <trajectory+0x420>
 8002620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002624:	4bcf      	ldr	r3, [pc, #828]	; (8002964 <trajectory+0x424>)
 8002626:	edc3 7a00 	vstr	s15, [r3]
		tF = (float) (250*abs(finalAngle-startAngle)/(355*vMax));
 800262a:	4bcf      	ldr	r3, [pc, #828]	; (8002968 <trajectory+0x428>)
 800262c:	ed93 7a00 	vldr	s14, [r3]
 8002630:	4bce      	ldr	r3, [pc, #824]	; (800296c <trajectory+0x42c>)
 8002632:	edd3 7a00 	vldr	s15, [r3]
 8002636:	ee77 7a67 	vsub.f32	s15, s14, s15
 800263a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800263e:	ee17 3a90 	vmov	r3, s15
 8002642:	2b00      	cmp	r3, #0
 8002644:	bfb8      	it	lt
 8002646:	425b      	neglt	r3, r3
 8002648:	22fa      	movs	r2, #250	; 0xfa
 800264a:	fb02 f303 	mul.w	r3, r2, r3
 800264e:	ee07 3a90 	vmov	s15, r3
 8002652:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002656:	4bc6      	ldr	r3, [pc, #792]	; (8002970 <trajectory+0x430>)
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	ed9f 7ac5 	vldr	s14, [pc, #788]	; 8002974 <trajectory+0x434>
 8002660:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002668:	4bc3      	ldr	r3, [pc, #780]	; (8002978 <trajectory+0x438>)
 800266a:	edc3 7a00 	vstr	s15, [r3]
		if ((tim <= tF)){
 800266e:	4bbd      	ldr	r3, [pc, #756]	; (8002964 <trajectory+0x424>)
 8002670:	ed93 7a00 	vldr	s14, [r3]
 8002674:	4bc0      	ldr	r3, [pc, #768]	; (8002978 <trajectory+0x438>)
 8002676:	edd3 7a00 	vldr	s15, [r3]
 800267a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800267e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002682:	f200 8138 	bhi.w	80028f6 <trajectory+0x3b6>
			//cubic trajectory
			a0 = startAngle;
 8002686:	4bb9      	ldr	r3, [pc, #740]	; (800296c <trajectory+0x42c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4abc      	ldr	r2, [pc, #752]	; (800297c <trajectory+0x43c>)
 800268c:	6013      	str	r3, [r2, #0]
			a1 = 0;
 800268e:	4bbc      	ldr	r3, [pc, #752]	; (8002980 <trajectory+0x440>)
 8002690:	f04f 0200 	mov.w	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
			a2 = (float) (3/pow(tF,2))*(finalAngle-startAngle);
 8002696:	4bb8      	ldr	r3, [pc, #736]	; (8002978 <trajectory+0x438>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f7fd ff00 	bl	80004a0 <__aeabi_f2d>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	ed9f 1ba6 	vldr	d1, [pc, #664]	; 8002940 <trajectory+0x400>
 80026a8:	ec43 2b10 	vmov	d0, r2, r3
 80026ac:	f006 febc 	bl	8009428 <pow>
 80026b0:	ec53 2b10 	vmov	r2, r3, d0
 80026b4:	f04f 0000 	mov.w	r0, #0
 80026b8:	49b2      	ldr	r1, [pc, #712]	; (8002984 <trajectory+0x444>)
 80026ba:	f7fe f873 	bl	80007a4 <__aeabi_ddiv>
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	4610      	mov	r0, r2
 80026c4:	4619      	mov	r1, r3
 80026c6:	f7fe f9f3 	bl	8000ab0 <__aeabi_d2f>
 80026ca:	ee06 0a90 	vmov	s13, r0
 80026ce:	4ba6      	ldr	r3, [pc, #664]	; (8002968 <trajectory+0x428>)
 80026d0:	ed93 7a00 	vldr	s14, [r3]
 80026d4:	4ba5      	ldr	r3, [pc, #660]	; (800296c <trajectory+0x42c>)
 80026d6:	edd3 7a00 	vldr	s15, [r3]
 80026da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026e2:	4ba9      	ldr	r3, [pc, #676]	; (8002988 <trajectory+0x448>)
 80026e4:	edc3 7a00 	vstr	s15, [r3]
			a3 = (float) -(2/pow(tF,3))*(finalAngle-startAngle);
 80026e8:	4ba3      	ldr	r3, [pc, #652]	; (8002978 <trajectory+0x438>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fd fed7 	bl	80004a0 <__aeabi_f2d>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	ed9f 1b94 	vldr	d1, [pc, #592]	; 8002948 <trajectory+0x408>
 80026fa:	ec43 2b10 	vmov	d0, r2, r3
 80026fe:	f006 fe93 	bl	8009428 <pow>
 8002702:	ec53 2b10 	vmov	r2, r3, d0
 8002706:	f04f 0000 	mov.w	r0, #0
 800270a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800270e:	f7fe f849 	bl	80007a4 <__aeabi_ddiv>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	f7fe f9c9 	bl	8000ab0 <__aeabi_d2f>
 800271e:	4603      	mov	r3, r0
 8002720:	ee07 3a90 	vmov	s15, r3
 8002724:	eeb1 7a67 	vneg.f32	s14, s15
 8002728:	4b8f      	ldr	r3, [pc, #572]	; (8002968 <trajectory+0x428>)
 800272a:	edd3 6a00 	vldr	s13, [r3]
 800272e:	4b8f      	ldr	r3, [pc, #572]	; (800296c <trajectory+0x42c>)
 8002730:	edd3 7a00 	vldr	s15, [r3]
 8002734:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273c:	4b93      	ldr	r3, [pc, #588]	; (800298c <trajectory+0x44c>)
 800273e:	edc3 7a00 	vstr	s15, [r3]
			position = (float) a0+ (a1*tim) +(a2*pow(tim,2)) +(a3*pow(tim,3));
 8002742:	4b8f      	ldr	r3, [pc, #572]	; (8002980 <trajectory+0x440>)
 8002744:	ed93 7a00 	vldr	s14, [r3]
 8002748:	4b86      	ldr	r3, [pc, #536]	; (8002964 <trajectory+0x424>)
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002752:	4b8a      	ldr	r3, [pc, #552]	; (800297c <trajectory+0x43c>)
 8002754:	edd3 7a00 	vldr	s15, [r3]
 8002758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275c:	ee17 0a90 	vmov	r0, s15
 8002760:	f7fd fe9e 	bl	80004a0 <__aeabi_f2d>
 8002764:	4604      	mov	r4, r0
 8002766:	460d      	mov	r5, r1
 8002768:	4b87      	ldr	r3, [pc, #540]	; (8002988 <trajectory+0x448>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4618      	mov	r0, r3
 800276e:	f7fd fe97 	bl	80004a0 <__aeabi_f2d>
 8002772:	4680      	mov	r8, r0
 8002774:	4689      	mov	r9, r1
 8002776:	4b7b      	ldr	r3, [pc, #492]	; (8002964 <trajectory+0x424>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7fd fe90 	bl	80004a0 <__aeabi_f2d>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	ed9f 1b6e 	vldr	d1, [pc, #440]	; 8002940 <trajectory+0x400>
 8002788:	ec43 2b10 	vmov	d0, r2, r3
 800278c:	f006 fe4c 	bl	8009428 <pow>
 8002790:	ec53 2b10 	vmov	r2, r3, d0
 8002794:	4640      	mov	r0, r8
 8002796:	4649      	mov	r1, r9
 8002798:	f7fd feda 	bl	8000550 <__aeabi_dmul>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4620      	mov	r0, r4
 80027a2:	4629      	mov	r1, r5
 80027a4:	f7fd fd1e 	bl	80001e4 <__adddf3>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4690      	mov	r8, r2
 80027ae:	4699      	mov	r9, r3
 80027b0:	4b76      	ldr	r3, [pc, #472]	; (800298c <trajectory+0x44c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fd fe73 	bl	80004a0 <__aeabi_f2d>
 80027ba:	4604      	mov	r4, r0
 80027bc:	460d      	mov	r5, r1
 80027be:	4b69      	ldr	r3, [pc, #420]	; (8002964 <trajectory+0x424>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fe6c 	bl	80004a0 <__aeabi_f2d>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	ed9f 1b5e 	vldr	d1, [pc, #376]	; 8002948 <trajectory+0x408>
 80027d0:	ec43 2b10 	vmov	d0, r2, r3
 80027d4:	f006 fe28 	bl	8009428 <pow>
 80027d8:	ec53 2b10 	vmov	r2, r3, d0
 80027dc:	4620      	mov	r0, r4
 80027de:	4629      	mov	r1, r5
 80027e0:	f7fd feb6 	bl	8000550 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4640      	mov	r0, r8
 80027ea:	4649      	mov	r1, r9
 80027ec:	f7fd fcfa 	bl	80001e4 <__adddf3>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	4610      	mov	r0, r2
 80027f6:	4619      	mov	r1, r3
 80027f8:	f7fe f95a 	bl	8000ab0 <__aeabi_d2f>
 80027fc:	4603      	mov	r3, r0
 80027fe:	4a64      	ldr	r2, [pc, #400]	; (8002990 <trajectory+0x450>)
 8002800:	6013      	str	r3, [r2, #0]
			calculatedVelocity = (float) (a1 +(2*a2*tim) +(3*a3*pow(tim,2)))/6;
 8002802:	4b61      	ldr	r3, [pc, #388]	; (8002988 <trajectory+0x448>)
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800280c:	4b55      	ldr	r3, [pc, #340]	; (8002964 <trajectory+0x424>)
 800280e:	edd3 7a00 	vldr	s15, [r3]
 8002812:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002816:	4b5a      	ldr	r3, [pc, #360]	; (8002980 <trajectory+0x440>)
 8002818:	edd3 7a00 	vldr	s15, [r3]
 800281c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002820:	ee17 0a90 	vmov	r0, s15
 8002824:	f7fd fe3c 	bl	80004a0 <__aeabi_f2d>
 8002828:	4604      	mov	r4, r0
 800282a:	460d      	mov	r5, r1
 800282c:	4b57      	ldr	r3, [pc, #348]	; (800298c <trajectory+0x44c>)
 800282e:	edd3 7a00 	vldr	s15, [r3]
 8002832:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002836:	ee67 7a87 	vmul.f32	s15, s15, s14
 800283a:	ee17 0a90 	vmov	r0, s15
 800283e:	f7fd fe2f 	bl	80004a0 <__aeabi_f2d>
 8002842:	4680      	mov	r8, r0
 8002844:	4689      	mov	r9, r1
 8002846:	4b47      	ldr	r3, [pc, #284]	; (8002964 <trajectory+0x424>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fe28 	bl	80004a0 <__aeabi_f2d>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8002940 <trajectory+0x400>
 8002858:	ec43 2b10 	vmov	d0, r2, r3
 800285c:	f006 fde4 	bl	8009428 <pow>
 8002860:	ec53 2b10 	vmov	r2, r3, d0
 8002864:	4640      	mov	r0, r8
 8002866:	4649      	mov	r1, r9
 8002868:	f7fd fe72 	bl	8000550 <__aeabi_dmul>
 800286c:	4602      	mov	r2, r0
 800286e:	460b      	mov	r3, r1
 8002870:	4620      	mov	r0, r4
 8002872:	4629      	mov	r1, r5
 8002874:	f7fd fcb6 	bl	80001e4 <__adddf3>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	4610      	mov	r0, r2
 800287e:	4619      	mov	r1, r3
 8002880:	f7fe f916 	bl	8000ab0 <__aeabi_d2f>
 8002884:	ee06 0a90 	vmov	s13, r0
 8002888:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800288c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002890:	4b40      	ldr	r3, [pc, #256]	; (8002994 <trajectory+0x454>)
 8002892:	edc3 7a00 	vstr	s15, [r3]
			alpha = (float) ((2*a2) +(6*a3*tim))*2*3.14/360;
 8002896:	4b3c      	ldr	r3, [pc, #240]	; (8002988 <trajectory+0x448>)
 8002898:	edd3 7a00 	vldr	s15, [r3]
 800289c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80028a0:	4b3a      	ldr	r3, [pc, #232]	; (800298c <trajectory+0x44c>)
 80028a2:	edd3 7a00 	vldr	s15, [r3]
 80028a6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80028aa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80028ae:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <trajectory+0x424>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80028c0:	ee17 0a90 	vmov	r0, s15
 80028c4:	f7fd fdec 	bl	80004a0 <__aeabi_f2d>
 80028c8:	a321      	add	r3, pc, #132	; (adr r3, 8002950 <trajectory+0x410>)
 80028ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ce:	f7fd fe3f 	bl	8000550 <__aeabi_dmul>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	4610      	mov	r0, r2
 80028d8:	4619      	mov	r1, r3
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	4b2e      	ldr	r3, [pc, #184]	; (8002998 <trajectory+0x458>)
 80028e0:	f7fd ff60 	bl	80007a4 <__aeabi_ddiv>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4610      	mov	r0, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	f7fe f8e0 	bl	8000ab0 <__aeabi_d2f>
 80028f0:	4603      	mov	r3, r0
 80028f2:	4a2a      	ldr	r2, [pc, #168]	; (800299c <trajectory+0x45c>)
 80028f4:	6013      	str	r3, [r2, #0]
			//		a5 = (float) 6*(finalAngle-startAngle)/pow(tF,4);
			//		position = (float) a0 + a1*tim + a2*pow(tim,2) + a3*pow(tim,3) + a4*pow(tim,4) + a5*pow(tim,5);
			//		calculatedVelocity = (float) a1+ 2*a2*tim + 3*a3*pow(tim,2) + 4*a4*pow(tim,3) + 5*a5*pow(tim,4);
			//		alpha = (float) a2 + 6*a3*tim + 12*a4*pow(tim,2) + 20*a5*pow(tim,3);
		}
		if(abs(currentPosition - finalAngle) < 8){
 80028f6:	4b2a      	ldr	r3, [pc, #168]	; (80029a0 <trajectory+0x460>)
 80028f8:	ed93 7a00 	vldr	s14, [r3]
 80028fc:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <trajectory+0x428>)
 80028fe:	edd3 7a00 	vldr	s15, [r3]
 8002902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800290a:	ee17 3a90 	vmov	r3, s15
 800290e:	f113 0f07 	cmn.w	r3, #7
 8002912:	f2c0 8081 	blt.w	8002a18 <trajectory+0x4d8>
 8002916:	4b22      	ldr	r3, [pc, #136]	; (80029a0 <trajectory+0x460>)
 8002918:	ed93 7a00 	vldr	s14, [r3]
 800291c:	4b12      	ldr	r3, [pc, #72]	; (8002968 <trajectory+0x428>)
 800291e:	edd3 7a00 	vldr	s15, [r3]
 8002922:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002926:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800292a:	ee17 3a90 	vmov	r3, s15
 800292e:	2b07      	cmp	r3, #7
 8002930:	dc72      	bgt.n	8002a18 <trajectory+0x4d8>
			K = 1500;
 8002932:	4b1c      	ldr	r3, [pc, #112]	; (80029a4 <trajectory+0x464>)
 8002934:	4a1c      	ldr	r2, [pc, #112]	; (80029a8 <trajectory+0x468>)
 8002936:	601a      	str	r2, [r3, #0]
			if(velocity < 0){
 8002938:	4b1c      	ldr	r3, [pc, #112]	; (80029ac <trajectory+0x46c>)
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	e037      	b.n	80029b0 <trajectory+0x470>
 8002940:	00000000 	.word	0x00000000
 8002944:	40000000 	.word	0x40000000
 8002948:	00000000 	.word	0x00000000
 800294c:	40080000 	.word	0x40080000
 8002950:	51eb851f 	.word	0x51eb851f
 8002954:	40091eb8 	.word	0x40091eb8
 8002958:	20000004 	.word	0x20000004
 800295c:	20000788 	.word	0x20000788
 8002960:	49742400 	.word	0x49742400
 8002964:	20000740 	.word	0x20000740
 8002968:	20000008 	.word	0x20000008
 800296c:	20000748 	.word	0x20000748
 8002970:	20000010 	.word	0x20000010
 8002974:	43b18000 	.word	0x43b18000
 8002978:	20000770 	.word	0x20000770
 800297c:	20000790 	.word	0x20000790
 8002980:	20000794 	.word	0x20000794
 8002984:	40080000 	.word	0x40080000
 8002988:	20000798 	.word	0x20000798
 800298c:	2000079c 	.word	0x2000079c
 8002990:	20000738 	.word	0x20000738
 8002994:	20000730 	.word	0x20000730
 8002998:	40768000 	.word	0x40768000
 800299c:	2000073c 	.word	0x2000073c
 80029a0:	20000750 	.word	0x20000750
 80029a4:	20000024 	.word	0x20000024
 80029a8:	44bb8000 	.word	0x44bb8000
 80029ac:	20000734 	.word	0x20000734
 80029b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b8:	d503      	bpl.n	80029c2 <trajectory+0x482>
				velocity = -1;
 80029ba:	4b1d      	ldr	r3, [pc, #116]	; (8002a30 <trajectory+0x4f0>)
 80029bc:	4a1d      	ldr	r2, [pc, #116]	; (8002a34 <trajectory+0x4f4>)
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	e003      	b.n	80029ca <trajectory+0x48a>
			}
			else{
				velocity = 1;
 80029c2:	4b1b      	ldr	r3, [pc, #108]	; (8002a30 <trajectory+0x4f0>)
 80029c4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80029c8:	601a      	str	r2, [r3, #0]
			}
			if (abs(currentPosition - finalAngle) == 0){
 80029ca:	4b1b      	ldr	r3, [pc, #108]	; (8002a38 <trajectory+0x4f8>)
 80029cc:	ed93 7a00 	vldr	s14, [r3]
 80029d0:	4b1a      	ldr	r3, [pc, #104]	; (8002a3c <trajectory+0x4fc>)
 80029d2:	edd3 7a00 	vldr	s15, [r3]
 80029d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029de:	ee17 3a90 	vmov	r3, s15
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d11d      	bne.n	8002a22 <trajectory+0x4e2>
				start = 0;
 80029e6:	4b16      	ldr	r3, [pc, #88]	; (8002a40 <trajectory+0x500>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	701a      	strb	r2, [r3, #0]
				//				uint8_t temp2[] = {0x46,0x6E};
				//				UARTTxWrite(&UART2, temp2, 2);
				velocity = 0;
 80029ec:	4b10      	ldr	r3, [pc, #64]	; (8002a30 <trajectory+0x4f0>)
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
				stopTime = Timestamp;
 80029f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80029f8:	f7fe f972 	bl	8000ce0 <__aeabi_ul2f>
 80029fc:	4603      	mov	r3, r0
 80029fe:	4a11      	ldr	r2, [pc, #68]	; (8002a44 <trajectory+0x504>)
 8002a00:	6013      	str	r3, [r2, #0]
				I2Con();
 8002a02:	f7ff fc95 	bl	8002330 <I2Con>
				state[1] = 0;
 8002a06:	4b10      	ldr	r3, [pc, #64]	; (8002a48 <trajectory+0x508>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	705a      	strb	r2, [r3, #1]
				state[0] = 0;
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <trajectory+0x508>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	701a      	strb	r2, [r3, #0]
				pidPosition();
 8002a12:	f000 f81f 	bl	8002a54 <pidPosition>
			if (abs(currentPosition - finalAngle) == 0){
 8002a16:	e004      	b.n	8002a22 <trajectory+0x4e2>
			}
		}
		else{
			K = 1000;
 8002a18:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <trajectory+0x50c>)
 8002a1a:	4a0d      	ldr	r2, [pc, #52]	; (8002a50 <trajectory+0x510>)
 8002a1c:	601a      	str	r2, [r3, #0]
			pidPosition();
 8002a1e:	f000 f819 	bl	8002a54 <pidPosition>
		}
		piVelocity();
 8002a22:	f000 f8af 	bl	8002b84 <piVelocity>
	}
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a30:	20000734 	.word	0x20000734
 8002a34:	bf800000 	.word	0xbf800000
 8002a38:	20000750 	.word	0x20000750
 8002a3c:	20000008 	.word	0x20000008
 8002a40:	2000075e 	.word	0x2000075e
 8002a44:	2000074c 	.word	0x2000074c
 8002a48:	2000075c 	.word	0x2000075c
 8002a4c:	20000024 	.word	0x20000024
 8002a50:	447a0000 	.word	0x447a0000

08002a54 <pidPosition>:

void pidPosition(){
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
	static float errorP = 0;
	static float integralP = 0;
	static float derivativeP = 0;
	errorP = position - currentPosition;
 8002a58:	4b3f      	ldr	r3, [pc, #252]	; (8002b58 <pidPosition+0x104>)
 8002a5a:	ed93 7a00 	vldr	s14, [r3]
 8002a5e:	4b3f      	ldr	r3, [pc, #252]	; (8002b5c <pidPosition+0x108>)
 8002a60:	edd3 7a00 	vldr	s15, [r3]
 8002a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a68:	4b3d      	ldr	r3, [pc, #244]	; (8002b60 <pidPosition+0x10c>)
 8002a6a:	edc3 7a00 	vstr	s15, [r3]
	integralP = integralP+errorP;
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	; (8002b64 <pidPosition+0x110>)
 8002a70:	ed93 7a00 	vldr	s14, [r3]
 8002a74:	4b3a      	ldr	r3, [pc, #232]	; (8002b60 <pidPosition+0x10c>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a7e:	4b39      	ldr	r3, [pc, #228]	; (8002b64 <pidPosition+0x110>)
 8002a80:	edc3 7a00 	vstr	s15, [r3]
	velocity = Kp_p*errorP + Ki_p*integralP +Kd_p*(errorP-derivativeP);
 8002a84:	4b38      	ldr	r3, [pc, #224]	; (8002b68 <pidPosition+0x114>)
 8002a86:	ed93 7a00 	vldr	s14, [r3]
 8002a8a:	4b35      	ldr	r3, [pc, #212]	; (8002b60 <pidPosition+0x10c>)
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a94:	4b35      	ldr	r3, [pc, #212]	; (8002b6c <pidPosition+0x118>)
 8002a96:	edd3 6a00 	vldr	s13, [r3]
 8002a9a:	4b32      	ldr	r3, [pc, #200]	; (8002b64 <pidPosition+0x110>)
 8002a9c:	edd3 7a00 	vldr	s15, [r3]
 8002aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa8:	4b2d      	ldr	r3, [pc, #180]	; (8002b60 <pidPosition+0x10c>)
 8002aaa:	edd3 6a00 	vldr	s13, [r3]
 8002aae:	4b30      	ldr	r3, [pc, #192]	; (8002b70 <pidPosition+0x11c>)
 8002ab0:	edd3 7a00 	vldr	s15, [r3]
 8002ab4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ab8:	4b2e      	ldr	r3, [pc, #184]	; (8002b74 <pidPosition+0x120>)
 8002aba:	edd3 7a00 	vldr	s15, [r3]
 8002abe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac6:	4b2c      	ldr	r3, [pc, #176]	; (8002b78 <pidPosition+0x124>)
 8002ac8:	edc3 7a00 	vstr	s15, [r3]
	derivativeP = errorP;
 8002acc:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <pidPosition+0x10c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <pidPosition+0x11c>)
 8002ad2:	6013      	str	r3, [r2, #0]
	if (velocity > vMax){
 8002ad4:	4b28      	ldr	r3, [pc, #160]	; (8002b78 <pidPosition+0x124>)
 8002ad6:	ed93 7a00 	vldr	s14, [r3]
 8002ada:	4b28      	ldr	r3, [pc, #160]	; (8002b7c <pidPosition+0x128>)
 8002adc:	edd3 7a00 	vldr	s15, [r3]
 8002ae0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae8:	dd04      	ble.n	8002af4 <pidPosition+0xa0>
		velocity = vMax;
 8002aea:	4b24      	ldr	r3, [pc, #144]	; (8002b7c <pidPosition+0x128>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a22      	ldr	r2, [pc, #136]	; (8002b78 <pidPosition+0x124>)
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	e014      	b.n	8002b1e <pidPosition+0xca>
	}
	else if (velocity < -vMax){
 8002af4:	4b21      	ldr	r3, [pc, #132]	; (8002b7c <pidPosition+0x128>)
 8002af6:	edd3 7a00 	vldr	s15, [r3]
 8002afa:	eeb1 7a67 	vneg.f32	s14, s15
 8002afe:	4b1e      	ldr	r3, [pc, #120]	; (8002b78 <pidPosition+0x124>)
 8002b00:	edd3 7a00 	vldr	s15, [r3]
 8002b04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0c:	dd07      	ble.n	8002b1e <pidPosition+0xca>
		velocity = -vMax;
 8002b0e:	4b1b      	ldr	r3, [pc, #108]	; (8002b7c <pidPosition+0x128>)
 8002b10:	edd3 7a00 	vldr	s15, [r3]
 8002b14:	eef1 7a67 	vneg.f32	s15, s15
 8002b18:	4b17      	ldr	r3, [pc, #92]	; (8002b78 <pidPosition+0x124>)
 8002b1a:	edc3 7a00 	vstr	s15, [r3]
	}

	if (start == 0){
 8002b1e:	4b18      	ldr	r3, [pc, #96]	; (8002b80 <pidPosition+0x12c>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	f083 0301 	eor.w	r3, r3, #1
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00f      	beq.n	8002b4c <pidPosition+0xf8>
		velocity = 0;
 8002b2c:	4b12      	ldr	r3, [pc, #72]	; (8002b78 <pidPosition+0x124>)
 8002b2e:	f04f 0200 	mov.w	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
		errorP = 0;
 8002b34:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <pidPosition+0x10c>)
 8002b36:	f04f 0200 	mov.w	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
		integralP = 0;
 8002b3c:	4b09      	ldr	r3, [pc, #36]	; (8002b64 <pidPosition+0x110>)
 8002b3e:	f04f 0200 	mov.w	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
		derivativeP = 0;
 8002b44:	4b0a      	ldr	r3, [pc, #40]	; (8002b70 <pidPosition+0x11c>)
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
	}
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	20000738 	.word	0x20000738
 8002b5c:	20000750 	.word	0x20000750
 8002b60:	200007a0 	.word	0x200007a0
 8002b64:	200007a4 	.word	0x200007a4
 8002b68:	2000001c 	.word	0x2000001c
 8002b6c:	20000020 	.word	0x20000020
 8002b70:	200007a8 	.word	0x200007a8
 8002b74:	2000076c 	.word	0x2000076c
 8002b78:	20000734 	.word	0x20000734
 8002b7c:	20000010 	.word	0x20000010
 8002b80:	2000075e 	.word	0x2000075e

08002b84 <piVelocity>:

void piVelocity(){
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
	static float error = 0;
	static float integral = 0;
	static float derivative = 0;
	if (velocity == 0){
 8002b88:	4b58      	ldr	r3, [pc, #352]	; (8002cec <piVelocity+0x168>)
 8002b8a:	edd3 7a00 	vldr	s15, [r3]
 8002b8e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b96:	d10f      	bne.n	8002bb8 <piVelocity+0x34>
		PWMOut = 0;
 8002b98:	4b55      	ldr	r3, [pc, #340]	; (8002cf0 <piVelocity+0x16c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
		error = 0;
 8002b9e:	4b55      	ldr	r3, [pc, #340]	; (8002cf4 <piVelocity+0x170>)
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
		integral = 0;
 8002ba6:	4b54      	ldr	r3, [pc, #336]	; (8002cf8 <piVelocity+0x174>)
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	601a      	str	r2, [r3, #0]
		derivative = 0;
 8002bae:	4b53      	ldr	r3, [pc, #332]	; (8002cfc <piVelocity+0x178>)
 8002bb0:	f04f 0200 	mov.w	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	e057      	b.n	8002c68 <piVelocity+0xe4>
	}
	else{

		error = abs(velocity) - abs(EncoderVel);
 8002bb8:	4b4c      	ldr	r3, [pc, #304]	; (8002cec <piVelocity+0x168>)
 8002bba:	edd3 7a00 	vldr	s15, [r3]
 8002bbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bc2:	ee17 3a90 	vmov	r3, s15
 8002bc6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002bca:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002bce:	4b4c      	ldr	r3, [pc, #304]	; (8002d00 <piVelocity+0x17c>)
 8002bd0:	edd3 7a00 	vldr	s15, [r3]
 8002bd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd8:	ee17 3a90 	vmov	r3, s15
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	bfb8      	it	lt
 8002be0:	425b      	neglt	r3, r3
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	ee07 3a90 	vmov	s15, r3
 8002be8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bec:	4b41      	ldr	r3, [pc, #260]	; (8002cf4 <piVelocity+0x170>)
 8002bee:	edc3 7a00 	vstr	s15, [r3]
		integral = integral+error;
 8002bf2:	4b41      	ldr	r3, [pc, #260]	; (8002cf8 <piVelocity+0x174>)
 8002bf4:	ed93 7a00 	vldr	s14, [r3]
 8002bf8:	4b3e      	ldr	r3, [pc, #248]	; (8002cf4 <piVelocity+0x170>)
 8002bfa:	edd3 7a00 	vldr	s15, [r3]
 8002bfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c02:	4b3d      	ldr	r3, [pc, #244]	; (8002cf8 <piVelocity+0x174>)
 8002c04:	edc3 7a00 	vstr	s15, [r3]
		PWMOut = K + Kp*error + Ki*integral +Kd*(error-derivative);
 8002c08:	4b3e      	ldr	r3, [pc, #248]	; (8002d04 <piVelocity+0x180>)
 8002c0a:	ed93 7a00 	vldr	s14, [r3]
 8002c0e:	4b39      	ldr	r3, [pc, #228]	; (8002cf4 <piVelocity+0x170>)
 8002c10:	edd3 7a00 	vldr	s15, [r3]
 8002c14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c18:	4b3b      	ldr	r3, [pc, #236]	; (8002d08 <piVelocity+0x184>)
 8002c1a:	edd3 7a00 	vldr	s15, [r3]
 8002c1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c22:	4b3a      	ldr	r3, [pc, #232]	; (8002d0c <piVelocity+0x188>)
 8002c24:	edd3 6a00 	vldr	s13, [r3]
 8002c28:	4b33      	ldr	r3, [pc, #204]	; (8002cf8 <piVelocity+0x174>)
 8002c2a:	edd3 7a00 	vldr	s15, [r3]
 8002c2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c36:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <piVelocity+0x170>)
 8002c38:	edd3 6a00 	vldr	s13, [r3]
 8002c3c:	4b2f      	ldr	r3, [pc, #188]	; (8002cfc <piVelocity+0x178>)
 8002c3e:	edd3 7a00 	vldr	s15, [r3]
 8002c42:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c46:	4b32      	ldr	r3, [pc, #200]	; (8002d10 <piVelocity+0x18c>)
 8002c48:	edd3 7a00 	vldr	s15, [r3]
 8002c4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c58:	ee17 2a90 	vmov	r2, s15
 8002c5c:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <piVelocity+0x16c>)
 8002c5e:	601a      	str	r2, [r3, #0]
		derivative = error;
 8002c60:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <piVelocity+0x170>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a25      	ldr	r2, [pc, #148]	; (8002cfc <piVelocity+0x178>)
 8002c66:	6013      	str	r3, [r2, #0]
	}
	if (abs(PWMOut) > 10000){
 8002c68:	4b21      	ldr	r3, [pc, #132]	; (8002cf0 <piVelocity+0x16c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	bfb8      	it	lt
 8002c70:	425b      	neglt	r3, r3
 8002c72:	f242 7210 	movw	r2, #10000	; 0x2710
 8002c76:	4293      	cmp	r3, r2
 8002c78:	dd03      	ble.n	8002c82 <piVelocity+0xfe>
		PWMOut = 10000;
 8002c7a:	4b1d      	ldr	r3, [pc, #116]	; (8002cf0 <piVelocity+0x16c>)
 8002c7c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002c80:	601a      	str	r2, [r3, #0]
	}
	if(velocity < 0){
 8002c82:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <piVelocity+0x168>)
 8002c84:	edd3 7a00 	vldr	s15, [r3]
 8002c88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c90:	d50a      	bpl.n	8002ca8 <piVelocity+0x124>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8002c92:	2201      	movs	r2, #1
 8002c94:	2110      	movs	r1, #16
 8002c96:	481f      	ldr	r0, [pc, #124]	; (8002d14 <piVelocity+0x190>)
 8002c98:	f001 ff28 	bl	8004aec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	2120      	movs	r1, #32
 8002ca0:	481c      	ldr	r0, [pc, #112]	; (8002d14 <piVelocity+0x190>)
 8002ca2:	f001 ff23 	bl	8004aec <HAL_GPIO_WritePin>
 8002ca6:	e011      	b.n	8002ccc <piVelocity+0x148>
	}
	else if (velocity > 0){
 8002ca8:	4b10      	ldr	r3, [pc, #64]	; (8002cec <piVelocity+0x168>)
 8002caa:	edd3 7a00 	vldr	s15, [r3]
 8002cae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	dd09      	ble.n	8002ccc <piVelocity+0x148>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8002cb8:	2201      	movs	r2, #1
 8002cba:	2120      	movs	r1, #32
 8002cbc:	4815      	ldr	r0, [pc, #84]	; (8002d14 <piVelocity+0x190>)
 8002cbe:	f001 ff15 	bl	8004aec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2110      	movs	r1, #16
 8002cc6:	4813      	ldr	r0, [pc, #76]	; (8002d14 <piVelocity+0x190>)
 8002cc8:	f001 ff10 	bl	8004aec <HAL_GPIO_WritePin>
	}
	htim3.Instance->CCR1 = abs(PWMOut);
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <piVelocity+0x16c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002cd4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002cd8:	4b0f      	ldr	r3, [pc, #60]	; (8002d18 <piVelocity+0x194>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	635a      	str	r2, [r3, #52]	; 0x34
	state[1] = state[0];
 8002cde:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <piVelocity+0x198>)
 8002ce0:	781a      	ldrb	r2, [r3, #0]
 8002ce2:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <piVelocity+0x198>)
 8002ce4:	705a      	strb	r2, [r3, #1]
}
 8002ce6:	bf00      	nop
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000734 	.word	0x20000734
 8002cf0:	20000000 	.word	0x20000000
 8002cf4:	200007ac 	.word	0x200007ac
 8002cf8:	200007b0 	.word	0x200007b0
 8002cfc:	200007b4 	.word	0x200007b4
 8002d00:	2000072c 	.word	0x2000072c
 8002d04:	20000014 	.word	0x20000014
 8002d08:	20000024 	.word	0x20000024
 8002d0c:	20000018 	.word	0x20000018
 8002d10:	20000768 	.word	0x20000768
 8002d14:	40020400 	.word	0x40020400
 8002d18:	200008ac 	.word	0x200008ac
 8002d1c:	2000075c 	.word	0x2000075c

08002d20 <gotoSethome>:
void gotoSethome(){
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
	if(SetHome == 1){
 8002d24:	4b13      	ldr	r3, [pc, #76]	; (8002d74 <gotoSethome+0x54>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d01e      	beq.n	8002d6a <gotoSethome+0x4a>
		if (currentPosition < 70){
 8002d2c:	4b12      	ldr	r3, [pc, #72]	; (8002d78 <gotoSethome+0x58>)
 8002d2e:	edd3 7a00 	vldr	s15, [r3]
 8002d32:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002d7c <gotoSethome+0x5c>
 8002d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3e:	d503      	bpl.n	8002d48 <gotoSethome+0x28>
			velocity = -1.5;
 8002d40:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <gotoSethome+0x60>)
 8002d42:	4a10      	ldr	r2, [pc, #64]	; (8002d84 <gotoSethome+0x64>)
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	e00d      	b.n	8002d64 <gotoSethome+0x44>
		}
		else if(currentPosition > 70){
 8002d48:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <gotoSethome+0x58>)
 8002d4a:	edd3 7a00 	vldr	s15, [r3]
 8002d4e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002d7c <gotoSethome+0x5c>
 8002d52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5a:	dd03      	ble.n	8002d64 <gotoSethome+0x44>
			velocity = 1.5;
 8002d5c:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <gotoSethome+0x60>)
 8002d5e:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8002d62:	601a      	str	r2, [r3, #0]
		}
		HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002d64:	2017      	movs	r0, #23
 8002d66:	f001 f904 	bl	8003f72 <HAL_NVIC_EnableIRQ>
	}
	piVelocity();
 8002d6a:	f7ff ff0b 	bl	8002b84 <piVelocity>
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000744 	.word	0x20000744
 8002d78:	20000750 	.word	0x20000750
 8002d7c:	428c0000 	.word	0x428c0000
 8002d80:	20000734 	.word	0x20000734
 8002d84:	bfc00000 	.word	0xbfc00000

08002d88 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_7){
 8002d92:	88fb      	ldrh	r3, [r7, #6]
 8002d94:	2b80      	cmp	r3, #128	; 0x80
 8002d96:	d10c      	bne.n	8002db2 <HAL_GPIO_EXTI_Callback+0x2a>
		cP = 0;
 8002d98:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <HAL_GPIO_EXTI_Callback+0x34>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
		velocity = 0;
 8002d9e:	4b08      	ldr	r3, [pc, #32]	; (8002dc0 <HAL_GPIO_EXTI_Callback+0x38>)
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	601a      	str	r2, [r3, #0]
		SetHome = 0;
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	701a      	strb	r2, [r3, #0]
		HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8002dac:	2017      	movs	r0, #23
 8002dae:	f001 f8ee 	bl	8003f8e <HAL_NVIC_DisableIRQ>
	}
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20000728 	.word	0x20000728
 8002dc0:	20000734 	.word	0x20000734
 8002dc4:	20000744 	.word	0x20000744

08002dc8 <kalman>:

void kalman(){
 8002dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dcc:	af00      	add	r7, sp, #0
	static float P21predictPRE = 0;
	static float P22predictPRE = 0;
	static float errorVel = 0;
	static float delt = 0;

	delt = (float) dt/1000000;
 8002dce:	4bda      	ldr	r3, [pc, #872]	; (8003138 <kalman+0x370>)
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	ee07 3a90 	vmov	s15, r3
 8002dd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002dda:	eddf 6ad8 	vldr	s13, [pc, #864]	; 800313c <kalman+0x374>
 8002dde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002de2:	4bd7      	ldr	r3, [pc, #860]	; (8003140 <kalman+0x378>)
 8002de4:	edc3 7a00 	vstr	s15, [r3]
	omegaPredict =  (float) omegaPredictPre;
 8002de8:	4bd6      	ldr	r3, [pc, #856]	; (8003144 <kalman+0x37c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4ad6      	ldr	r2, [pc, #856]	; (8003148 <kalman+0x380>)
 8002dee:	6013      	str	r3, [r2, #0]
	errorVel = (float) EncoderVelocity_Update() - omegaPredict;
 8002df0:	f7ff fb2e 	bl	8002450 <EncoderVelocity_Update>
 8002df4:	eeb0 7a40 	vmov.f32	s14, s0
 8002df8:	4bd3      	ldr	r3, [pc, #844]	; (8003148 <kalman+0x380>)
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e02:	4bd2      	ldr	r3, [pc, #840]	; (800314c <kalman+0x384>)
 8002e04:	edc3 7a00 	vstr	s15, [r3]

	P11predict = (float) P11predictPRE+delt*P21predictPRE+(pow(Gl,2)*pow(delt,4))/4+(pow(delt,2)*(P12predictPRE+delt*P22predictPRE))/delt;
 8002e08:	4bcd      	ldr	r3, [pc, #820]	; (8003140 <kalman+0x378>)
 8002e0a:	ed93 7a00 	vldr	s14, [r3]
 8002e0e:	4bd0      	ldr	r3, [pc, #832]	; (8003150 <kalman+0x388>)
 8002e10:	edd3 7a00 	vldr	s15, [r3]
 8002e14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e18:	4bce      	ldr	r3, [pc, #824]	; (8003154 <kalman+0x38c>)
 8002e1a:	edd3 7a00 	vldr	s15, [r3]
 8002e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e22:	ee17 0a90 	vmov	r0, s15
 8002e26:	f7fd fb3b 	bl	80004a0 <__aeabi_f2d>
 8002e2a:	4604      	mov	r4, r0
 8002e2c:	460d      	mov	r5, r1
 8002e2e:	4bca      	ldr	r3, [pc, #808]	; (8003158 <kalman+0x390>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fd fb34 	bl	80004a0 <__aeabi_f2d>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	ed9f 1bba 	vldr	d1, [pc, #744]	; 8003128 <kalman+0x360>
 8002e40:	ec43 2b10 	vmov	d0, r2, r3
 8002e44:	f006 faf0 	bl	8009428 <pow>
 8002e48:	ec59 8b10 	vmov	r8, r9, d0
 8002e4c:	4bbc      	ldr	r3, [pc, #752]	; (8003140 <kalman+0x378>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fd fb25 	bl	80004a0 <__aeabi_f2d>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	ed9f 1bb5 	vldr	d1, [pc, #724]	; 8003130 <kalman+0x368>
 8002e5e:	ec43 2b10 	vmov	d0, r2, r3
 8002e62:	f006 fae1 	bl	8009428 <pow>
 8002e66:	ec53 2b10 	vmov	r2, r3, d0
 8002e6a:	4640      	mov	r0, r8
 8002e6c:	4649      	mov	r1, r9
 8002e6e:	f7fd fb6f 	bl	8000550 <__aeabi_dmul>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	4bb7      	ldr	r3, [pc, #732]	; (800315c <kalman+0x394>)
 8002e80:	f7fd fc90 	bl	80007a4 <__aeabi_ddiv>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	4620      	mov	r0, r4
 8002e8a:	4629      	mov	r1, r5
 8002e8c:	f7fd f9aa 	bl	80001e4 <__adddf3>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4614      	mov	r4, r2
 8002e96:	461d      	mov	r5, r3
 8002e98:	4ba9      	ldr	r3, [pc, #676]	; (8003140 <kalman+0x378>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7fd faff 	bl	80004a0 <__aeabi_f2d>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	ed9f 1ba0 	vldr	d1, [pc, #640]	; 8003128 <kalman+0x360>
 8002eaa:	ec43 2b10 	vmov	d0, r2, r3
 8002eae:	f006 fabb 	bl	8009428 <pow>
 8002eb2:	ec59 8b10 	vmov	r8, r9, d0
 8002eb6:	4ba2      	ldr	r3, [pc, #648]	; (8003140 <kalman+0x378>)
 8002eb8:	ed93 7a00 	vldr	s14, [r3]
 8002ebc:	4ba8      	ldr	r3, [pc, #672]	; (8003160 <kalman+0x398>)
 8002ebe:	edd3 7a00 	vldr	s15, [r3]
 8002ec2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec6:	4ba7      	ldr	r3, [pc, #668]	; (8003164 <kalman+0x39c>)
 8002ec8:	edd3 7a00 	vldr	s15, [r3]
 8002ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed0:	ee17 0a90 	vmov	r0, s15
 8002ed4:	f7fd fae4 	bl	80004a0 <__aeabi_f2d>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4640      	mov	r0, r8
 8002ede:	4649      	mov	r1, r9
 8002ee0:	f7fd fb36 	bl	8000550 <__aeabi_dmul>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	4690      	mov	r8, r2
 8002eea:	4699      	mov	r9, r3
 8002eec:	4b94      	ldr	r3, [pc, #592]	; (8003140 <kalman+0x378>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fd fad5 	bl	80004a0 <__aeabi_f2d>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4640      	mov	r0, r8
 8002efc:	4649      	mov	r1, r9
 8002efe:	f7fd fc51 	bl	80007a4 <__aeabi_ddiv>
 8002f02:	4602      	mov	r2, r0
 8002f04:	460b      	mov	r3, r1
 8002f06:	4620      	mov	r0, r4
 8002f08:	4629      	mov	r1, r5
 8002f0a:	f7fd f96b 	bl	80001e4 <__adddf3>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	4610      	mov	r0, r2
 8002f14:	4619      	mov	r1, r3
 8002f16:	f7fd fdcb 	bl	8000ab0 <__aeabi_d2f>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	4a92      	ldr	r2, [pc, #584]	; (8003168 <kalman+0x3a0>)
 8002f1e:	6013      	str	r3, [r2, #0]
	P12predict = (float) P12predictPRE+delt*P22predictPRE+(pow(Gl,2)*delt*pow(delt,2))/2;
 8002f20:	4b87      	ldr	r3, [pc, #540]	; (8003140 <kalman+0x378>)
 8002f22:	ed93 7a00 	vldr	s14, [r3]
 8002f26:	4b8e      	ldr	r3, [pc, #568]	; (8003160 <kalman+0x398>)
 8002f28:	edd3 7a00 	vldr	s15, [r3]
 8002f2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f30:	4b8c      	ldr	r3, [pc, #560]	; (8003164 <kalman+0x39c>)
 8002f32:	edd3 7a00 	vldr	s15, [r3]
 8002f36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f3a:	ee17 0a90 	vmov	r0, s15
 8002f3e:	f7fd faaf 	bl	80004a0 <__aeabi_f2d>
 8002f42:	4604      	mov	r4, r0
 8002f44:	460d      	mov	r5, r1
 8002f46:	4b84      	ldr	r3, [pc, #528]	; (8003158 <kalman+0x390>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fd faa8 	bl	80004a0 <__aeabi_f2d>
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	ed9f 1b74 	vldr	d1, [pc, #464]	; 8003128 <kalman+0x360>
 8002f58:	ec43 2b10 	vmov	d0, r2, r3
 8002f5c:	f006 fa64 	bl	8009428 <pow>
 8002f60:	ec59 8b10 	vmov	r8, r9, d0
 8002f64:	4b76      	ldr	r3, [pc, #472]	; (8003140 <kalman+0x378>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fd fa99 	bl	80004a0 <__aeabi_f2d>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	460b      	mov	r3, r1
 8002f72:	4640      	mov	r0, r8
 8002f74:	4649      	mov	r1, r9
 8002f76:	f7fd faeb 	bl	8000550 <__aeabi_dmul>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4690      	mov	r8, r2
 8002f80:	4699      	mov	r9, r3
 8002f82:	4b6f      	ldr	r3, [pc, #444]	; (8003140 <kalman+0x378>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fd fa8a 	bl	80004a0 <__aeabi_f2d>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	ed9f 1b65 	vldr	d1, [pc, #404]	; 8003128 <kalman+0x360>
 8002f94:	ec43 2b10 	vmov	d0, r2, r3
 8002f98:	f006 fa46 	bl	8009428 <pow>
 8002f9c:	ec53 2b10 	vmov	r2, r3, d0
 8002fa0:	4640      	mov	r0, r8
 8002fa2:	4649      	mov	r1, r9
 8002fa4:	f7fd fad4 	bl	8000550 <__aeabi_dmul>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	460b      	mov	r3, r1
 8002fac:	4610      	mov	r0, r2
 8002fae:	4619      	mov	r1, r3
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002fb8:	f7fd fbf4 	bl	80007a4 <__aeabi_ddiv>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4620      	mov	r0, r4
 8002fc2:	4629      	mov	r1, r5
 8002fc4:	f7fd f90e 	bl	80001e4 <__adddf3>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4610      	mov	r0, r2
 8002fce:	4619      	mov	r1, r3
 8002fd0:	f7fd fd6e 	bl	8000ab0 <__aeabi_d2f>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	4a65      	ldr	r2, [pc, #404]	; (800316c <kalman+0x3a4>)
 8002fd8:	6013      	str	r3, [r2, #0]
	P21predict = (float) (2*delt*P21predictPRE+pow(Gl,2)*pow(delt,4)+2*P22predictPRE*pow(delt,2))/(2*delt);
 8002fda:	4b59      	ldr	r3, [pc, #356]	; (8003140 <kalman+0x378>)
 8002fdc:	edd3 7a00 	vldr	s15, [r3]
 8002fe0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002fe4:	4b5a      	ldr	r3, [pc, #360]	; (8003150 <kalman+0x388>)
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fee:	ee17 0a90 	vmov	r0, s15
 8002ff2:	f7fd fa55 	bl	80004a0 <__aeabi_f2d>
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	460d      	mov	r5, r1
 8002ffa:	4b57      	ldr	r3, [pc, #348]	; (8003158 <kalman+0x390>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fd fa4e 	bl	80004a0 <__aeabi_f2d>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	ed9f 1b47 	vldr	d1, [pc, #284]	; 8003128 <kalman+0x360>
 800300c:	ec43 2b10 	vmov	d0, r2, r3
 8003010:	f006 fa0a 	bl	8009428 <pow>
 8003014:	ec59 8b10 	vmov	r8, r9, d0
 8003018:	4b49      	ldr	r3, [pc, #292]	; (8003140 <kalman+0x378>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4618      	mov	r0, r3
 800301e:	f7fd fa3f 	bl	80004a0 <__aeabi_f2d>
 8003022:	4602      	mov	r2, r0
 8003024:	460b      	mov	r3, r1
 8003026:	ed9f 1b42 	vldr	d1, [pc, #264]	; 8003130 <kalman+0x368>
 800302a:	ec43 2b10 	vmov	d0, r2, r3
 800302e:	f006 f9fb 	bl	8009428 <pow>
 8003032:	ec53 2b10 	vmov	r2, r3, d0
 8003036:	4640      	mov	r0, r8
 8003038:	4649      	mov	r1, r9
 800303a:	f7fd fa89 	bl	8000550 <__aeabi_dmul>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4620      	mov	r0, r4
 8003044:	4629      	mov	r1, r5
 8003046:	f7fd f8cd 	bl	80001e4 <__adddf3>
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	4690      	mov	r8, r2
 8003050:	4699      	mov	r9, r3
 8003052:	4b43      	ldr	r3, [pc, #268]	; (8003160 <kalman+0x398>)
 8003054:	edd3 7a00 	vldr	s15, [r3]
 8003058:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800305c:	ee17 0a90 	vmov	r0, s15
 8003060:	f7fd fa1e 	bl	80004a0 <__aeabi_f2d>
 8003064:	4604      	mov	r4, r0
 8003066:	460d      	mov	r5, r1
 8003068:	4b35      	ldr	r3, [pc, #212]	; (8003140 <kalman+0x378>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f7fd fa17 	bl	80004a0 <__aeabi_f2d>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	ed9f 1b2c 	vldr	d1, [pc, #176]	; 8003128 <kalman+0x360>
 800307a:	ec43 2b10 	vmov	d0, r2, r3
 800307e:	f006 f9d3 	bl	8009428 <pow>
 8003082:	ec53 2b10 	vmov	r2, r3, d0
 8003086:	4620      	mov	r0, r4
 8003088:	4629      	mov	r1, r5
 800308a:	f7fd fa61 	bl	8000550 <__aeabi_dmul>
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	4640      	mov	r0, r8
 8003094:	4649      	mov	r1, r9
 8003096:	f7fd f8a5 	bl	80001e4 <__adddf3>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4610      	mov	r0, r2
 80030a0:	4619      	mov	r1, r3
 80030a2:	f7fd fd05 	bl	8000ab0 <__aeabi_d2f>
 80030a6:	ee06 0a90 	vmov	s13, r0
 80030aa:	4b25      	ldr	r3, [pc, #148]	; (8003140 <kalman+0x378>)
 80030ac:	edd3 7a00 	vldr	s15, [r3]
 80030b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80030b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030b8:	4b2d      	ldr	r3, [pc, #180]	; (8003170 <kalman+0x3a8>)
 80030ba:	edc3 7a00 	vstr	s15, [r3]
	P22predict = (float) pow(Gl,2)*pow(delt,2) +P22predictPRE;
 80030be:	4b26      	ldr	r3, [pc, #152]	; (8003158 <kalman+0x390>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7fd f9ec 	bl	80004a0 <__aeabi_f2d>
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
 80030cc:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8003128 <kalman+0x360>
 80030d0:	ec43 2b10 	vmov	d0, r2, r3
 80030d4:	f006 f9a8 	bl	8009428 <pow>
 80030d8:	ec53 2b10 	vmov	r2, r3, d0
 80030dc:	4610      	mov	r0, r2
 80030de:	4619      	mov	r1, r3
 80030e0:	f7fd fce6 	bl	8000ab0 <__aeabi_d2f>
 80030e4:	4603      	mov	r3, r0
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fd f9da 	bl	80004a0 <__aeabi_f2d>
 80030ec:	4604      	mov	r4, r0
 80030ee:	460d      	mov	r5, r1
 80030f0:	4b13      	ldr	r3, [pc, #76]	; (8003140 <kalman+0x378>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7fd f9d3 	bl	80004a0 <__aeabi_f2d>
 80030fa:	4602      	mov	r2, r0
 80030fc:	460b      	mov	r3, r1
 80030fe:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 8003128 <kalman+0x360>
 8003102:	ec43 2b10 	vmov	d0, r2, r3
 8003106:	f006 f98f 	bl	8009428 <pow>
 800310a:	ec53 2b10 	vmov	r2, r3, d0
 800310e:	4620      	mov	r0, r4
 8003110:	4629      	mov	r1, r5
 8003112:	f7fd fa1d 	bl	8000550 <__aeabi_dmul>
 8003116:	4602      	mov	r2, r0
 8003118:	460b      	mov	r3, r1
 800311a:	4614      	mov	r4, r2
 800311c:	461d      	mov	r5, r3
 800311e:	4b10      	ldr	r3, [pc, #64]	; (8003160 <kalman+0x398>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	e026      	b.n	8003174 <kalman+0x3ac>
 8003126:	bf00      	nop
 8003128:	00000000 	.word	0x00000000
 800312c:	40000000 	.word	0x40000000
 8003130:	00000000 	.word	0x00000000
 8003134:	40100000 	.word	0x40100000
 8003138:	2000000c 	.word	0x2000000c
 800313c:	49742400 	.word	0x49742400
 8003140:	200007b8 	.word	0x200007b8
 8003144:	200007bc 	.word	0x200007bc
 8003148:	200007c0 	.word	0x200007c0
 800314c:	200007c4 	.word	0x200007c4
 8003150:	200007c8 	.word	0x200007c8
 8003154:	200007cc 	.word	0x200007cc
 8003158:	2000002c 	.word	0x2000002c
 800315c:	40100000 	.word	0x40100000
 8003160:	200007d0 	.word	0x200007d0
 8003164:	200007d4 	.word	0x200007d4
 8003168:	200007d8 	.word	0x200007d8
 800316c:	200007dc 	.word	0x200007dc
 8003170:	200007e0 	.word	0x200007e0
 8003174:	f7fd f994 	bl	80004a0 <__aeabi_f2d>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4620      	mov	r0, r4
 800317e:	4629      	mov	r1, r5
 8003180:	f7fd f830 	bl	80001e4 <__adddf3>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4610      	mov	r0, r2
 800318a:	4619      	mov	r1, r3
 800318c:	f7fd fc90 	bl	8000ab0 <__aeabi_d2f>
 8003190:	4603      	mov	r3, r0
 8003192:	4acb      	ldr	r2, [pc, #812]	; (80034c0 <kalman+0x6f8>)
 8003194:	6013      	str	r3, [r2, #0]

	omega = (float) omegaPredict + (P22predict*errorVel)/(pow(R,2)+P22predict);
 8003196:	4bcb      	ldr	r3, [pc, #812]	; (80034c4 <kalman+0x6fc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fd f980 	bl	80004a0 <__aeabi_f2d>
 80031a0:	4604      	mov	r4, r0
 80031a2:	460d      	mov	r5, r1
 80031a4:	4bc6      	ldr	r3, [pc, #792]	; (80034c0 <kalman+0x6f8>)
 80031a6:	ed93 7a00 	vldr	s14, [r3]
 80031aa:	4bc7      	ldr	r3, [pc, #796]	; (80034c8 <kalman+0x700>)
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b4:	ee17 0a90 	vmov	r0, s15
 80031b8:	f7fd f972 	bl	80004a0 <__aeabi_f2d>
 80031bc:	4680      	mov	r8, r0
 80031be:	4689      	mov	r9, r1
 80031c0:	4bc2      	ldr	r3, [pc, #776]	; (80034cc <kalman+0x704>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7fd f96b 	bl	80004a0 <__aeabi_f2d>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	ed9f 1bb8 	vldr	d1, [pc, #736]	; 80034b0 <kalman+0x6e8>
 80031d2:	ec43 2b10 	vmov	d0, r2, r3
 80031d6:	f006 f927 	bl	8009428 <pow>
 80031da:	ec5b ab10 	vmov	sl, fp, d0
 80031de:	4bb8      	ldr	r3, [pc, #736]	; (80034c0 <kalman+0x6f8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fd f95c 	bl	80004a0 <__aeabi_f2d>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4650      	mov	r0, sl
 80031ee:	4659      	mov	r1, fp
 80031f0:	f7fc fff8 	bl	80001e4 <__adddf3>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	4640      	mov	r0, r8
 80031fa:	4649      	mov	r1, r9
 80031fc:	f7fd fad2 	bl	80007a4 <__aeabi_ddiv>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4620      	mov	r0, r4
 8003206:	4629      	mov	r1, r5
 8003208:	f7fc ffec 	bl	80001e4 <__adddf3>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4610      	mov	r0, r2
 8003212:	4619      	mov	r1, r3
 8003214:	f7fd fc4c 	bl	8000ab0 <__aeabi_d2f>
 8003218:	4603      	mov	r3, r0
 800321a:	4aad      	ldr	r2, [pc, #692]	; (80034d0 <kalman+0x708>)
 800321c:	6013      	str	r3, [r2, #0]
	P11predictPRE = (float) P11predict - (P12predict*P21predict)/(pow(R,2)+P22predict);
 800321e:	4bad      	ldr	r3, [pc, #692]	; (80034d4 <kalman+0x70c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f7fd f93c 	bl	80004a0 <__aeabi_f2d>
 8003228:	4604      	mov	r4, r0
 800322a:	460d      	mov	r5, r1
 800322c:	4baa      	ldr	r3, [pc, #680]	; (80034d8 <kalman+0x710>)
 800322e:	ed93 7a00 	vldr	s14, [r3]
 8003232:	4baa      	ldr	r3, [pc, #680]	; (80034dc <kalman+0x714>)
 8003234:	edd3 7a00 	vldr	s15, [r3]
 8003238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800323c:	ee17 0a90 	vmov	r0, s15
 8003240:	f7fd f92e 	bl	80004a0 <__aeabi_f2d>
 8003244:	4680      	mov	r8, r0
 8003246:	4689      	mov	r9, r1
 8003248:	4ba0      	ldr	r3, [pc, #640]	; (80034cc <kalman+0x704>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f7fd f927 	bl	80004a0 <__aeabi_f2d>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	ed9f 1b96 	vldr	d1, [pc, #600]	; 80034b0 <kalman+0x6e8>
 800325a:	ec43 2b10 	vmov	d0, r2, r3
 800325e:	f006 f8e3 	bl	8009428 <pow>
 8003262:	ec5b ab10 	vmov	sl, fp, d0
 8003266:	4b96      	ldr	r3, [pc, #600]	; (80034c0 <kalman+0x6f8>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fd f918 	bl	80004a0 <__aeabi_f2d>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4650      	mov	r0, sl
 8003276:	4659      	mov	r1, fp
 8003278:	f7fc ffb4 	bl	80001e4 <__adddf3>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4640      	mov	r0, r8
 8003282:	4649      	mov	r1, r9
 8003284:	f7fd fa8e 	bl	80007a4 <__aeabi_ddiv>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	4620      	mov	r0, r4
 800328e:	4629      	mov	r1, r5
 8003290:	f7fc ffa6 	bl	80001e0 <__aeabi_dsub>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4610      	mov	r0, r2
 800329a:	4619      	mov	r1, r3
 800329c:	f7fd fc08 	bl	8000ab0 <__aeabi_d2f>
 80032a0:	4603      	mov	r3, r0
 80032a2:	4a8f      	ldr	r2, [pc, #572]	; (80034e0 <kalman+0x718>)
 80032a4:	6013      	str	r3, [r2, #0]
	P12predictPRE = (float) P12predict - (P12predict*P22predict)/(pow(R,2)+P22predict);
 80032a6:	4b8c      	ldr	r3, [pc, #560]	; (80034d8 <kalman+0x710>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fd f8f8 	bl	80004a0 <__aeabi_f2d>
 80032b0:	4604      	mov	r4, r0
 80032b2:	460d      	mov	r5, r1
 80032b4:	4b88      	ldr	r3, [pc, #544]	; (80034d8 <kalman+0x710>)
 80032b6:	ed93 7a00 	vldr	s14, [r3]
 80032ba:	4b81      	ldr	r3, [pc, #516]	; (80034c0 <kalman+0x6f8>)
 80032bc:	edd3 7a00 	vldr	s15, [r3]
 80032c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032c4:	ee17 0a90 	vmov	r0, s15
 80032c8:	f7fd f8ea 	bl	80004a0 <__aeabi_f2d>
 80032cc:	4680      	mov	r8, r0
 80032ce:	4689      	mov	r9, r1
 80032d0:	4b7e      	ldr	r3, [pc, #504]	; (80034cc <kalman+0x704>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd f8e3 	bl	80004a0 <__aeabi_f2d>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	ed9f 1b74 	vldr	d1, [pc, #464]	; 80034b0 <kalman+0x6e8>
 80032e2:	ec43 2b10 	vmov	d0, r2, r3
 80032e6:	f006 f89f 	bl	8009428 <pow>
 80032ea:	ec5b ab10 	vmov	sl, fp, d0
 80032ee:	4b74      	ldr	r3, [pc, #464]	; (80034c0 <kalman+0x6f8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fd f8d4 	bl	80004a0 <__aeabi_f2d>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4650      	mov	r0, sl
 80032fe:	4659      	mov	r1, fp
 8003300:	f7fc ff70 	bl	80001e4 <__adddf3>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4640      	mov	r0, r8
 800330a:	4649      	mov	r1, r9
 800330c:	f7fd fa4a 	bl	80007a4 <__aeabi_ddiv>
 8003310:	4602      	mov	r2, r0
 8003312:	460b      	mov	r3, r1
 8003314:	4620      	mov	r0, r4
 8003316:	4629      	mov	r1, r5
 8003318:	f7fc ff62 	bl	80001e0 <__aeabi_dsub>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4610      	mov	r0, r2
 8003322:	4619      	mov	r1, r3
 8003324:	f7fd fbc4 	bl	8000ab0 <__aeabi_d2f>
 8003328:	4603      	mov	r3, r0
 800332a:	4a6e      	ldr	r2, [pc, #440]	; (80034e4 <kalman+0x71c>)
 800332c:	6013      	str	r3, [r2, #0]
	P21predictPRE = (float) P21predict*(P22predict/(pow(R,2)+P22predict)-1);
 800332e:	4b6b      	ldr	r3, [pc, #428]	; (80034dc <kalman+0x714>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fd f8b4 	bl	80004a0 <__aeabi_f2d>
 8003338:	4604      	mov	r4, r0
 800333a:	460d      	mov	r5, r1
 800333c:	4b60      	ldr	r3, [pc, #384]	; (80034c0 <kalman+0x6f8>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f7fd f8ad 	bl	80004a0 <__aeabi_f2d>
 8003346:	4680      	mov	r8, r0
 8003348:	4689      	mov	r9, r1
 800334a:	4b60      	ldr	r3, [pc, #384]	; (80034cc <kalman+0x704>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7fd f8a6 	bl	80004a0 <__aeabi_f2d>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	ed9f 1b55 	vldr	d1, [pc, #340]	; 80034b0 <kalman+0x6e8>
 800335c:	ec43 2b10 	vmov	d0, r2, r3
 8003360:	f006 f862 	bl	8009428 <pow>
 8003364:	ec5b ab10 	vmov	sl, fp, d0
 8003368:	4b55      	ldr	r3, [pc, #340]	; (80034c0 <kalman+0x6f8>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7fd f897 	bl	80004a0 <__aeabi_f2d>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4650      	mov	r0, sl
 8003378:	4659      	mov	r1, fp
 800337a:	f7fc ff33 	bl	80001e4 <__adddf3>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4640      	mov	r0, r8
 8003384:	4649      	mov	r1, r9
 8003386:	f7fd fa0d 	bl	80007a4 <__aeabi_ddiv>
 800338a:	4602      	mov	r2, r0
 800338c:	460b      	mov	r3, r1
 800338e:	4610      	mov	r0, r2
 8003390:	4619      	mov	r1, r3
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	4b54      	ldr	r3, [pc, #336]	; (80034e8 <kalman+0x720>)
 8003398:	f7fc ff22 	bl	80001e0 <__aeabi_dsub>
 800339c:	4602      	mov	r2, r0
 800339e:	460b      	mov	r3, r1
 80033a0:	4620      	mov	r0, r4
 80033a2:	4629      	mov	r1, r5
 80033a4:	f7fd f8d4 	bl	8000550 <__aeabi_dmul>
 80033a8:	4602      	mov	r2, r0
 80033aa:	460b      	mov	r3, r1
 80033ac:	4610      	mov	r0, r2
 80033ae:	4619      	mov	r1, r3
 80033b0:	f7fd fb7e 	bl	8000ab0 <__aeabi_d2f>
 80033b4:	4603      	mov	r3, r0
 80033b6:	4a4d      	ldr	r2, [pc, #308]	; (80034ec <kalman+0x724>)
 80033b8:	6013      	str	r3, [r2, #0]
	P22predictPRE = (float) P22predict*(P22predict/(pow(R,2)+P22predict)-1);
 80033ba:	4b41      	ldr	r3, [pc, #260]	; (80034c0 <kalman+0x6f8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fd f86e 	bl	80004a0 <__aeabi_f2d>
 80033c4:	4604      	mov	r4, r0
 80033c6:	460d      	mov	r5, r1
 80033c8:	4b3d      	ldr	r3, [pc, #244]	; (80034c0 <kalman+0x6f8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7fd f867 	bl	80004a0 <__aeabi_f2d>
 80033d2:	4680      	mov	r8, r0
 80033d4:	4689      	mov	r9, r1
 80033d6:	4b3d      	ldr	r3, [pc, #244]	; (80034cc <kalman+0x704>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fd f860 	bl	80004a0 <__aeabi_f2d>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	ed9f 1b32 	vldr	d1, [pc, #200]	; 80034b0 <kalman+0x6e8>
 80033e8:	ec43 2b10 	vmov	d0, r2, r3
 80033ec:	f006 f81c 	bl	8009428 <pow>
 80033f0:	ec5b ab10 	vmov	sl, fp, d0
 80033f4:	4b32      	ldr	r3, [pc, #200]	; (80034c0 <kalman+0x6f8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fd f851 	bl	80004a0 <__aeabi_f2d>
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	4650      	mov	r0, sl
 8003404:	4659      	mov	r1, fp
 8003406:	f7fc feed 	bl	80001e4 <__adddf3>
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	4640      	mov	r0, r8
 8003410:	4649      	mov	r1, r9
 8003412:	f7fd f9c7 	bl	80007a4 <__aeabi_ddiv>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4610      	mov	r0, r2
 800341c:	4619      	mov	r1, r3
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	4b31      	ldr	r3, [pc, #196]	; (80034e8 <kalman+0x720>)
 8003424:	f7fc fedc 	bl	80001e0 <__aeabi_dsub>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4620      	mov	r0, r4
 800342e:	4629      	mov	r1, r5
 8003430:	f7fd f88e 	bl	8000550 <__aeabi_dmul>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	f7fd fb38 	bl	8000ab0 <__aeabi_d2f>
 8003440:	4603      	mov	r3, r0
 8003442:	4a2b      	ldr	r2, [pc, #172]	; (80034f0 <kalman+0x728>)
 8003444:	6013      	str	r3, [r2, #0]
	omegaPredictPre = omega;
 8003446:	4b22      	ldr	r3, [pc, #136]	; (80034d0 <kalman+0x708>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a2a      	ldr	r2, [pc, #168]	; (80034f4 <kalman+0x72c>)
 800344c:	6013      	str	r3, [r2, #0]
	EncoderVel = omega/0.10472;
 800344e:	4b20      	ldr	r3, [pc, #128]	; (80034d0 <kalman+0x708>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4618      	mov	r0, r3
 8003454:	f7fd f824 	bl	80004a0 <__aeabi_f2d>
 8003458:	a317      	add	r3, pc, #92	; (adr r3, 80034b8 <kalman+0x6f0>)
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f7fd f9a1 	bl	80007a4 <__aeabi_ddiv>
 8003462:	4602      	mov	r2, r0
 8003464:	460b      	mov	r3, r1
 8003466:	4610      	mov	r0, r2
 8003468:	4619      	mov	r1, r3
 800346a:	f7fd fb21 	bl	8000ab0 <__aeabi_d2f>
 800346e:	4603      	mov	r3, r0
 8003470:	4a21      	ldr	r2, [pc, #132]	; (80034f8 <kalman+0x730>)
 8003472:	6013      	str	r3, [r2, #0]
	if (velocity == 0){
 8003474:	4b21      	ldr	r3, [pc, #132]	; (80034fc <kalman+0x734>)
 8003476:	edd3 7a00 	vldr	s15, [r3]
 800347a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800347e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003482:	d155      	bne.n	8003530 <kalman+0x768>
		P11predict = 0;
 8003484:	4b13      	ldr	r3, [pc, #76]	; (80034d4 <kalman+0x70c>)
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	601a      	str	r2, [r3, #0]
		P12predict = 0;
 800348c:	4b12      	ldr	r3, [pc, #72]	; (80034d8 <kalman+0x710>)
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
		P21predict = 0;
 8003494:	4b11      	ldr	r3, [pc, #68]	; (80034dc <kalman+0x714>)
 8003496:	f04f 0200 	mov.w	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
		P22predict = 0;
 800349c:	4b08      	ldr	r3, [pc, #32]	; (80034c0 <kalman+0x6f8>)
 800349e:	f04f 0200 	mov.w	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
		P11predictPRE = 0;
 80034a4:	4b0e      	ldr	r3, [pc, #56]	; (80034e0 <kalman+0x718>)
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	e028      	b.n	8003500 <kalman+0x738>
 80034ae:	bf00      	nop
 80034b0:	00000000 	.word	0x00000000
 80034b4:	40000000 	.word	0x40000000
 80034b8:	0f3cb3e5 	.word	0x0f3cb3e5
 80034bc:	3fbaceee 	.word	0x3fbaceee
 80034c0:	200007e4 	.word	0x200007e4
 80034c4:	200007c0 	.word	0x200007c0
 80034c8:	200007c4 	.word	0x200007c4
 80034cc:	20000028 	.word	0x20000028
 80034d0:	200007e8 	.word	0x200007e8
 80034d4:	200007d8 	.word	0x200007d8
 80034d8:	200007dc 	.word	0x200007dc
 80034dc:	200007e0 	.word	0x200007e0
 80034e0:	200007cc 	.word	0x200007cc
 80034e4:	200007d4 	.word	0x200007d4
 80034e8:	3ff00000 	.word	0x3ff00000
 80034ec:	200007c8 	.word	0x200007c8
 80034f0:	200007d0 	.word	0x200007d0
 80034f4:	200007bc 	.word	0x200007bc
 80034f8:	2000072c 	.word	0x2000072c
 80034fc:	20000734 	.word	0x20000734
		P12predictPRE = 0;
 8003500:	4b0d      	ldr	r3, [pc, #52]	; (8003538 <kalman+0x770>)
 8003502:	f04f 0200 	mov.w	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
		P21predictPRE = 0;
 8003508:	4b0c      	ldr	r3, [pc, #48]	; (800353c <kalman+0x774>)
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
		P22predictPRE = 0;
 8003510:	4b0b      	ldr	r3, [pc, #44]	; (8003540 <kalman+0x778>)
 8003512:	f04f 0200 	mov.w	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
		omegaPredict = 0;
 8003518:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <kalman+0x77c>)
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
		omegaPredictPre = 0;
 8003520:	4b09      	ldr	r3, [pc, #36]	; (8003548 <kalman+0x780>)
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	601a      	str	r2, [r3, #0]
		errorVel = 0;
 8003528:	4b08      	ldr	r3, [pc, #32]	; (800354c <kalman+0x784>)
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	601a      	str	r2, [r3, #0]
	}
}
 8003530:	bf00      	nop
 8003532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003536:	bf00      	nop
 8003538:	200007d4 	.word	0x200007d4
 800353c:	200007c8 	.word	0x200007c8
 8003540:	200007d0 	.word	0x200007d0
 8003544:	200007c0 	.word	0x200007c0
 8003548:	200007bc 	.word	0x200007bc
 800354c:	200007c4 	.word	0x200007c4

08003550 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003550:	b4b0      	push	{r4, r5, r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a09      	ldr	r2, [pc, #36]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d109      	bne.n	8003574 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 8003560:	4b08      	ldr	r3, [pc, #32]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003566:	f112 34ff 	adds.w	r4, r2, #4294967295	; 0xffffffff
 800356a:	f143 0500 	adc.w	r5, r3, #0
 800356e:	4b05      	ldr	r3, [pc, #20]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003570:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	bcb0      	pop	{r4, r5, r7}
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	200009e0 	.word	0x200009e0
 8003584:	20000720 	.word	0x20000720

08003588 <micros>:
uint64_t micros()
{
 8003588:	b4b0      	push	{r4, r5, r7}
 800358a:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 800358c:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <micros+0x2c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	4618      	mov	r0, r3
 8003594:	f04f 0100 	mov.w	r1, #0
 8003598:	4b07      	ldr	r3, [pc, #28]	; (80035b8 <micros+0x30>)
 800359a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359e:	1884      	adds	r4, r0, r2
 80035a0:	eb41 0503 	adc.w	r5, r1, r3
 80035a4:	4622      	mov	r2, r4
 80035a6:	462b      	mov	r3, r5
}
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bcb0      	pop	{r4, r5, r7}
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	200009e0 	.word	0x200009e0
 80035b8:	20000720 	.word	0x20000720

080035bc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035c0:	b672      	cpsid	i
}
 80035c2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80035c4:	e7fe      	b.n	80035c4 <Error_Handler+0x8>
	...

080035c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	607b      	str	r3, [r7, #4]
 80035d2:	4b10      	ldr	r3, [pc, #64]	; (8003614 <HAL_MspInit+0x4c>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	4a0f      	ldr	r2, [pc, #60]	; (8003614 <HAL_MspInit+0x4c>)
 80035d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035dc:	6453      	str	r3, [r2, #68]	; 0x44
 80035de:	4b0d      	ldr	r3, [pc, #52]	; (8003614 <HAL_MspInit+0x4c>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	603b      	str	r3, [r7, #0]
 80035ee:	4b09      	ldr	r3, [pc, #36]	; (8003614 <HAL_MspInit+0x4c>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	4a08      	ldr	r2, [pc, #32]	; (8003614 <HAL_MspInit+0x4c>)
 80035f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f8:	6413      	str	r3, [r2, #64]	; 0x40
 80035fa:	4b06      	ldr	r3, [pc, #24]	; (8003614 <HAL_MspInit+0x4c>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003606:	2007      	movs	r0, #7
 8003608:	f000 fc8c 	bl	8003f24 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800360c:	bf00      	nop
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40023800 	.word	0x40023800

08003618 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08a      	sub	sp, #40	; 0x28
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	f107 0314 	add.w	r3, r7, #20
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a21      	ldr	r2, [pc, #132]	; (80036bc <HAL_I2C_MspInit+0xa4>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d13c      	bne.n	80036b4 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	4b20      	ldr	r3, [pc, #128]	; (80036c0 <HAL_I2C_MspInit+0xa8>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	4a1f      	ldr	r2, [pc, #124]	; (80036c0 <HAL_I2C_MspInit+0xa8>)
 8003644:	f043 0302 	orr.w	r3, r3, #2
 8003648:	6313      	str	r3, [r2, #48]	; 0x30
 800364a:	4b1d      	ldr	r3, [pc, #116]	; (80036c0 <HAL_I2C_MspInit+0xa8>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003656:	f44f 7340 	mov.w	r3, #768	; 0x300
 800365a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800365c:	2312      	movs	r3, #18
 800365e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003660:	2301      	movs	r3, #1
 8003662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003664:	2303      	movs	r3, #3
 8003666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003668:	2304      	movs	r3, #4
 800366a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800366c:	f107 0314 	add.w	r3, r7, #20
 8003670:	4619      	mov	r1, r3
 8003672:	4814      	ldr	r0, [pc, #80]	; (80036c4 <HAL_I2C_MspInit+0xac>)
 8003674:	f001 f8b6 	bl	80047e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003678:	2300      	movs	r3, #0
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	4b10      	ldr	r3, [pc, #64]	; (80036c0 <HAL_I2C_MspInit+0xa8>)
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	4a0f      	ldr	r2, [pc, #60]	; (80036c0 <HAL_I2C_MspInit+0xa8>)
 8003682:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003686:	6413      	str	r3, [r2, #64]	; 0x40
 8003688:	4b0d      	ldr	r3, [pc, #52]	; (80036c0 <HAL_I2C_MspInit+0xa8>)
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003694:	2200      	movs	r2, #0
 8003696:	2100      	movs	r1, #0
 8003698:	201f      	movs	r0, #31
 800369a:	f000 fc4e 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800369e:	201f      	movs	r0, #31
 80036a0:	f000 fc67 	bl	8003f72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80036a4:	2200      	movs	r2, #0
 80036a6:	2100      	movs	r1, #0
 80036a8:	2020      	movs	r0, #32
 80036aa:	f000 fc46 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80036ae:	2020      	movs	r0, #32
 80036b0:	f000 fc5f 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80036b4:	bf00      	nop
 80036b6:	3728      	adds	r7, #40	; 0x28
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40005400 	.word	0x40005400
 80036c0:	40023800 	.word	0x40023800
 80036c4:	40020400 	.word	0x40020400

080036c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	; 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d0:	f107 0314 	add.w	r3, r7, #20
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	605a      	str	r2, [r3, #4]
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	60da      	str	r2, [r3, #12]
 80036de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a19      	ldr	r2, [pc, #100]	; (800374c <HAL_TIM_Encoder_MspInit+0x84>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d12c      	bne.n	8003744 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036ea:	2300      	movs	r3, #0
 80036ec:	613b      	str	r3, [r7, #16]
 80036ee:	4b18      	ldr	r3, [pc, #96]	; (8003750 <HAL_TIM_Encoder_MspInit+0x88>)
 80036f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f2:	4a17      	ldr	r2, [pc, #92]	; (8003750 <HAL_TIM_Encoder_MspInit+0x88>)
 80036f4:	f043 0301 	orr.w	r3, r3, #1
 80036f8:	6453      	str	r3, [r2, #68]	; 0x44
 80036fa:	4b15      	ldr	r3, [pc, #84]	; (8003750 <HAL_TIM_Encoder_MspInit+0x88>)
 80036fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003706:	2300      	movs	r3, #0
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	4b11      	ldr	r3, [pc, #68]	; (8003750 <HAL_TIM_Encoder_MspInit+0x88>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	4a10      	ldr	r2, [pc, #64]	; (8003750 <HAL_TIM_Encoder_MspInit+0x88>)
 8003710:	f043 0301 	orr.w	r3, r3, #1
 8003714:	6313      	str	r3, [r2, #48]	; 0x30
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <HAL_TIM_Encoder_MspInit+0x88>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	60fb      	str	r3, [r7, #12]
 8003720:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003722:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003728:	2302      	movs	r3, #2
 800372a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372c:	2300      	movs	r3, #0
 800372e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003730:	2300      	movs	r3, #0
 8003732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003734:	2301      	movs	r3, #1
 8003736:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003738:	f107 0314 	add.w	r3, r7, #20
 800373c:	4619      	mov	r1, r3
 800373e:	4805      	ldr	r0, [pc, #20]	; (8003754 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003740:	f001 f850 	bl	80047e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003744:	bf00      	nop
 8003746:	3728      	adds	r7, #40	; 0x28
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40010000 	.word	0x40010000
 8003750:	40023800 	.word	0x40023800
 8003754:	40020000 	.word	0x40020000

08003758 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003768:	d116      	bne.n	8003798 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	4b1a      	ldr	r3, [pc, #104]	; (80037d8 <HAL_TIM_Base_MspInit+0x80>)
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	4a19      	ldr	r2, [pc, #100]	; (80037d8 <HAL_TIM_Base_MspInit+0x80>)
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	6413      	str	r3, [r2, #64]	; 0x40
 800377a:	4b17      	ldr	r3, [pc, #92]	; (80037d8 <HAL_TIM_Base_MspInit+0x80>)
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003786:	2200      	movs	r2, #0
 8003788:	2100      	movs	r1, #0
 800378a:	201c      	movs	r0, #28
 800378c:	f000 fbd5 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003790:	201c      	movs	r0, #28
 8003792:	f000 fbee 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003796:	e01a      	b.n	80037ce <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a0f      	ldr	r2, [pc, #60]	; (80037dc <HAL_TIM_Base_MspInit+0x84>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d115      	bne.n	80037ce <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	60bb      	str	r3, [r7, #8]
 80037a6:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <HAL_TIM_Base_MspInit+0x80>)
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	4a0b      	ldr	r2, [pc, #44]	; (80037d8 <HAL_TIM_Base_MspInit+0x80>)
 80037ac:	f043 0302 	orr.w	r3, r3, #2
 80037b0:	6413      	str	r3, [r2, #64]	; 0x40
 80037b2:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <HAL_TIM_Base_MspInit+0x80>)
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	60bb      	str	r3, [r7, #8]
 80037bc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80037be:	2200      	movs	r2, #0
 80037c0:	2100      	movs	r1, #0
 80037c2:	201d      	movs	r0, #29
 80037c4:	f000 fbb9 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80037c8:	201d      	movs	r0, #29
 80037ca:	f000 fbd2 	bl	8003f72 <HAL_NVIC_EnableIRQ>
}
 80037ce:	bf00      	nop
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40000400 	.word	0x40000400

080037e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b088      	sub	sp, #32
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a12      	ldr	r2, [pc, #72]	; (8003848 <HAL_TIM_MspPostInit+0x68>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d11d      	bne.n	800383e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
 8003806:	4b11      	ldr	r3, [pc, #68]	; (800384c <HAL_TIM_MspPostInit+0x6c>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	4a10      	ldr	r2, [pc, #64]	; (800384c <HAL_TIM_MspPostInit+0x6c>)
 800380c:	f043 0301 	orr.w	r3, r3, #1
 8003810:	6313      	str	r3, [r2, #48]	; 0x30
 8003812:	4b0e      	ldr	r3, [pc, #56]	; (800384c <HAL_TIM_MspPostInit+0x6c>)
 8003814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800381e:	2340      	movs	r3, #64	; 0x40
 8003820:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003822:	2302      	movs	r3, #2
 8003824:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003826:	2300      	movs	r3, #0
 8003828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382a:	2300      	movs	r3, #0
 800382c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800382e:	2302      	movs	r3, #2
 8003830:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003832:	f107 030c 	add.w	r3, r7, #12
 8003836:	4619      	mov	r1, r3
 8003838:	4805      	ldr	r0, [pc, #20]	; (8003850 <HAL_TIM_MspPostInit+0x70>)
 800383a:	f000 ffd3 	bl	80047e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800383e:	bf00      	nop
 8003840:	3720      	adds	r7, #32
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40000400 	.word	0x40000400
 800384c:	40023800 	.word	0x40023800
 8003850:	40020000 	.word	0x40020000

08003854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08c      	sub	sp, #48	; 0x30
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 031c 	add.w	r3, r7, #28
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a65      	ldr	r2, [pc, #404]	; (8003a08 <HAL_UART_MspInit+0x1b4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	f040 8092 	bne.w	800399c <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003878:	2300      	movs	r3, #0
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	4b63      	ldr	r3, [pc, #396]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 800387e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003880:	4a62      	ldr	r2, [pc, #392]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 8003882:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003886:	6413      	str	r3, [r2, #64]	; 0x40
 8003888:	4b60      	ldr	r3, [pc, #384]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003890:	61bb      	str	r3, [r7, #24]
 8003892:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	4b5c      	ldr	r3, [pc, #368]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 800389a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389c:	4a5b      	ldr	r2, [pc, #364]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	6313      	str	r3, [r2, #48]	; 0x30
 80038a4:	4b59      	ldr	r3, [pc, #356]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80038a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80038b0:	230c      	movs	r3, #12
 80038b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b4:	2302      	movs	r3, #2
 80038b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038bc:	2303      	movs	r3, #3
 80038be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80038c0:	2307      	movs	r3, #7
 80038c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c4:	f107 031c 	add.w	r3, r7, #28
 80038c8:	4619      	mov	r1, r3
 80038ca:	4851      	ldr	r0, [pc, #324]	; (8003a10 <HAL_UART_MspInit+0x1bc>)
 80038cc:	f000 ff8a 	bl	80047e4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80038d0:	4b50      	ldr	r3, [pc, #320]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038d2:	4a51      	ldr	r2, [pc, #324]	; (8003a18 <HAL_UART_MspInit+0x1c4>)
 80038d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80038d6:	4b4f      	ldr	r3, [pc, #316]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038dc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038de:	4b4d      	ldr	r3, [pc, #308]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038e4:	4b4b      	ldr	r3, [pc, #300]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038ea:	4b4a      	ldr	r3, [pc, #296]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038f2:	4b48      	ldr	r3, [pc, #288]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038f8:	4b46      	ldr	r3, [pc, #280]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80038fe:	4b45      	ldr	r3, [pc, #276]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 8003900:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003904:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003906:	4b43      	ldr	r3, [pc, #268]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 8003908:	2200      	movs	r2, #0
 800390a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800390c:	4b41      	ldr	r3, [pc, #260]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 800390e:	2200      	movs	r2, #0
 8003910:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003912:	4840      	ldr	r0, [pc, #256]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 8003914:	f000 fb56 	bl	8003fc4 <HAL_DMA_Init>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800391e:	f7ff fe4d 	bl	80035bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a3b      	ldr	r2, [pc, #236]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 8003926:	639a      	str	r2, [r3, #56]	; 0x38
 8003928:	4a3a      	ldr	r2, [pc, #232]	; (8003a14 <HAL_UART_MspInit+0x1c0>)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800392e:	4b3b      	ldr	r3, [pc, #236]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003930:	4a3b      	ldr	r2, [pc, #236]	; (8003a20 <HAL_UART_MspInit+0x1cc>)
 8003932:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003934:	4b39      	ldr	r3, [pc, #228]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003936:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800393a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800393c:	4b37      	ldr	r3, [pc, #220]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800393e:	2240      	movs	r2, #64	; 0x40
 8003940:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003942:	4b36      	ldr	r3, [pc, #216]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003944:	2200      	movs	r2, #0
 8003946:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003948:	4b34      	ldr	r3, [pc, #208]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800394a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800394e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003950:	4b32      	ldr	r3, [pc, #200]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003952:	2200      	movs	r2, #0
 8003954:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003956:	4b31      	ldr	r3, [pc, #196]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003958:	2200      	movs	r2, #0
 800395a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800395c:	4b2f      	ldr	r3, [pc, #188]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800395e:	2200      	movs	r2, #0
 8003960:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003962:	4b2e      	ldr	r3, [pc, #184]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003964:	2200      	movs	r2, #0
 8003966:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003968:	4b2c      	ldr	r3, [pc, #176]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800396a:	2200      	movs	r2, #0
 800396c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800396e:	482b      	ldr	r0, [pc, #172]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003970:	f000 fb28 	bl	8003fc4 <HAL_DMA_Init>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800397a:	f7ff fe1f 	bl	80035bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a26      	ldr	r2, [pc, #152]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003982:	635a      	str	r2, [r3, #52]	; 0x34
 8003984:	4a25      	ldr	r2, [pc, #148]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	2100      	movs	r1, #0
 800398e:	2026      	movs	r0, #38	; 0x26
 8003990:	f000 fad3 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003994:	2026      	movs	r0, #38	; 0x26
 8003996:	f000 faec 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800399a:	e030      	b.n	80039fe <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART6)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a20      	ldr	r2, [pc, #128]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d12b      	bne.n	80039fe <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART6_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	613b      	str	r3, [r7, #16]
 80039aa:	4b18      	ldr	r3, [pc, #96]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80039ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ae:	4a17      	ldr	r2, [pc, #92]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80039b0:	f043 0320 	orr.w	r3, r3, #32
 80039b4:	6453      	str	r3, [r2, #68]	; 0x44
 80039b6:	4b15      	ldr	r3, [pc, #84]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80039b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ba:	f003 0320 	and.w	r3, r3, #32
 80039be:	613b      	str	r3, [r7, #16]
 80039c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	4b11      	ldr	r3, [pc, #68]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ca:	4a10      	ldr	r2, [pc, #64]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80039cc:	f043 0304 	orr.w	r3, r3, #4
 80039d0:	6313      	str	r3, [r2, #48]	; 0x30
 80039d2:	4b0e      	ldr	r3, [pc, #56]	; (8003a0c <HAL_UART_MspInit+0x1b8>)
 80039d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d6:	f003 0304 	and.w	r3, r3, #4
 80039da:	60fb      	str	r3, [r7, #12]
 80039dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80039de:	23c0      	movs	r3, #192	; 0xc0
 80039e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e2:	2302      	movs	r3, #2
 80039e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e6:	2300      	movs	r3, #0
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039ea:	2303      	movs	r3, #3
 80039ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80039ee:	2308      	movs	r3, #8
 80039f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039f2:	f107 031c 	add.w	r3, r7, #28
 80039f6:	4619      	mov	r1, r3
 80039f8:	480b      	ldr	r0, [pc, #44]	; (8003a28 <HAL_UART_MspInit+0x1d4>)
 80039fa:	f000 fef3 	bl	80047e4 <HAL_GPIO_Init>
}
 80039fe:	bf00      	nop
 8003a00:	3730      	adds	r7, #48	; 0x30
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	40004400 	.word	0x40004400
 8003a0c:	40023800 	.word	0x40023800
 8003a10:	40020000 	.word	0x40020000
 8003a14:	200007f8 	.word	0x200007f8
 8003a18:	40026088 	.word	0x40026088
 8003a1c:	200008f4 	.word	0x200008f4
 8003a20:	400260a0 	.word	0x400260a0
 8003a24:	40011400 	.word	0x40011400
 8003a28:	40020800 	.word	0x40020800

08003a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a30:	e7fe      	b.n	8003a30 <NMI_Handler+0x4>

08003a32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a32:	b480      	push	{r7}
 8003a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a36:	e7fe      	b.n	8003a36 <HardFault_Handler+0x4>

08003a38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a3c:	e7fe      	b.n	8003a3c <MemManage_Handler+0x4>

08003a3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a42:	e7fe      	b.n	8003a42 <BusFault_Handler+0x4>

08003a44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a48:	e7fe      	b.n	8003a48 <UsageFault_Handler+0x4>

08003a4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a4e:	bf00      	nop
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a5c:	bf00      	nop
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a66:	b480      	push	{r7}
 8003a68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a6a:	bf00      	nop
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a78:	f000 f91c 	bl	8003cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a7c:	bf00      	nop
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003a84:	2008      	movs	r0, #8
 8003a86:	f001 f84b 	bl	8004b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003a8a:	bf00      	nop
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003a94:	4802      	ldr	r0, [pc, #8]	; (8003aa0 <DMA1_Stream5_IRQHandler+0x10>)
 8003a96:	f000 fc2d 	bl	80042f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	200007f8 	.word	0x200007f8

08003aa4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003aa8:	4802      	ldr	r0, [pc, #8]	; (8003ab4 <DMA1_Stream6_IRQHandler+0x10>)
 8003aaa:	f000 fc23 	bl	80042f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	200008f4 	.word	0x200008f4

08003ab8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003abc:	2080      	movs	r0, #128	; 0x80
 8003abe:	f001 f82f 	bl	8004b20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003acc:	4802      	ldr	r0, [pc, #8]	; (8003ad8 <TIM2_IRQHandler+0x10>)
 8003ace:	f003 fe9d 	bl	800780c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003ad2:	bf00      	nop
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	200009e0 	.word	0x200009e0

08003adc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003ae0:	4802      	ldr	r0, [pc, #8]	; (8003aec <TIM3_IRQHandler+0x10>)
 8003ae2:	f003 fe93 	bl	800780c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003ae6:	bf00      	nop
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	200008ac 	.word	0x200008ac

08003af0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003af4:	4802      	ldr	r0, [pc, #8]	; (8003b00 <I2C1_EV_IRQHandler+0x10>)
 8003af6:	f001 fa15 	bl	8004f24 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003afa:	bf00      	nop
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	20000858 	.word	0x20000858

08003b04 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003b08:	4802      	ldr	r0, [pc, #8]	; (8003b14 <I2C1_ER_IRQHandler+0x10>)
 8003b0a:	f001 fb78 	bl	80051fe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003b0e:	bf00      	nop
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20000858 	.word	0x20000858

08003b18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b1c:	4802      	ldr	r0, [pc, #8]	; (8003b28 <USART2_IRQHandler+0x10>)
 8003b1e:	f004 fd5f 	bl	80085e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000a28 	.word	0x20000a28

08003b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b34:	4a14      	ldr	r2, [pc, #80]	; (8003b88 <_sbrk+0x5c>)
 8003b36:	4b15      	ldr	r3, [pc, #84]	; (8003b8c <_sbrk+0x60>)
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b40:	4b13      	ldr	r3, [pc, #76]	; (8003b90 <_sbrk+0x64>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d102      	bne.n	8003b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b48:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <_sbrk+0x64>)
 8003b4a:	4a12      	ldr	r2, [pc, #72]	; (8003b94 <_sbrk+0x68>)
 8003b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b4e:	4b10      	ldr	r3, [pc, #64]	; (8003b90 <_sbrk+0x64>)
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4413      	add	r3, r2
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d207      	bcs.n	8003b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b5c:	f005 fb9c 	bl	8009298 <__errno>
 8003b60:	4603      	mov	r3, r0
 8003b62:	220c      	movs	r2, #12
 8003b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b6a:	e009      	b.n	8003b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b6c:	4b08      	ldr	r3, [pc, #32]	; (8003b90 <_sbrk+0x64>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b72:	4b07      	ldr	r3, [pc, #28]	; (8003b90 <_sbrk+0x64>)
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	4a05      	ldr	r2, [pc, #20]	; (8003b90 <_sbrk+0x64>)
 8003b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	20020000 	.word	0x20020000
 8003b8c:	00000400 	.word	0x00000400
 8003b90:	200007ec 	.word	0x200007ec
 8003b94:	20000a80 	.word	0x20000a80

08003b98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b9c:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <SystemInit+0x20>)
 8003b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba2:	4a05      	ldr	r2, [pc, #20]	; (8003bb8 <SystemInit+0x20>)
 8003ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bac:	bf00      	nop
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bf4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bc0:	480d      	ldr	r0, [pc, #52]	; (8003bf8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003bc2:	490e      	ldr	r1, [pc, #56]	; (8003bfc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003bc4:	4a0e      	ldr	r2, [pc, #56]	; (8003c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bc8:	e002      	b.n	8003bd0 <LoopCopyDataInit>

08003bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bce:	3304      	adds	r3, #4

08003bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bd4:	d3f9      	bcc.n	8003bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bd6:	4a0b      	ldr	r2, [pc, #44]	; (8003c04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003bd8:	4c0b      	ldr	r4, [pc, #44]	; (8003c08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bdc:	e001      	b.n	8003be2 <LoopFillZerobss>

08003bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003be0:	3204      	adds	r2, #4

08003be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003be4:	d3fb      	bcc.n	8003bde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003be6:	f7ff ffd7 	bl	8003b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bea:	f005 fb5b 	bl	80092a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bee:	f7fd fa39 	bl	8001064 <main>
  bx  lr    
 8003bf2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bfc:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8003c00:	0800a428 	.word	0x0800a428
  ldr r2, =_sbss
 8003c04:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8003c08:	20000a80 	.word	0x20000a80

08003c0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c0c:	e7fe      	b.n	8003c0c <ADC_IRQHandler>
	...

08003c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c14:	4b0e      	ldr	r3, [pc, #56]	; (8003c50 <HAL_Init+0x40>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a0d      	ldr	r2, [pc, #52]	; (8003c50 <HAL_Init+0x40>)
 8003c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_Init+0x40>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a0a      	ldr	r2, [pc, #40]	; (8003c50 <HAL_Init+0x40>)
 8003c26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c2c:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <HAL_Init+0x40>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a07      	ldr	r2, [pc, #28]	; (8003c50 <HAL_Init+0x40>)
 8003c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c38:	2003      	movs	r0, #3
 8003c3a:	f000 f973 	bl	8003f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c3e:	2000      	movs	r0, #0
 8003c40:	f000 f808 	bl	8003c54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c44:	f7ff fcc0 	bl	80035c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40023c00 	.word	0x40023c00

08003c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c5c:	4b12      	ldr	r3, [pc, #72]	; (8003ca8 <HAL_InitTick+0x54>)
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	4b12      	ldr	r3, [pc, #72]	; (8003cac <HAL_InitTick+0x58>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	4619      	mov	r1, r3
 8003c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f999 	bl	8003faa <HAL_SYSTICK_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e00e      	b.n	8003ca0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b0f      	cmp	r3, #15
 8003c86:	d80a      	bhi.n	8003c9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c88:	2200      	movs	r2, #0
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c90:	f000 f953 	bl	8003f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c94:	4a06      	ldr	r2, [pc, #24]	; (8003cb0 <HAL_InitTick+0x5c>)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	e000      	b.n	8003ca0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000034 	.word	0x20000034
 8003cac:	2000003c 	.word	0x2000003c
 8003cb0:	20000038 	.word	0x20000038

08003cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cb8:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <HAL_IncTick+0x20>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <HAL_IncTick+0x24>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	4a04      	ldr	r2, [pc, #16]	; (8003cd8 <HAL_IncTick+0x24>)
 8003cc6:	6013      	str	r3, [r2, #0]
}
 8003cc8:	bf00      	nop
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	2000003c 	.word	0x2000003c
 8003cd8:	20000a6c 	.word	0x20000a6c

08003cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  return uwTick;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <HAL_GetTick+0x14>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	20000a6c 	.word	0x20000a6c

08003cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cfc:	f7ff ffee 	bl	8003cdc <HAL_GetTick>
 8003d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d0c:	d005      	beq.n	8003d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <HAL_Delay+0x44>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4413      	add	r3, r2
 8003d18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d1a:	bf00      	nop
 8003d1c:	f7ff ffde 	bl	8003cdc <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d8f7      	bhi.n	8003d1c <HAL_Delay+0x28>
  {
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	2000003c 	.word	0x2000003c

08003d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f003 0307 	and.w	r3, r3, #7
 8003d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	; (8003d80 <__NVIC_SetPriorityGrouping+0x44>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d58:	4013      	ands	r3, r2
 8003d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d6e:	4a04      	ldr	r2, [pc, #16]	; (8003d80 <__NVIC_SetPriorityGrouping+0x44>)
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	60d3      	str	r3, [r2, #12]
}
 8003d74:	bf00      	nop
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	e000ed00 	.word	0xe000ed00

08003d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d88:	4b04      	ldr	r3, [pc, #16]	; (8003d9c <__NVIC_GetPriorityGrouping+0x18>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	0a1b      	lsrs	r3, r3, #8
 8003d8e:	f003 0307 	and.w	r3, r3, #7
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	e000ed00 	.word	0xe000ed00

08003da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	db0b      	blt.n	8003dca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	f003 021f 	and.w	r2, r3, #31
 8003db8:	4907      	ldr	r1, [pc, #28]	; (8003dd8 <__NVIC_EnableIRQ+0x38>)
 8003dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbe:	095b      	lsrs	r3, r3, #5
 8003dc0:	2001      	movs	r0, #1
 8003dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8003dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	e000e100 	.word	0xe000e100

08003ddc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	4603      	mov	r3, r0
 8003de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	db12      	blt.n	8003e14 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dee:	79fb      	ldrb	r3, [r7, #7]
 8003df0:	f003 021f 	and.w	r2, r3, #31
 8003df4:	490a      	ldr	r1, [pc, #40]	; (8003e20 <__NVIC_DisableIRQ+0x44>)
 8003df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfa:	095b      	lsrs	r3, r3, #5
 8003dfc:	2001      	movs	r0, #1
 8003dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003e02:	3320      	adds	r3, #32
 8003e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003e08:	f3bf 8f4f 	dsb	sy
}
 8003e0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e0e:	f3bf 8f6f 	isb	sy
}
 8003e12:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	e000e100 	.word	0xe000e100

08003e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	6039      	str	r1, [r7, #0]
 8003e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	db0a      	blt.n	8003e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	490c      	ldr	r1, [pc, #48]	; (8003e70 <__NVIC_SetPriority+0x4c>)
 8003e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e42:	0112      	lsls	r2, r2, #4
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	440b      	add	r3, r1
 8003e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e4c:	e00a      	b.n	8003e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	4908      	ldr	r1, [pc, #32]	; (8003e74 <__NVIC_SetPriority+0x50>)
 8003e54:	79fb      	ldrb	r3, [r7, #7]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	3b04      	subs	r3, #4
 8003e5c:	0112      	lsls	r2, r2, #4
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	440b      	add	r3, r1
 8003e62:	761a      	strb	r2, [r3, #24]
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	e000e100 	.word	0xe000e100
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b089      	sub	sp, #36	; 0x24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f1c3 0307 	rsb	r3, r3, #7
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	bf28      	it	cs
 8003e96:	2304      	movcs	r3, #4
 8003e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	2b06      	cmp	r3, #6
 8003ea0:	d902      	bls.n	8003ea8 <NVIC_EncodePriority+0x30>
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3b03      	subs	r3, #3
 8003ea6:	e000      	b.n	8003eaa <NVIC_EncodePriority+0x32>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	43da      	mvns	r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	401a      	ands	r2, r3
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eca:	43d9      	mvns	r1, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed0:	4313      	orrs	r3, r2
         );
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3724      	adds	r7, #36	; 0x24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
	...

08003ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ef0:	d301      	bcc.n	8003ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e00f      	b.n	8003f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ef6:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <SysTick_Config+0x40>)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003efe:	210f      	movs	r1, #15
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f04:	f7ff ff8e 	bl	8003e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f08:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <SysTick_Config+0x40>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f0e:	4b04      	ldr	r3, [pc, #16]	; (8003f20 <SysTick_Config+0x40>)
 8003f10:	2207      	movs	r2, #7
 8003f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	e000e010 	.word	0xe000e010

08003f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff05 	bl	8003d3c <__NVIC_SetPriorityGrouping>
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b086      	sub	sp, #24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	4603      	mov	r3, r0
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f4c:	f7ff ff1a 	bl	8003d84 <__NVIC_GetPriorityGrouping>
 8003f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	6978      	ldr	r0, [r7, #20]
 8003f58:	f7ff ff8e 	bl	8003e78 <NVIC_EncodePriority>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f62:	4611      	mov	r1, r2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ff5d 	bl	8003e24 <__NVIC_SetPriority>
}
 8003f6a:	bf00      	nop
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	4603      	mov	r3, r0
 8003f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff ff0d 	bl	8003da0 <__NVIC_EnableIRQ>
}
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	4603      	mov	r3, r0
 8003f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7ff ff1d 	bl	8003ddc <__NVIC_DisableIRQ>
}
 8003fa2:	bf00      	nop
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b082      	sub	sp, #8
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7ff ff94 	bl	8003ee0 <SysTick_Config>
 8003fb8:	4603      	mov	r3, r0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fd0:	f7ff fe84 	bl	8003cdc <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e099      	b.n	8004114 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f022 0201 	bic.w	r2, r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004000:	e00f      	b.n	8004022 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004002:	f7ff fe6b 	bl	8003cdc <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b05      	cmp	r3, #5
 800400e:	d908      	bls.n	8004022 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2220      	movs	r2, #32
 8004014:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2203      	movs	r2, #3
 800401a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e078      	b.n	8004114 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1e8      	bne.n	8004002 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4b38      	ldr	r3, [pc, #224]	; (800411c <HAL_DMA_Init+0x158>)
 800403c:	4013      	ands	r3, r2
 800403e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800404e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800405a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004066:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	4313      	orrs	r3, r2
 8004072:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	2b04      	cmp	r3, #4
 800407a:	d107      	bne.n	800408c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004084:	4313      	orrs	r3, r2
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	4313      	orrs	r3, r2
 800408a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f023 0307 	bic.w	r3, r3, #7
 80040a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d117      	bne.n	80040e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00e      	beq.n	80040e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 fb0f 	bl	80046ec <DMA_CheckFifoParam>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d008      	beq.n	80040e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2240      	movs	r2, #64	; 0x40
 80040d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80040e2:	2301      	movs	r3, #1
 80040e4:	e016      	b.n	8004114 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 fac6 	bl	8004680 <DMA_CalcBaseAndBitshift>
 80040f4:	4603      	mov	r3, r0
 80040f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fc:	223f      	movs	r2, #63	; 0x3f
 80040fe:	409a      	lsls	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	f010803f 	.word	0xf010803f

08004120 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004136:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_DMA_Start_IT+0x26>
 8004142:	2302      	movs	r3, #2
 8004144:	e040      	b.n	80041c8 <HAL_DMA_Start_IT+0xa8>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b01      	cmp	r3, #1
 8004158:	d12f      	bne.n	80041ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2202      	movs	r2, #2
 800415e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	68b9      	ldr	r1, [r7, #8]
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fa58 	bl	8004624 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004178:	223f      	movs	r2, #63	; 0x3f
 800417a:	409a      	lsls	r2, r3
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0216 	orr.w	r2, r2, #22
 800418e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	2b00      	cmp	r3, #0
 8004196:	d007      	beq.n	80041a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0208 	orr.w	r2, r2, #8
 80041a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 0201 	orr.w	r2, r2, #1
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	e005      	b.n	80041c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041c2:	2302      	movs	r3, #2
 80041c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041de:	f7ff fd7d 	bl	8003cdc <HAL_GetTick>
 80041e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d008      	beq.n	8004202 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2280      	movs	r2, #128	; 0x80
 80041f4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e052      	b.n	80042a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0216 	bic.w	r2, r2, #22
 8004210:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	695a      	ldr	r2, [r3, #20]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004220:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	d103      	bne.n	8004232 <HAL_DMA_Abort+0x62>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0208 	bic.w	r2, r2, #8
 8004240:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0201 	bic.w	r2, r2, #1
 8004250:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004252:	e013      	b.n	800427c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004254:	f7ff fd42 	bl	8003cdc <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b05      	cmp	r3, #5
 8004260:	d90c      	bls.n	800427c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2203      	movs	r2, #3
 8004274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e015      	b.n	80042a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1e4      	bne.n	8004254 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800428e:	223f      	movs	r2, #63	; 0x3f
 8004290:	409a      	lsls	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d004      	beq.n	80042ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2280      	movs	r2, #128	; 0x80
 80042c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e00c      	b.n	80042e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2205      	movs	r2, #5
 80042d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0201 	bic.w	r2, r2, #1
 80042e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004300:	4b92      	ldr	r3, [pc, #584]	; (800454c <HAL_DMA_IRQHandler+0x258>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a92      	ldr	r2, [pc, #584]	; (8004550 <HAL_DMA_IRQHandler+0x25c>)
 8004306:	fba2 2303 	umull	r2, r3, r2, r3
 800430a:	0a9b      	lsrs	r3, r3, #10
 800430c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004312:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431e:	2208      	movs	r2, #8
 8004320:	409a      	lsls	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4013      	ands	r3, r2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01a      	beq.n	8004360 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d013      	beq.n	8004360 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0204 	bic.w	r2, r2, #4
 8004346:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434c:	2208      	movs	r2, #8
 800434e:	409a      	lsls	r2, r3
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004358:	f043 0201 	orr.w	r2, r3, #1
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004364:	2201      	movs	r2, #1
 8004366:	409a      	lsls	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4013      	ands	r3, r2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d012      	beq.n	8004396 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00b      	beq.n	8004396 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004382:	2201      	movs	r2, #1
 8004384:	409a      	lsls	r2, r3
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438e:	f043 0202 	orr.w	r2, r3, #2
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439a:	2204      	movs	r2, #4
 800439c:	409a      	lsls	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d012      	beq.n	80043cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00b      	beq.n	80043cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b8:	2204      	movs	r2, #4
 80043ba:	409a      	lsls	r2, r3
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c4:	f043 0204 	orr.w	r2, r3, #4
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d0:	2210      	movs	r2, #16
 80043d2:	409a      	lsls	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4013      	ands	r3, r2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d043      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d03c      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ee:	2210      	movs	r2, #16
 80043f0:	409a      	lsls	r2, r3
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d018      	beq.n	8004436 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d108      	bne.n	8004424 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	2b00      	cmp	r3, #0
 8004418:	d024      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	4798      	blx	r3
 8004422:	e01f      	b.n	8004464 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004428:	2b00      	cmp	r3, #0
 800442a:	d01b      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	4798      	blx	r3
 8004434:	e016      	b.n	8004464 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004440:	2b00      	cmp	r3, #0
 8004442:	d107      	bne.n	8004454 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0208 	bic.w	r2, r2, #8
 8004452:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004468:	2220      	movs	r2, #32
 800446a:	409a      	lsls	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4013      	ands	r3, r2
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 808e 	beq.w	8004592 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 8086 	beq.w	8004592 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448a:	2220      	movs	r2, #32
 800448c:	409a      	lsls	r2, r3
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b05      	cmp	r3, #5
 800449c:	d136      	bne.n	800450c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0216 	bic.w	r2, r2, #22
 80044ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695a      	ldr	r2, [r3, #20]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d103      	bne.n	80044ce <HAL_DMA_IRQHandler+0x1da>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d007      	beq.n	80044de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0208 	bic.w	r2, r2, #8
 80044dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e2:	223f      	movs	r2, #63	; 0x3f
 80044e4:	409a      	lsls	r2, r3
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d07d      	beq.n	80045fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	4798      	blx	r3
        }
        return;
 800450a:	e078      	b.n	80045fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d01c      	beq.n	8004554 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d108      	bne.n	800453a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452c:	2b00      	cmp	r3, #0
 800452e:	d030      	beq.n	8004592 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	4798      	blx	r3
 8004538:	e02b      	b.n	8004592 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453e:	2b00      	cmp	r3, #0
 8004540:	d027      	beq.n	8004592 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	4798      	blx	r3
 800454a:	e022      	b.n	8004592 <HAL_DMA_IRQHandler+0x29e>
 800454c:	20000034 	.word	0x20000034
 8004550:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10f      	bne.n	8004582 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0210 	bic.w	r2, r2, #16
 8004570:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004596:	2b00      	cmp	r3, #0
 8004598:	d032      	beq.n	8004600 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d022      	beq.n	80045ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2205      	movs	r2, #5
 80045aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0201 	bic.w	r2, r2, #1
 80045bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	3301      	adds	r3, #1
 80045c2:	60bb      	str	r3, [r7, #8]
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d307      	bcc.n	80045da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1f2      	bne.n	80045be <HAL_DMA_IRQHandler+0x2ca>
 80045d8:	e000      	b.n	80045dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80045da:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d005      	beq.n	8004600 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	4798      	blx	r3
 80045fc:	e000      	b.n	8004600 <HAL_DMA_IRQHandler+0x30c>
        return;
 80045fe:	bf00      	nop
    }
  }
}
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop

08004608 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004616:	b2db      	uxtb	r3, r3
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004640:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b40      	cmp	r3, #64	; 0x40
 8004650:	d108      	bne.n	8004664 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004662:	e007      	b.n	8004674 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	3b10      	subs	r3, #16
 8004690:	4a14      	ldr	r2, [pc, #80]	; (80046e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	091b      	lsrs	r3, r3, #4
 8004698:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800469a:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <DMA_CalcBaseAndBitshift+0x68>)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4413      	add	r3, r2
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d909      	bls.n	80046c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046b6:	f023 0303 	bic.w	r3, r3, #3
 80046ba:	1d1a      	adds	r2, r3, #4
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	659a      	str	r2, [r3, #88]	; 0x58
 80046c0:	e007      	b.n	80046d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	aaaaaaab 	.word	0xaaaaaaab
 80046e8:	0800a3c8 	.word	0x0800a3c8

080046ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11f      	bne.n	8004746 <DMA_CheckFifoParam+0x5a>
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d856      	bhi.n	80047ba <DMA_CheckFifoParam+0xce>
 800470c:	a201      	add	r2, pc, #4	; (adr r2, 8004714 <DMA_CheckFifoParam+0x28>)
 800470e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004712:	bf00      	nop
 8004714:	08004725 	.word	0x08004725
 8004718:	08004737 	.word	0x08004737
 800471c:	08004725 	.word	0x08004725
 8004720:	080047bb 	.word	0x080047bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d046      	beq.n	80047be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004734:	e043      	b.n	80047be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800473e:	d140      	bne.n	80047c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004744:	e03d      	b.n	80047c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800474e:	d121      	bne.n	8004794 <DMA_CheckFifoParam+0xa8>
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b03      	cmp	r3, #3
 8004754:	d837      	bhi.n	80047c6 <DMA_CheckFifoParam+0xda>
 8004756:	a201      	add	r2, pc, #4	; (adr r2, 800475c <DMA_CheckFifoParam+0x70>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	0800476d 	.word	0x0800476d
 8004760:	08004773 	.word	0x08004773
 8004764:	0800476d 	.word	0x0800476d
 8004768:	08004785 	.word	0x08004785
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	e030      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004776:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d025      	beq.n	80047ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004782:	e022      	b.n	80047ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800478c:	d11f      	bne.n	80047ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004792:	e01c      	b.n	80047ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d903      	bls.n	80047a2 <DMA_CheckFifoParam+0xb6>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b03      	cmp	r3, #3
 800479e:	d003      	beq.n	80047a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047a0:	e018      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	73fb      	strb	r3, [r7, #15]
      break;
 80047a6:	e015      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00e      	beq.n	80047d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      break;
 80047b8:	e00b      	b.n	80047d2 <DMA_CheckFifoParam+0xe6>
      break;
 80047ba:	bf00      	nop
 80047bc:	e00a      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047be:	bf00      	nop
 80047c0:	e008      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c2:	bf00      	nop
 80047c4:	e006      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c6:	bf00      	nop
 80047c8:	e004      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047ca:	bf00      	nop
 80047cc:	e002      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80047ce:	bf00      	nop
 80047d0:	e000      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047d2:	bf00      	nop
    }
  } 
  
  return status; 
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop

080047e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b089      	sub	sp, #36	; 0x24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047ee:	2300      	movs	r3, #0
 80047f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047f6:	2300      	movs	r3, #0
 80047f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047fa:	2300      	movs	r3, #0
 80047fc:	61fb      	str	r3, [r7, #28]
 80047fe:	e159      	b.n	8004ab4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004800:	2201      	movs	r2, #1
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	4013      	ands	r3, r2
 8004812:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	429a      	cmp	r2, r3
 800481a:	f040 8148 	bne.w	8004aae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	2b01      	cmp	r3, #1
 8004828:	d005      	beq.n	8004836 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004832:	2b02      	cmp	r3, #2
 8004834:	d130      	bne.n	8004898 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	2203      	movs	r2, #3
 8004842:	fa02 f303 	lsl.w	r3, r2, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4013      	ands	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	4313      	orrs	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800486c:	2201      	movs	r2, #1
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	fa02 f303 	lsl.w	r3, r2, r3
 8004874:	43db      	mvns	r3, r3
 8004876:	69ba      	ldr	r2, [r7, #24]
 8004878:	4013      	ands	r3, r2
 800487a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	091b      	lsrs	r3, r3, #4
 8004882:	f003 0201 	and.w	r2, r3, #1
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4313      	orrs	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	69ba      	ldr	r2, [r7, #24]
 8004896:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f003 0303 	and.w	r3, r3, #3
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d017      	beq.n	80048d4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	2203      	movs	r2, #3
 80048b0:	fa02 f303 	lsl.w	r3, r2, r3
 80048b4:	43db      	mvns	r3, r3
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	4013      	ands	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	fa02 f303 	lsl.w	r3, r2, r3
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d123      	bne.n	8004928 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	08da      	lsrs	r2, r3, #3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	3208      	adds	r2, #8
 80048e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	f003 0307 	and.w	r3, r3, #7
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	220f      	movs	r2, #15
 80048f8:	fa02 f303 	lsl.w	r3, r2, r3
 80048fc:	43db      	mvns	r3, r3
 80048fe:	69ba      	ldr	r2, [r7, #24]
 8004900:	4013      	ands	r3, r2
 8004902:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	691a      	ldr	r2, [r3, #16]
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	4313      	orrs	r3, r2
 8004918:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	08da      	lsrs	r2, r3, #3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	3208      	adds	r2, #8
 8004922:	69b9      	ldr	r1, [r7, #24]
 8004924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	2203      	movs	r2, #3
 8004934:	fa02 f303 	lsl.w	r3, r2, r3
 8004938:	43db      	mvns	r3, r3
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4013      	ands	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f003 0203 	and.w	r2, r3, #3
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	005b      	lsls	r3, r3, #1
 800494c:	fa02 f303 	lsl.w	r3, r2, r3
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	4313      	orrs	r3, r2
 8004954:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 80a2 	beq.w	8004aae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800496a:	2300      	movs	r3, #0
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	4b57      	ldr	r3, [pc, #348]	; (8004acc <HAL_GPIO_Init+0x2e8>)
 8004970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004972:	4a56      	ldr	r2, [pc, #344]	; (8004acc <HAL_GPIO_Init+0x2e8>)
 8004974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004978:	6453      	str	r3, [r2, #68]	; 0x44
 800497a:	4b54      	ldr	r3, [pc, #336]	; (8004acc <HAL_GPIO_Init+0x2e8>)
 800497c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004986:	4a52      	ldr	r2, [pc, #328]	; (8004ad0 <HAL_GPIO_Init+0x2ec>)
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	089b      	lsrs	r3, r3, #2
 800498c:	3302      	adds	r3, #2
 800498e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004992:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	f003 0303 	and.w	r3, r3, #3
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	220f      	movs	r2, #15
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43db      	mvns	r3, r3
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	4013      	ands	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a49      	ldr	r2, [pc, #292]	; (8004ad4 <HAL_GPIO_Init+0x2f0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d019      	beq.n	80049e6 <HAL_GPIO_Init+0x202>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a48      	ldr	r2, [pc, #288]	; (8004ad8 <HAL_GPIO_Init+0x2f4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d013      	beq.n	80049e2 <HAL_GPIO_Init+0x1fe>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a47      	ldr	r2, [pc, #284]	; (8004adc <HAL_GPIO_Init+0x2f8>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d00d      	beq.n	80049de <HAL_GPIO_Init+0x1fa>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a46      	ldr	r2, [pc, #280]	; (8004ae0 <HAL_GPIO_Init+0x2fc>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d007      	beq.n	80049da <HAL_GPIO_Init+0x1f6>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a45      	ldr	r2, [pc, #276]	; (8004ae4 <HAL_GPIO_Init+0x300>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d101      	bne.n	80049d6 <HAL_GPIO_Init+0x1f2>
 80049d2:	2304      	movs	r3, #4
 80049d4:	e008      	b.n	80049e8 <HAL_GPIO_Init+0x204>
 80049d6:	2307      	movs	r3, #7
 80049d8:	e006      	b.n	80049e8 <HAL_GPIO_Init+0x204>
 80049da:	2303      	movs	r3, #3
 80049dc:	e004      	b.n	80049e8 <HAL_GPIO_Init+0x204>
 80049de:	2302      	movs	r3, #2
 80049e0:	e002      	b.n	80049e8 <HAL_GPIO_Init+0x204>
 80049e2:	2301      	movs	r3, #1
 80049e4:	e000      	b.n	80049e8 <HAL_GPIO_Init+0x204>
 80049e6:	2300      	movs	r3, #0
 80049e8:	69fa      	ldr	r2, [r7, #28]
 80049ea:	f002 0203 	and.w	r2, r2, #3
 80049ee:	0092      	lsls	r2, r2, #2
 80049f0:	4093      	lsls	r3, r2
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049f8:	4935      	ldr	r1, [pc, #212]	; (8004ad0 <HAL_GPIO_Init+0x2ec>)
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	089b      	lsrs	r3, r3, #2
 80049fe:	3302      	adds	r3, #2
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a06:	4b38      	ldr	r3, [pc, #224]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	43db      	mvns	r3, r3
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	4013      	ands	r3, r2
 8004a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a2a:	4a2f      	ldr	r2, [pc, #188]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004a30:	4b2d      	ldr	r3, [pc, #180]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	43db      	mvns	r3, r3
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a54:	4a24      	ldr	r2, [pc, #144]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a5a:	4b23      	ldr	r3, [pc, #140]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	43db      	mvns	r3, r3
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4013      	ands	r3, r2
 8004a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a7e:	4a1a      	ldr	r2, [pc, #104]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a84:	4b18      	ldr	r3, [pc, #96]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	4013      	ands	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004aa8:	4a0f      	ldr	r2, [pc, #60]	; (8004ae8 <HAL_GPIO_Init+0x304>)
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	61fb      	str	r3, [r7, #28]
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	2b0f      	cmp	r3, #15
 8004ab8:	f67f aea2 	bls.w	8004800 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004abc:	bf00      	nop
 8004abe:	bf00      	nop
 8004ac0:	3724      	adds	r7, #36	; 0x24
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40023800 	.word	0x40023800
 8004ad0:	40013800 	.word	0x40013800
 8004ad4:	40020000 	.word	0x40020000
 8004ad8:	40020400 	.word	0x40020400
 8004adc:	40020800 	.word	0x40020800
 8004ae0:	40020c00 	.word	0x40020c00
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	40013c00 	.word	0x40013c00

08004aec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	460b      	mov	r3, r1
 8004af6:	807b      	strh	r3, [r7, #2]
 8004af8:	4613      	mov	r3, r2
 8004afa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004afc:	787b      	ldrb	r3, [r7, #1]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b02:	887a      	ldrh	r2, [r7, #2]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b08:	e003      	b.n	8004b12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b0a:	887b      	ldrh	r3, [r7, #2]
 8004b0c:	041a      	lsls	r2, r3, #16
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	619a      	str	r2, [r3, #24]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	4603      	mov	r3, r0
 8004b28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004b2a:	4b08      	ldr	r3, [pc, #32]	; (8004b4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b2c:	695a      	ldr	r2, [r3, #20]
 8004b2e:	88fb      	ldrh	r3, [r7, #6]
 8004b30:	4013      	ands	r3, r2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d006      	beq.n	8004b44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b36:	4a05      	ldr	r2, [pc, #20]	; (8004b4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b3c:	88fb      	ldrh	r3, [r7, #6]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fe f922 	bl	8002d88 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b44:	bf00      	nop
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40013c00 	.word	0x40013c00

08004b50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e12b      	b.n	8004dba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d106      	bne.n	8004b7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7fe fd4e 	bl	8003618 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2224      	movs	r2, #36	; 0x24
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0201 	bic.w	r2, r2, #1
 8004b92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ba2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004bb4:	f002 fab8 	bl	8007128 <HAL_RCC_GetPCLK1Freq>
 8004bb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4a81      	ldr	r2, [pc, #516]	; (8004dc4 <HAL_I2C_Init+0x274>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d807      	bhi.n	8004bd4 <HAL_I2C_Init+0x84>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4a80      	ldr	r2, [pc, #512]	; (8004dc8 <HAL_I2C_Init+0x278>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	bf94      	ite	ls
 8004bcc:	2301      	movls	r3, #1
 8004bce:	2300      	movhi	r3, #0
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	e006      	b.n	8004be2 <HAL_I2C_Init+0x92>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	4a7d      	ldr	r2, [pc, #500]	; (8004dcc <HAL_I2C_Init+0x27c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	bf94      	ite	ls
 8004bdc:	2301      	movls	r3, #1
 8004bde:	2300      	movhi	r3, #0
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e0e7      	b.n	8004dba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4a78      	ldr	r2, [pc, #480]	; (8004dd0 <HAL_I2C_Init+0x280>)
 8004bee:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf2:	0c9b      	lsrs	r3, r3, #18
 8004bf4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	4a6a      	ldr	r2, [pc, #424]	; (8004dc4 <HAL_I2C_Init+0x274>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d802      	bhi.n	8004c24 <HAL_I2C_Init+0xd4>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	3301      	adds	r3, #1
 8004c22:	e009      	b.n	8004c38 <HAL_I2C_Init+0xe8>
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	4a69      	ldr	r2, [pc, #420]	; (8004dd4 <HAL_I2C_Init+0x284>)
 8004c30:	fba2 2303 	umull	r2, r3, r2, r3
 8004c34:	099b      	lsrs	r3, r3, #6
 8004c36:	3301      	adds	r3, #1
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6812      	ldr	r2, [r2, #0]
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	495c      	ldr	r1, [pc, #368]	; (8004dc4 <HAL_I2C_Init+0x274>)
 8004c54:	428b      	cmp	r3, r1
 8004c56:	d819      	bhi.n	8004c8c <HAL_I2C_Init+0x13c>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	1e59      	subs	r1, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c66:	1c59      	adds	r1, r3, #1
 8004c68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c6c:	400b      	ands	r3, r1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <HAL_I2C_Init+0x138>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	1e59      	subs	r1, r3, #1
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c80:	3301      	adds	r3, #1
 8004c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c86:	e051      	b.n	8004d2c <HAL_I2C_Init+0x1dc>
 8004c88:	2304      	movs	r3, #4
 8004c8a:	e04f      	b.n	8004d2c <HAL_I2C_Init+0x1dc>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d111      	bne.n	8004cb8 <HAL_I2C_Init+0x168>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	1e58      	subs	r0, r3, #1
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6859      	ldr	r1, [r3, #4]
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	440b      	add	r3, r1
 8004ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	bf0c      	ite	eq
 8004cb0:	2301      	moveq	r3, #1
 8004cb2:	2300      	movne	r3, #0
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	e012      	b.n	8004cde <HAL_I2C_Init+0x18e>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	1e58      	subs	r0, r3, #1
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6859      	ldr	r1, [r3, #4]
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	0099      	lsls	r1, r3, #2
 8004cc8:	440b      	add	r3, r1
 8004cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cce:	3301      	adds	r3, #1
 8004cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	bf0c      	ite	eq
 8004cd8:	2301      	moveq	r3, #1
 8004cda:	2300      	movne	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_I2C_Init+0x196>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e022      	b.n	8004d2c <HAL_I2C_Init+0x1dc>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10e      	bne.n	8004d0c <HAL_I2C_Init+0x1bc>
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	1e58      	subs	r0, r3, #1
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6859      	ldr	r1, [r3, #4]
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	440b      	add	r3, r1
 8004cfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d00:	3301      	adds	r3, #1
 8004d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d0a:	e00f      	b.n	8004d2c <HAL_I2C_Init+0x1dc>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	1e58      	subs	r0, r3, #1
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6859      	ldr	r1, [r3, #4]
 8004d14:	460b      	mov	r3, r1
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	0099      	lsls	r1, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d22:	3301      	adds	r3, #1
 8004d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d2c:	6879      	ldr	r1, [r7, #4]
 8004d2e:	6809      	ldr	r1, [r1, #0]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69da      	ldr	r2, [r3, #28]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6911      	ldr	r1, [r2, #16]
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	68d2      	ldr	r2, [r2, #12]
 8004d66:	4311      	orrs	r1, r2
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6812      	ldr	r2, [r2, #0]
 8004d6c:	430b      	orrs	r3, r1
 8004d6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	695a      	ldr	r2, [r3, #20]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	431a      	orrs	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f042 0201 	orr.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2220      	movs	r2, #32
 8004da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	000186a0 	.word	0x000186a0
 8004dc8:	001e847f 	.word	0x001e847f
 8004dcc:	003d08ff 	.word	0x003d08ff
 8004dd0:	431bde83 	.word	0x431bde83
 8004dd4:	10624dd3 	.word	0x10624dd3

08004dd8 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	607a      	str	r2, [r7, #4]
 8004de2:	461a      	mov	r2, r3
 8004de4:	460b      	mov	r3, r1
 8004de6:	817b      	strh	r3, [r7, #10]
 8004de8:	4613      	mov	r3, r2
 8004dea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	f040 8085 	bne.w	8004f08 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004dfe:	4b46      	ldr	r3, [pc, #280]	; (8004f18 <HAL_I2C_Master_Transmit_IT+0x140>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	08db      	lsrs	r3, r3, #3
 8004e04:	4a45      	ldr	r2, [pc, #276]	; (8004f1c <HAL_I2C_Master_Transmit_IT+0x144>)
 8004e06:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0a:	0a1a      	lsrs	r2, r3, #8
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	009a      	lsls	r2, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d116      	bne.n	8004e52 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2220      	movs	r2, #32
 8004e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	f043 0220 	orr.w	r2, r3, #32
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e05b      	b.n	8004f0a <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d0db      	beq.n	8004e18 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_I2C_Master_Transmit_IT+0x96>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	e04d      	b.n	8004f0a <HAL_I2C_Master_Transmit_IT+0x132>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d007      	beq.n	8004e94 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0201 	orr.w	r2, r2, #1
 8004e92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ea2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2221      	movs	r2, #33	; 0x21
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2210      	movs	r2, #16
 8004eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	893a      	ldrh	r2, [r7, #8]
 8004ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	4a13      	ldr	r2, [pc, #76]	; (8004f20 <HAL_I2C_Master_Transmit_IT+0x148>)
 8004ed4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004ed6:	897a      	ldrh	r2, [r7, #10]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	645a      	str	r2, [r3, #68]	; 0x44

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004eea:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004f02:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004f04:	2300      	movs	r3, #0
 8004f06:	e000      	b.n	8004f0a <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8004f08:	2302      	movs	r3, #2
  }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	20000034 	.word	0x20000034
 8004f1c:	14f8b589 	.word	0x14f8b589
 8004f20:	ffff0000 	.word	0xffff0000

08004f24 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b088      	sub	sp, #32
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f44:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f4c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	2b10      	cmp	r3, #16
 8004f52:	d003      	beq.n	8004f5c <HAL_I2C_EV_IRQHandler+0x38>
 8004f54:	7bfb      	ldrb	r3, [r7, #15]
 8004f56:	2b40      	cmp	r3, #64	; 0x40
 8004f58:	f040 80bd 	bne.w	80050d6 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10d      	bne.n	8004f92 <HAL_I2C_EV_IRQHandler+0x6e>
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004f7c:	d003      	beq.n	8004f86 <HAL_I2C_EV_IRQHandler+0x62>
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004f84:	d101      	bne.n	8004f8a <HAL_I2C_EV_IRQHandler+0x66>
 8004f86:	2301      	movs	r3, #1
 8004f88:	e000      	b.n	8004f8c <HAL_I2C_EV_IRQHandler+0x68>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	f000 812e 	beq.w	80051ee <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00c      	beq.n	8004fb6 <HAL_I2C_EV_IRQHandler+0x92>
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	0a5b      	lsrs	r3, r3, #9
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d006      	beq.n	8004fb6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f001 fc55 	bl	8006858 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fd62 	bl	8005a78 <I2C_Master_SB>
 8004fb4:	e08e      	b.n	80050d4 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	08db      	lsrs	r3, r3, #3
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d009      	beq.n	8004fd6 <HAL_I2C_EV_IRQHandler+0xb2>
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	0a5b      	lsrs	r3, r3, #9
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fdd8 	bl	8005b84 <I2C_Master_ADD10>
 8004fd4:	e07e      	b.n	80050d4 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	085b      	lsrs	r3, r3, #1
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d009      	beq.n	8004ff6 <HAL_I2C_EV_IRQHandler+0xd2>
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	0a5b      	lsrs	r3, r3, #9
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fdf2 	bl	8005bd8 <I2C_Master_ADDR>
 8004ff4:	e06e      	b.n	80050d4 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	089b      	lsrs	r3, r3, #2
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d037      	beq.n	8005072 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800500c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005010:	f000 80ef 	beq.w	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	09db      	lsrs	r3, r3, #7
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00f      	beq.n	8005040 <HAL_I2C_EV_IRQHandler+0x11c>
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	0a9b      	lsrs	r3, r3, #10
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	2b00      	cmp	r3, #0
 800502a:	d009      	beq.n	8005040 <HAL_I2C_EV_IRQHandler+0x11c>
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	089b      	lsrs	r3, r3, #2
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d103      	bne.n	8005040 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f9ef 	bl	800541c <I2C_MasterTransmit_TXE>
 800503e:	e049      	b.n	80050d4 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	089b      	lsrs	r3, r3, #2
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b00      	cmp	r3, #0
 800504a:	f000 80d2 	beq.w	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	0a5b      	lsrs	r3, r3, #9
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 80cb 	beq.w	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 800505c:	7bfb      	ldrb	r3, [r7, #15]
 800505e:	2b10      	cmp	r3, #16
 8005060:	d103      	bne.n	800506a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 fa76 	bl	8005554 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005068:	e0c3      	b.n	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 fada 	bl	8005624 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005070:	e0bf      	b.n	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800507c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005080:	f000 80b7 	beq.w	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	099b      	lsrs	r3, r3, #6
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00f      	beq.n	80050b0 <HAL_I2C_EV_IRQHandler+0x18c>
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	0a9b      	lsrs	r3, r3, #10
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	2b00      	cmp	r3, #0
 800509a:	d009      	beq.n	80050b0 <HAL_I2C_EV_IRQHandler+0x18c>
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	089b      	lsrs	r3, r3, #2
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d103      	bne.n	80050b0 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 fb4a 	bl	8005742 <I2C_MasterReceive_RXNE>
 80050ae:	e011      	b.n	80050d4 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	089b      	lsrs	r3, r3, #2
 80050b4:	f003 0301 	and.w	r3, r3, #1
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 809a 	beq.w	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	0a5b      	lsrs	r3, r3, #9
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 8093 	beq.w	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 fbe9 	bl	80058a4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050d2:	e08e      	b.n	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
 80050d4:	e08d      	b.n	80051f2 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d004      	beq.n	80050e8 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	61fb      	str	r3, [r7, #28]
 80050e6:	e007      	b.n	80050f8 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	085b      	lsrs	r3, r3, #1
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d012      	beq.n	800512a <HAL_I2C_EV_IRQHandler+0x206>
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	0a5b      	lsrs	r3, r3, #9
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00c      	beq.n	800512a <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005114:	2b00      	cmp	r3, #0
 8005116:	d003      	beq.n	8005120 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005120:	69b9      	ldr	r1, [r7, #24]
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 ffa7 	bl	8006076 <I2C_Slave_ADDR>
 8005128:	e066      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d009      	beq.n	800514a <HAL_I2C_EV_IRQHandler+0x226>
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	0a5b      	lsrs	r3, r3, #9
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d003      	beq.n	800514a <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 ffdc 	bl	8006100 <I2C_Slave_STOPF>
 8005148:	e056      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800514a:	7bbb      	ldrb	r3, [r7, #14]
 800514c:	2b21      	cmp	r3, #33	; 0x21
 800514e:	d002      	beq.n	8005156 <HAL_I2C_EV_IRQHandler+0x232>
 8005150:	7bbb      	ldrb	r3, [r7, #14]
 8005152:	2b29      	cmp	r3, #41	; 0x29
 8005154:	d125      	bne.n	80051a2 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	09db      	lsrs	r3, r3, #7
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00f      	beq.n	8005182 <HAL_I2C_EV_IRQHandler+0x25e>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	0a9b      	lsrs	r3, r3, #10
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <HAL_I2C_EV_IRQHandler+0x25e>
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	089b      	lsrs	r3, r3, #2
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d103      	bne.n	8005182 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 febd 	bl	8005efa <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005180:	e039      	b.n	80051f6 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	089b      	lsrs	r3, r3, #2
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d033      	beq.n	80051f6 <HAL_I2C_EV_IRQHandler+0x2d2>
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	0a5b      	lsrs	r3, r3, #9
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d02d      	beq.n	80051f6 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 feea 	bl	8005f74 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051a0:	e029      	b.n	80051f6 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	099b      	lsrs	r3, r3, #6
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00f      	beq.n	80051ce <HAL_I2C_EV_IRQHandler+0x2aa>
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	0a9b      	lsrs	r3, r3, #10
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d009      	beq.n	80051ce <HAL_I2C_EV_IRQHandler+0x2aa>
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	089b      	lsrs	r3, r3, #2
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d103      	bne.n	80051ce <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fef5 	bl	8005fb6 <I2C_SlaveReceive_RXNE>
 80051cc:	e014      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	089b      	lsrs	r3, r3, #2
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00e      	beq.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	0a5b      	lsrs	r3, r3, #9
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d008      	beq.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 ff23 	bl	8006032 <I2C_SlaveReceive_BTF>
 80051ec:	e004      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 80051ee:	bf00      	nop
 80051f0:	e002      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051f2:	bf00      	nop
 80051f4:	e000      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051f6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80051f8:	3720      	adds	r7, #32
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b08a      	sub	sp, #40	; 0x28
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005216:	2300      	movs	r3, #0
 8005218:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005220:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	0a1b      	lsrs	r3, r3, #8
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00e      	beq.n	800524c <HAL_I2C_ER_IRQHandler+0x4e>
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	0a1b      	lsrs	r3, r3, #8
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b00      	cmp	r3, #0
 8005238:	d008      	beq.n	800524c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800523a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523c:	f043 0301 	orr.w	r3, r3, #1
 8005240:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800524a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	0a5b      	lsrs	r3, r3, #9
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00e      	beq.n	8005276 <HAL_I2C_ER_IRQHandler+0x78>
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	0a1b      	lsrs	r3, r3, #8
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d008      	beq.n	8005276 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	f043 0302 	orr.w	r3, r3, #2
 800526a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005274:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005276:	6a3b      	ldr	r3, [r7, #32]
 8005278:	0a9b      	lsrs	r3, r3, #10
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d03f      	beq.n	8005302 <HAL_I2C_ER_IRQHandler+0x104>
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	0a1b      	lsrs	r3, r3, #8
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b00      	cmp	r3, #0
 800528c:	d039      	beq.n	8005302 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800528e:	7efb      	ldrb	r3, [r7, #27]
 8005290:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005296:	b29b      	uxth	r3, r3
 8005298:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80052a8:	7ebb      	ldrb	r3, [r7, #26]
 80052aa:	2b20      	cmp	r3, #32
 80052ac:	d112      	bne.n	80052d4 <HAL_I2C_ER_IRQHandler+0xd6>
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d10f      	bne.n	80052d4 <HAL_I2C_ER_IRQHandler+0xd6>
 80052b4:	7cfb      	ldrb	r3, [r7, #19]
 80052b6:	2b21      	cmp	r3, #33	; 0x21
 80052b8:	d008      	beq.n	80052cc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80052ba:	7cfb      	ldrb	r3, [r7, #19]
 80052bc:	2b29      	cmp	r3, #41	; 0x29
 80052be:	d005      	beq.n	80052cc <HAL_I2C_ER_IRQHandler+0xce>
 80052c0:	7cfb      	ldrb	r3, [r7, #19]
 80052c2:	2b28      	cmp	r3, #40	; 0x28
 80052c4:	d106      	bne.n	80052d4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2b21      	cmp	r3, #33	; 0x21
 80052ca:	d103      	bne.n	80052d4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f001 f847 	bl	8006360 <I2C_Slave_AF>
 80052d2:	e016      	b.n	8005302 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052dc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80052de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e0:	f043 0304 	orr.w	r3, r3, #4
 80052e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052e6:	7efb      	ldrb	r3, [r7, #27]
 80052e8:	2b10      	cmp	r3, #16
 80052ea:	d002      	beq.n	80052f2 <HAL_I2C_ER_IRQHandler+0xf4>
 80052ec:	7efb      	ldrb	r3, [r7, #27]
 80052ee:	2b40      	cmp	r3, #64	; 0x40
 80052f0:	d107      	bne.n	8005302 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005300:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005302:	6a3b      	ldr	r3, [r7, #32]
 8005304:	0adb      	lsrs	r3, r3, #11
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00e      	beq.n	800532c <HAL_I2C_ER_IRQHandler+0x12e>
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	0a1b      	lsrs	r3, r3, #8
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d008      	beq.n	800532c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	f043 0308 	orr.w	r3, r3, #8
 8005320:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800532a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800532c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532e:	2b00      	cmp	r3, #0
 8005330:	d008      	beq.n	8005344 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005338:	431a      	orrs	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f001 f87e 	bl	8006440 <I2C_ITError>
  }
}
 8005344:	bf00      	nop
 8005346:	3728      	adds	r7, #40	; 0x28
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	70fb      	strb	r3, [r7, #3]
 80053a8:	4613      	mov	r3, r2
 80053aa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005432:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005438:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543e:	2b00      	cmp	r3, #0
 8005440:	d150      	bne.n	80054e4 <I2C_MasterTransmit_TXE+0xc8>
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	2b21      	cmp	r3, #33	; 0x21
 8005446:	d14d      	bne.n	80054e4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2b08      	cmp	r3, #8
 800544c:	d01d      	beq.n	800548a <I2C_MasterTransmit_TXE+0x6e>
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b20      	cmp	r3, #32
 8005452:	d01a      	beq.n	800548a <I2C_MasterTransmit_TXE+0x6e>
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800545a:	d016      	beq.n	800548a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800546a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2211      	movs	r2, #17
 8005470:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff ff62 	bl	800534c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005488:	e060      	b.n	800554c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005498:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	2b40      	cmp	r3, #64	; 0x40
 80054c2:	d107      	bne.n	80054d4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff ff7d 	bl	80053cc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80054d2:	e03b      	b.n	800554c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f7ff ff35 	bl	800534c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80054e2:	e033      	b.n	800554c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	2b21      	cmp	r3, #33	; 0x21
 80054e8:	d005      	beq.n	80054f6 <I2C_MasterTransmit_TXE+0xda>
 80054ea:	7bbb      	ldrb	r3, [r7, #14]
 80054ec:	2b40      	cmp	r3, #64	; 0x40
 80054ee:	d12d      	bne.n	800554c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	2b22      	cmp	r3, #34	; 0x22
 80054f4:	d12a      	bne.n	800554c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d108      	bne.n	8005512 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800550e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005510:	e01c      	b.n	800554c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b40      	cmp	r3, #64	; 0x40
 800551c:	d103      	bne.n	8005526 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f880 	bl	8005624 <I2C_MemoryTransmit_TXE_BTF>
}
 8005524:	e012      	b.n	800554c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552a:	781a      	ldrb	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	1c5a      	adds	r2, r3, #1
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005540:	b29b      	uxth	r3, r3
 8005542:	3b01      	subs	r3, #1
 8005544:	b29a      	uxth	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800554a:	e7ff      	b.n	800554c <I2C_MasterTransmit_TXE+0x130>
 800554c:	bf00      	nop
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005560:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b21      	cmp	r3, #33	; 0x21
 800556c:	d156      	bne.n	800561c <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005572:	b29b      	uxth	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	d012      	beq.n	800559e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	781a      	ldrb	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005588:	1c5a      	adds	r2, r3, #1
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005592:	b29b      	uxth	r3, r3
 8005594:	3b01      	subs	r3, #1
 8005596:	b29a      	uxth	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800559c:	e03e      	b.n	800561c <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d01d      	beq.n	80055e0 <I2C_MasterTransmit_BTF+0x8c>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2b20      	cmp	r3, #32
 80055a8:	d01a      	beq.n	80055e0 <I2C_MasterTransmit_BTF+0x8c>
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055b0:	d016      	beq.n	80055e0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055c0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2211      	movs	r2, #17
 80055c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2220      	movs	r2, #32
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f7ff feb7 	bl	800534c <HAL_I2C_MasterTxCpltCallback>
}
 80055de:	e01d      	b.n	800561c <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055ee:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055fe:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2220      	movs	r2, #32
 800560a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7ff fe98 	bl	800534c <HAL_I2C_MasterTxCpltCallback>
}
 800561c:	bf00      	nop
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005632:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005638:	2b00      	cmp	r3, #0
 800563a:	d11d      	bne.n	8005678 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005640:	2b01      	cmp	r3, #1
 8005642:	d10b      	bne.n	800565c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005648:	b2da      	uxtb	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005654:	1c9a      	adds	r2, r3, #2
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800565a:	e06e      	b.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005660:	b29b      	uxth	r3, r3
 8005662:	121b      	asrs	r3, r3, #8
 8005664:	b2da      	uxtb	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005670:	1c5a      	adds	r2, r3, #1
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005676:	e060      	b.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800567c:	2b01      	cmp	r3, #1
 800567e:	d10b      	bne.n	8005698 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005684:	b2da      	uxtb	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005690:	1c5a      	adds	r2, r3, #1
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005696:	e050      	b.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800569c:	2b02      	cmp	r3, #2
 800569e:	d14c      	bne.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80056a0:	7bfb      	ldrb	r3, [r7, #15]
 80056a2:	2b22      	cmp	r3, #34	; 0x22
 80056a4:	d108      	bne.n	80056b8 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056b4:	601a      	str	r2, [r3, #0]
}
 80056b6:	e040      	b.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d015      	beq.n	80056ee <I2C_MemoryTransmit_TXE_BTF+0xca>
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
 80056c4:	2b21      	cmp	r3, #33	; 0x21
 80056c6:	d112      	bne.n	80056ee <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056cc:	781a      	ldrb	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80056ec:	e025      	b.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d120      	bne.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
 80056fa:	2b21      	cmp	r3, #33	; 0x21
 80056fc:	d11d      	bne.n	800573a <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800570c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800571c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2220      	movs	r2, #32
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff fe49 	bl	80053cc <HAL_I2C_MemTxCpltCallback>
}
 800573a:	bf00      	nop
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b084      	sub	sp, #16
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b22      	cmp	r3, #34	; 0x22
 8005754:	f040 80a2 	bne.w	800589c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575c:	b29b      	uxth	r3, r3
 800575e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2b03      	cmp	r3, #3
 8005764:	d921      	bls.n	80057aa <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	691a      	ldr	r2, [r3, #16]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005778:	1c5a      	adds	r2, r3, #1
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005782:	b29b      	uxth	r3, r3
 8005784:	3b01      	subs	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005790:	b29b      	uxth	r3, r3
 8005792:	2b03      	cmp	r3, #3
 8005794:	f040 8082 	bne.w	800589c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057a6:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80057a8:	e078      	b.n	800589c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d074      	beq.n	800589c <I2C_MasterReceive_RXNE+0x15a>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d002      	beq.n	80057be <I2C_MasterReceive_RXNE+0x7c>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d16e      	bne.n	800589c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f001 f818 	bl	80067f4 <I2C_WaitOnSTOPRequestThroughIT>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d142      	bne.n	8005850 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057d8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80057e8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	691a      	ldr	r2, [r3, #16]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b40      	cmp	r3, #64	; 0x40
 8005822:	d10a      	bne.n	800583a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7ff fdd4 	bl	80053e0 <HAL_I2C_MemRxCpltCallback>
}
 8005838:	e030      	b.n	800589c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2212      	movs	r2, #18
 8005846:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7ff fd89 	bl	8005360 <HAL_I2C_MasterRxCpltCallback>
}
 800584e:	e025      	b.n	800589c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800585e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691a      	ldr	r2, [r3, #16]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587c:	b29b      	uxth	r3, r3
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff fdac 	bl	80053f4 <HAL_I2C_ErrorCallback>
}
 800589c:	bf00      	nop
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d11b      	bne.n	80058f4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ca:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	691a      	ldr	r2, [r3, #16]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80058f2:	e0bd      	b.n	8005a70 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d129      	bne.n	8005952 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800590c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2b04      	cmp	r3, #4
 8005912:	d00a      	beq.n	800592a <I2C_MasterReceive_BTF+0x86>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2b02      	cmp	r3, #2
 8005918:	d007      	beq.n	800592a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005928:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	691a      	ldr	r2, [r3, #16]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	b2d2      	uxtb	r2, r2
 8005936:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005946:	b29b      	uxth	r3, r3
 8005948:	3b01      	subs	r3, #1
 800594a:	b29a      	uxth	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005950:	e08e      	b.n	8005a70 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005956:	b29b      	uxth	r3, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d176      	bne.n	8005a4a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d002      	beq.n	8005968 <I2C_MasterReceive_BTF+0xc4>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2b10      	cmp	r3, #16
 8005966:	d108      	bne.n	800597a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005976:	601a      	str	r2, [r3, #0]
 8005978:	e019      	b.n	80059ae <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2b04      	cmp	r3, #4
 800597e:	d002      	beq.n	8005986 <I2C_MasterReceive_BTF+0xe2>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2b02      	cmp	r3, #2
 8005984:	d108      	bne.n	8005998 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	e00a      	b.n	80059ae <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2b10      	cmp	r3, #16
 800599c:	d007      	beq.n	80059ae <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	691a      	ldr	r2, [r3, #16]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	b2d2      	uxtb	r2, r2
 80059ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	691a      	ldr	r2, [r3, #16]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	685a      	ldr	r2, [r3, #4]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005a08:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	2b40      	cmp	r3, #64	; 0x40
 8005a1c:	d10a      	bne.n	8005a34 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7ff fcd7 	bl	80053e0 <HAL_I2C_MemRxCpltCallback>
}
 8005a32:	e01d      	b.n	8005a70 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2212      	movs	r2, #18
 8005a40:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7ff fc8c 	bl	8005360 <HAL_I2C_MasterRxCpltCallback>
}
 8005a48:	e012      	b.n	8005a70 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	b2d2      	uxtb	r2, r2
 8005a56:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005a70:	bf00      	nop
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b40      	cmp	r3, #64	; 0x40
 8005a8a:	d117      	bne.n	8005abc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d109      	bne.n	8005aa8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005aa4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005aa6:	e067      	b.n	8005b78 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f043 0301 	orr.w	r3, r3, #1
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	611a      	str	r2, [r3, #16]
}
 8005aba:	e05d      	b.n	8005b78 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ac4:	d133      	bne.n	8005b2e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	2b21      	cmp	r3, #33	; 0x21
 8005ad0:	d109      	bne.n	8005ae6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	461a      	mov	r2, r3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ae2:	611a      	str	r2, [r3, #16]
 8005ae4:	e008      	b.n	8005af8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f043 0301 	orr.w	r3, r3, #1
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d004      	beq.n	8005b0a <I2C_Master_SB+0x92>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d108      	bne.n	8005b1c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d032      	beq.n	8005b78 <I2C_Master_SB+0x100>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d02d      	beq.n	8005b78 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b2a:	605a      	str	r2, [r3, #4]
}
 8005b2c:	e024      	b.n	8005b78 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10e      	bne.n	8005b54 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	11db      	asrs	r3, r3, #7
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	f003 0306 	and.w	r3, r3, #6
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	f063 030f 	orn	r3, r3, #15
 8005b4a:	b2da      	uxtb	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	611a      	str	r2, [r3, #16]
}
 8005b52:	e011      	b.n	8005b78 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d10d      	bne.n	8005b78 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	11db      	asrs	r3, r3, #7
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	f003 0306 	and.w	r3, r3, #6
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	f063 030e 	orn	r3, r3, #14
 8005b70:	b2da      	uxtb	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	611a      	str	r2, [r3, #16]
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d004      	beq.n	8005baa <I2C_Master_ADD10+0x26>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d108      	bne.n	8005bbc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00c      	beq.n	8005bcc <I2C_Master_ADD10+0x48>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d007      	beq.n	8005bcc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bca:	605a      	str	r2, [r3, #4]
  }
}
 8005bcc:	bf00      	nop
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b091      	sub	sp, #68	; 0x44
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005be6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bee:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf4:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b22      	cmp	r3, #34	; 0x22
 8005c00:	f040 8169 	bne.w	8005ed6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10f      	bne.n	8005c2c <I2C_Master_ADDR+0x54>
 8005c0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005c10:	2b40      	cmp	r3, #64	; 0x40
 8005c12:	d10b      	bne.n	8005c2c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c14:	2300      	movs	r3, #0
 8005c16:	633b      	str	r3, [r7, #48]	; 0x30
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	633b      	str	r3, [r7, #48]	; 0x30
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	633b      	str	r3, [r7, #48]	; 0x30
 8005c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2a:	e160      	b.n	8005eee <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d11d      	bne.n	8005c70 <I2C_Master_ADDR+0x98>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005c3c:	d118      	bne.n	8005c70 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c3e:	2300      	movs	r3, #0
 8005c40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c62:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c68:	1c5a      	adds	r2, r3, #1
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	651a      	str	r2, [r3, #80]	; 0x50
 8005c6e:	e13e      	b.n	8005eee <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d113      	bne.n	8005ca2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	e115      	b.n	8005ece <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	f040 808a 	bne.w	8005dc2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cb0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005cb4:	d137      	bne.n	8005d26 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cc4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cd4:	d113      	bne.n	8005cfe <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ce4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	627b      	str	r3, [r7, #36]	; 0x24
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfc:	e0e7      	b.n	8005ece <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cfe:	2300      	movs	r3, #0
 8005d00:	623b      	str	r3, [r7, #32]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	695b      	ldr	r3, [r3, #20]
 8005d08:	623b      	str	r3, [r7, #32]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	623b      	str	r3, [r7, #32]
 8005d12:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	e0d3      	b.n	8005ece <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d28:	2b08      	cmp	r3, #8
 8005d2a:	d02e      	beq.n	8005d8a <I2C_Master_ADDR+0x1b2>
 8005d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2e:	2b20      	cmp	r3, #32
 8005d30:	d02b      	beq.n	8005d8a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d34:	2b12      	cmp	r3, #18
 8005d36:	d102      	bne.n	8005d3e <I2C_Master_ADDR+0x166>
 8005d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d125      	bne.n	8005d8a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d00e      	beq.n	8005d62 <I2C_Master_ADDR+0x18a>
 8005d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d00b      	beq.n	8005d62 <I2C_Master_ADDR+0x18a>
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4c:	2b10      	cmp	r3, #16
 8005d4e:	d008      	beq.n	8005d62 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d5e:	601a      	str	r2, [r3, #0]
 8005d60:	e007      	b.n	8005d72 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d70:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d72:	2300      	movs	r3, #0
 8005d74:	61fb      	str	r3, [r7, #28]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	61fb      	str	r3, [r7, #28]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	61fb      	str	r3, [r7, #28]
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	e0a1      	b.n	8005ece <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d98:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	61bb      	str	r3, [r7, #24]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	61bb      	str	r3, [r7, #24]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	61bb      	str	r3, [r7, #24]
 8005dae:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dbe:	601a      	str	r2, [r3, #0]
 8005dc0:	e085      	b.n	8005ece <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d14d      	bne.n	8005e68 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d016      	beq.n	8005e00 <I2C_Master_ADDR+0x228>
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d013      	beq.n	8005e00 <I2C_Master_ADDR+0x228>
 8005dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dda:	2b10      	cmp	r3, #16
 8005ddc:	d010      	beq.n	8005e00 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dec:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dfc:	601a      	str	r2, [r3, #0]
 8005dfe:	e007      	b.n	8005e10 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e0e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e1e:	d117      	bne.n	8005e50 <I2C_Master_ADDR+0x278>
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e26:	d00b      	beq.n	8005e40 <I2C_Master_ADDR+0x268>
 8005e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d008      	beq.n	8005e40 <I2C_Master_ADDR+0x268>
 8005e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d005      	beq.n	8005e40 <I2C_Master_ADDR+0x268>
 8005e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e36:	2b10      	cmp	r3, #16
 8005e38:	d002      	beq.n	8005e40 <I2C_Master_ADDR+0x268>
 8005e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e3c:	2b20      	cmp	r3, #32
 8005e3e:	d107      	bne.n	8005e50 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e4e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	617b      	str	r3, [r7, #20]
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	e032      	b.n	8005ece <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e76:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e86:	d117      	bne.n	8005eb8 <I2C_Master_ADDR+0x2e0>
 8005e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e8a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e8e:	d00b      	beq.n	8005ea8 <I2C_Master_ADDR+0x2d0>
 8005e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d008      	beq.n	8005ea8 <I2C_Master_ADDR+0x2d0>
 8005e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d005      	beq.n	8005ea8 <I2C_Master_ADDR+0x2d0>
 8005e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9e:	2b10      	cmp	r3, #16
 8005ea0:	d002      	beq.n	8005ea8 <I2C_Master_ADDR+0x2d0>
 8005ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea4:	2b20      	cmp	r3, #32
 8005ea6:	d107      	bne.n	8005eb8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005eb6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eb8:	2300      	movs	r3, #0
 8005eba:	613b      	str	r3, [r7, #16]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	613b      	str	r3, [r7, #16]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005ed4:	e00b      	b.n	8005eee <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60fb      	str	r3, [r7, #12]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	60fb      	str	r3, [r7, #12]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	60fb      	str	r3, [r7, #12]
 8005eea:	68fb      	ldr	r3, [r7, #12]
}
 8005eec:	e7ff      	b.n	8005eee <I2C_Master_ADDR+0x316>
 8005eee:	bf00      	nop
 8005ef0:	3744      	adds	r7, #68	; 0x44
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f08:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d02b      	beq.n	8005f6c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	781a      	ldrb	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d114      	bne.n	8005f6c <I2C_SlaveTransmit_TXE+0x72>
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	2b29      	cmp	r3, #41	; 0x29
 8005f46:	d111      	bne.n	8005f6c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f56:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2221      	movs	r2, #33	; 0x21
 8005f5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2228      	movs	r2, #40	; 0x28
 8005f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7ff fa04 	bl	8005374 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005f6c:	bf00      	nop
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d011      	beq.n	8005faa <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8a:	781a      	ldrb	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005faa:	bf00      	nop
 8005fac:	370c      	adds	r7, #12
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b084      	sub	sp, #16
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d02c      	beq.n	800602a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fda:	b2d2      	uxtb	r2, r2
 8005fdc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe2:	1c5a      	adds	r2, r3, #1
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d114      	bne.n	800602a <I2C_SlaveReceive_RXNE+0x74>
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	2b2a      	cmp	r3, #42	; 0x2a
 8006004:	d111      	bne.n	800602a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685a      	ldr	r2, [r3, #4]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006014:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2222      	movs	r2, #34	; 0x22
 800601a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2228      	movs	r2, #40	; 0x28
 8006020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f7ff f9af 	bl	8005388 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800602a:	bf00      	nop
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006032:	b480      	push	{r7}
 8006034:	b083      	sub	sp, #12
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800603e:	b29b      	uxth	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d012      	beq.n	800606a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	691a      	ldr	r2, [r3, #16]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	b2d2      	uxtb	r2, r2
 8006050:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006056:	1c5a      	adds	r2, r3, #1
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006060:	b29b      	uxth	r3, r3
 8006062:	3b01      	subs	r3, #1
 8006064:	b29a      	uxth	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800606a:	bf00      	nop
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr

08006076 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b084      	sub	sp, #16
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006080:	2300      	movs	r3, #0
 8006082:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800608a:	b2db      	uxtb	r3, r3
 800608c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006090:	2b28      	cmp	r3, #40	; 0x28
 8006092:	d127      	bne.n	80060e4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060a2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	089b      	lsrs	r3, r3, #2
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d101      	bne.n	80060b4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80060b0:	2301      	movs	r3, #1
 80060b2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	09db      	lsrs	r3, r3, #7
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d103      	bne.n	80060c8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	81bb      	strh	r3, [r7, #12]
 80060c6:	e002      	b.n	80060ce <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80060d6:	89ba      	ldrh	r2, [r7, #12]
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	4619      	mov	r1, r3
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f7ff f95d 	bl	800539c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80060e2:	e008      	b.n	80060f6 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f06f 0202 	mvn.w	r2, #2
 80060ec:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
	...

08006100 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800610e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	685a      	ldr	r2, [r3, #4]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800611e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006120:	2300      	movs	r3, #0
 8006122:	60bb      	str	r3, [r7, #8]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	60bb      	str	r3, [r7, #8]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f042 0201 	orr.w	r2, r2, #1
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800614c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006158:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800615c:	d172      	bne.n	8006244 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800615e:	7bfb      	ldrb	r3, [r7, #15]
 8006160:	2b22      	cmp	r3, #34	; 0x22
 8006162:	d002      	beq.n	800616a <I2C_Slave_STOPF+0x6a>
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	2b2a      	cmp	r3, #42	; 0x2a
 8006168:	d135      	bne.n	80061d6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	b29a      	uxth	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800617c:	b29b      	uxth	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d005      	beq.n	800618e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006186:	f043 0204 	orr.w	r2, r3, #4
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685a      	ldr	r2, [r3, #4]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800619c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7fe fa30 	bl	8004608 <HAL_DMA_GetState>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d049      	beq.n	8006242 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b2:	4a69      	ldr	r2, [pc, #420]	; (8006358 <I2C_Slave_STOPF+0x258>)
 80061b4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7fe f878 	bl	80042b0 <HAL_DMA_Abort_IT>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d03d      	beq.n	8006242 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061d0:	4610      	mov	r0, r2
 80061d2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80061d4:	e035      	b.n	8006242 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	b29a      	uxth	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d005      	beq.n	80061fa <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	f043 0204 	orr.w	r2, r3, #4
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006208:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800620e:	4618      	mov	r0, r3
 8006210:	f7fe f9fa 	bl	8004608 <HAL_DMA_GetState>
 8006214:	4603      	mov	r3, r0
 8006216:	2b01      	cmp	r3, #1
 8006218:	d014      	beq.n	8006244 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800621e:	4a4e      	ldr	r2, [pc, #312]	; (8006358 <I2C_Slave_STOPF+0x258>)
 8006220:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe f842 	bl	80042b0 <HAL_DMA_Abort_IT>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d008      	beq.n	8006244 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006236:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800623c:	4610      	mov	r0, r2
 800623e:	4798      	blx	r3
 8006240:	e000      	b.n	8006244 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006242:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006248:	b29b      	uxth	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d03e      	beq.n	80062cc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	695b      	ldr	r3, [r3, #20]
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b04      	cmp	r3, #4
 800625a:	d112      	bne.n	8006282 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	691a      	ldr	r2, [r3, #16]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006266:	b2d2      	uxtb	r2, r2
 8006268:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626e:	1c5a      	adds	r2, r3, #1
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006278:	b29b      	uxth	r3, r3
 800627a:	3b01      	subs	r3, #1
 800627c:	b29a      	uxth	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628c:	2b40      	cmp	r3, #64	; 0x40
 800628e:	d112      	bne.n	80062b6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629a:	b2d2      	uxtb	r2, r2
 800629c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a2:	1c5a      	adds	r2, r3, #1
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d005      	beq.n	80062cc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c4:	f043 0204 	orr.w	r2, r3, #4
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d003      	beq.n	80062dc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 f8b3 	bl	8006440 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80062da:	e039      	b.n	8006350 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
 80062de:	2b2a      	cmp	r3, #42	; 0x2a
 80062e0:	d109      	bne.n	80062f6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2228      	movs	r2, #40	; 0x28
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f7ff f849 	bl	8005388 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b28      	cmp	r3, #40	; 0x28
 8006300:	d111      	bne.n	8006326 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a15      	ldr	r2, [pc, #84]	; (800635c <I2C_Slave_STOPF+0x25c>)
 8006306:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2220      	movs	r2, #32
 8006312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7ff f84a 	bl	80053b8 <HAL_I2C_ListenCpltCallback>
}
 8006324:	e014      	b.n	8006350 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800632a:	2b22      	cmp	r3, #34	; 0x22
 800632c:	d002      	beq.n	8006334 <I2C_Slave_STOPF+0x234>
 800632e:	7bfb      	ldrb	r3, [r7, #15]
 8006330:	2b22      	cmp	r3, #34	; 0x22
 8006332:	d10d      	bne.n	8006350 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2220      	movs	r2, #32
 800633e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7ff f81c 	bl	8005388 <HAL_I2C_SlaveRxCpltCallback>
}
 8006350:	bf00      	nop
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	080066a5 	.word	0x080066a5
 800635c:	ffff0000 	.word	0xffff0000

08006360 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800636e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006374:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2b08      	cmp	r3, #8
 800637a:	d002      	beq.n	8006382 <I2C_Slave_AF+0x22>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b20      	cmp	r3, #32
 8006380:	d129      	bne.n	80063d6 <I2C_Slave_AF+0x76>
 8006382:	7bfb      	ldrb	r3, [r7, #15]
 8006384:	2b28      	cmp	r3, #40	; 0x28
 8006386:	d126      	bne.n	80063d6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a2c      	ldr	r2, [pc, #176]	; (800643c <I2C_Slave_AF+0xdc>)
 800638c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800639c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063a6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063b6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f7fe fff2 	bl	80053b8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80063d4:	e02e      	b.n	8006434 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	2b21      	cmp	r3, #33	; 0x21
 80063da:	d126      	bne.n	800642a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a17      	ldr	r2, [pc, #92]	; (800643c <I2C_Slave_AF+0xdc>)
 80063e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2221      	movs	r2, #33	; 0x21
 80063e6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006406:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006410:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006420:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7fe ffa6 	bl	8005374 <HAL_I2C_SlaveTxCpltCallback>
}
 8006428:	e004      	b.n	8006434 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006432:	615a      	str	r2, [r3, #20]
}
 8006434:	bf00      	nop
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	ffff0000 	.word	0xffff0000

08006440 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800644e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006456:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006458:	7bbb      	ldrb	r3, [r7, #14]
 800645a:	2b10      	cmp	r3, #16
 800645c:	d002      	beq.n	8006464 <I2C_ITError+0x24>
 800645e:	7bbb      	ldrb	r3, [r7, #14]
 8006460:	2b40      	cmp	r3, #64	; 0x40
 8006462:	d10a      	bne.n	800647a <I2C_ITError+0x3a>
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	2b22      	cmp	r3, #34	; 0x22
 8006468:	d107      	bne.n	800647a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006478:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800647a:	7bfb      	ldrb	r3, [r7, #15]
 800647c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006480:	2b28      	cmp	r3, #40	; 0x28
 8006482:	d107      	bne.n	8006494 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2228      	movs	r2, #40	; 0x28
 800648e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006492:	e015      	b.n	80064c0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800649e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064a2:	d00a      	beq.n	80064ba <I2C_ITError+0x7a>
 80064a4:	7bfb      	ldrb	r3, [r7, #15]
 80064a6:	2b60      	cmp	r3, #96	; 0x60
 80064a8:	d007      	beq.n	80064ba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2220      	movs	r2, #32
 80064ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064ce:	d162      	bne.n	8006596 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	685a      	ldr	r2, [r3, #4]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064de:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d020      	beq.n	8006530 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f2:	4a6a      	ldr	r2, [pc, #424]	; (800669c <I2C_ITError+0x25c>)
 80064f4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7fd fed8 	bl	80042b0 <HAL_DMA_Abort_IT>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 8089 	beq.w	800661a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f022 0201 	bic.w	r2, r2, #1
 8006516:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800652a:	4610      	mov	r0, r2
 800652c:	4798      	blx	r3
 800652e:	e074      	b.n	800661a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	4a59      	ldr	r2, [pc, #356]	; (800669c <I2C_ITError+0x25c>)
 8006536:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800653c:	4618      	mov	r0, r3
 800653e:	f7fd feb7 	bl	80042b0 <HAL_DMA_Abort_IT>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d068      	beq.n	800661a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006552:	2b40      	cmp	r3, #64	; 0x40
 8006554:	d10b      	bne.n	800656e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	691a      	ldr	r2, [r3, #16]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	b2d2      	uxtb	r2, r2
 8006562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006568:	1c5a      	adds	r2, r3, #1
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0201 	bic.w	r2, r2, #1
 800657c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006590:	4610      	mov	r0, r2
 8006592:	4798      	blx	r3
 8006594:	e041      	b.n	800661a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b60      	cmp	r3, #96	; 0x60
 80065a0:	d125      	bne.n	80065ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2220      	movs	r2, #32
 80065a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ba:	2b40      	cmp	r3, #64	; 0x40
 80065bc:	d10b      	bne.n	80065d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	691a      	ldr	r2, [r3, #16]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	b2d2      	uxtb	r2, r2
 80065ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0201 	bic.w	r2, r2, #1
 80065e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fe ff0e 	bl	8005408 <HAL_I2C_AbortCpltCallback>
 80065ec:	e015      	b.n	800661a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	695b      	ldr	r3, [r3, #20]
 80065f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f8:	2b40      	cmp	r3, #64	; 0x40
 80065fa:	d10b      	bne.n	8006614 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	691a      	ldr	r2, [r3, #16]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	1c5a      	adds	r2, r3, #1
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7fe feed 	bl	80053f4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10e      	bne.n	8006648 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006630:	2b00      	cmp	r3, #0
 8006632:	d109      	bne.n	8006648 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800663a:	2b00      	cmp	r3, #0
 800663c:	d104      	bne.n	8006648 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006644:	2b00      	cmp	r3, #0
 8006646:	d007      	beq.n	8006658 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	685a      	ldr	r2, [r3, #4]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006656:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800665e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006664:	f003 0304 	and.w	r3, r3, #4
 8006668:	2b04      	cmp	r3, #4
 800666a:	d113      	bne.n	8006694 <I2C_ITError+0x254>
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	2b28      	cmp	r3, #40	; 0x28
 8006670:	d110      	bne.n	8006694 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a0a      	ldr	r2, [pc, #40]	; (80066a0 <I2C_ITError+0x260>)
 8006676:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2220      	movs	r2, #32
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fe fe92 	bl	80053b8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006694:	bf00      	nop
 8006696:	3710      	adds	r7, #16
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	080066a5 	.word	0x080066a5
 80066a0:	ffff0000 	.word	0xffff0000

080066a4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b086      	sub	sp, #24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066ac:	2300      	movs	r3, #0
 80066ae:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066bc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80066be:	4b4b      	ldr	r3, [pc, #300]	; (80067ec <I2C_DMAAbort+0x148>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	08db      	lsrs	r3, r3, #3
 80066c4:	4a4a      	ldr	r2, [pc, #296]	; (80067f0 <I2C_DMAAbort+0x14c>)
 80066c6:	fba2 2303 	umull	r2, r3, r2, r3
 80066ca:	0a1a      	lsrs	r2, r3, #8
 80066cc:	4613      	mov	r3, r2
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	4413      	add	r3, r2
 80066d2:	00da      	lsls	r2, r3, #3
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d106      	bne.n	80066ec <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e2:	f043 0220 	orr.w	r2, r3, #32
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80066ea:	e00a      	b.n	8006702 <I2C_DMAAbort+0x5e>
    }
    count--;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006700:	d0ea      	beq.n	80066d8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670e:	2200      	movs	r2, #0
 8006710:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671e:	2200      	movs	r2, #0
 8006720:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006730:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	2200      	movs	r2, #0
 8006736:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006744:	2200      	movs	r2, #0
 8006746:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674c:	2b00      	cmp	r3, #0
 800674e:	d003      	beq.n	8006758 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006754:	2200      	movs	r2, #0
 8006756:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 0201 	bic.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b60      	cmp	r3, #96	; 0x60
 8006772:	d10e      	bne.n	8006792 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	2200      	movs	r2, #0
 8006788:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800678a:	6978      	ldr	r0, [r7, #20]
 800678c:	f7fe fe3c 	bl	8005408 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006790:	e027      	b.n	80067e2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006792:	7cfb      	ldrb	r3, [r7, #19]
 8006794:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006798:	2b28      	cmp	r3, #40	; 0x28
 800679a:	d117      	bne.n	80067cc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f042 0201 	orr.w	r2, r2, #1
 80067aa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80067ba:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2200      	movs	r2, #0
 80067c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2228      	movs	r2, #40	; 0x28
 80067c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80067ca:	e007      	b.n	80067dc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	2220      	movs	r2, #32
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80067dc:	6978      	ldr	r0, [r7, #20]
 80067de:	f7fe fe09 	bl	80053f4 <HAL_I2C_ErrorCallback>
}
 80067e2:	bf00      	nop
 80067e4:	3718      	adds	r7, #24
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	20000034 	.word	0x20000034
 80067f0:	14f8b589 	.word	0x14f8b589

080067f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067fc:	2300      	movs	r3, #0
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006800:	4b13      	ldr	r3, [pc, #76]	; (8006850 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	08db      	lsrs	r3, r3, #3
 8006806:	4a13      	ldr	r2, [pc, #76]	; (8006854 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006808:	fba2 2303 	umull	r2, r3, r2, r3
 800680c:	0a1a      	lsrs	r2, r3, #8
 800680e:	4613      	mov	r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	4413      	add	r3, r2
 8006814:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	3b01      	subs	r3, #1
 800681a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d107      	bne.n	8006832 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006826:	f043 0220 	orr.w	r2, r3, #32
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e008      	b.n	8006844 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800683c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006840:	d0e9      	beq.n	8006816 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006842:	2300      	movs	r3, #0
}
 8006844:	4618      	mov	r0, r3
 8006846:	3714      	adds	r7, #20
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	20000034 	.word	0x20000034
 8006854:	14f8b589 	.word	0x14f8b589

08006858 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006864:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006868:	d103      	bne.n	8006872 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006870:	e007      	b.n	8006882 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006876:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800687a:	d102      	bne.n	8006882 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2208      	movs	r2, #8
 8006880:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
	...

08006890 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b086      	sub	sp, #24
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e264      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d075      	beq.n	800699a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80068ae:	4ba3      	ldr	r3, [pc, #652]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f003 030c 	and.w	r3, r3, #12
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d00c      	beq.n	80068d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80068ba:	4ba0      	ldr	r3, [pc, #640]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80068c2:	2b08      	cmp	r3, #8
 80068c4:	d112      	bne.n	80068ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80068c6:	4b9d      	ldr	r3, [pc, #628]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068d2:	d10b      	bne.n	80068ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d4:	4b99      	ldr	r3, [pc, #612]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d05b      	beq.n	8006998 <HAL_RCC_OscConfig+0x108>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d157      	bne.n	8006998 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e23f      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068f4:	d106      	bne.n	8006904 <HAL_RCC_OscConfig+0x74>
 80068f6:	4b91      	ldr	r3, [pc, #580]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a90      	ldr	r2, [pc, #576]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80068fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006900:	6013      	str	r3, [r2, #0]
 8006902:	e01d      	b.n	8006940 <HAL_RCC_OscConfig+0xb0>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800690c:	d10c      	bne.n	8006928 <HAL_RCC_OscConfig+0x98>
 800690e:	4b8b      	ldr	r3, [pc, #556]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a8a      	ldr	r2, [pc, #552]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006914:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006918:	6013      	str	r3, [r2, #0]
 800691a:	4b88      	ldr	r3, [pc, #544]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a87      	ldr	r2, [pc, #540]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006924:	6013      	str	r3, [r2, #0]
 8006926:	e00b      	b.n	8006940 <HAL_RCC_OscConfig+0xb0>
 8006928:	4b84      	ldr	r3, [pc, #528]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a83      	ldr	r2, [pc, #524]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 800692e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006932:	6013      	str	r3, [r2, #0]
 8006934:	4b81      	ldr	r3, [pc, #516]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a80      	ldr	r2, [pc, #512]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 800693a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800693e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d013      	beq.n	8006970 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006948:	f7fd f9c8 	bl	8003cdc <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800694e:	e008      	b.n	8006962 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006950:	f7fd f9c4 	bl	8003cdc <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	2b64      	cmp	r3, #100	; 0x64
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e204      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006962:	4b76      	ldr	r3, [pc, #472]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d0f0      	beq.n	8006950 <HAL_RCC_OscConfig+0xc0>
 800696e:	e014      	b.n	800699a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006970:	f7fd f9b4 	bl	8003cdc <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006978:	f7fd f9b0 	bl	8003cdc <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b64      	cmp	r3, #100	; 0x64
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e1f0      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800698a:	4b6c      	ldr	r3, [pc, #432]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1f0      	bne.n	8006978 <HAL_RCC_OscConfig+0xe8>
 8006996:	e000      	b.n	800699a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d063      	beq.n	8006a6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80069a6:	4b65      	ldr	r3, [pc, #404]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 030c 	and.w	r3, r3, #12
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d00b      	beq.n	80069ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069b2:	4b62      	ldr	r3, [pc, #392]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80069ba:	2b08      	cmp	r3, #8
 80069bc:	d11c      	bne.n	80069f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069be:	4b5f      	ldr	r3, [pc, #380]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d116      	bne.n	80069f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069ca:	4b5c      	ldr	r3, [pc, #368]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d005      	beq.n	80069e2 <HAL_RCC_OscConfig+0x152>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d001      	beq.n	80069e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e1c4      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069e2:	4b56      	ldr	r3, [pc, #344]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	00db      	lsls	r3, r3, #3
 80069f0:	4952      	ldr	r1, [pc, #328]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069f6:	e03a      	b.n	8006a6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d020      	beq.n	8006a42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a00:	4b4f      	ldr	r3, [pc, #316]	; (8006b40 <HAL_RCC_OscConfig+0x2b0>)
 8006a02:	2201      	movs	r2, #1
 8006a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a06:	f7fd f969 	bl	8003cdc <HAL_GetTick>
 8006a0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a0c:	e008      	b.n	8006a20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a0e:	f7fd f965 	bl	8003cdc <HAL_GetTick>
 8006a12:	4602      	mov	r2, r0
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d901      	bls.n	8006a20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006a1c:	2303      	movs	r3, #3
 8006a1e:	e1a5      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a20:	4b46      	ldr	r3, [pc, #280]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0302 	and.w	r3, r3, #2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d0f0      	beq.n	8006a0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a2c:	4b43      	ldr	r3, [pc, #268]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	00db      	lsls	r3, r3, #3
 8006a3a:	4940      	ldr	r1, [pc, #256]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	600b      	str	r3, [r1, #0]
 8006a40:	e015      	b.n	8006a6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a42:	4b3f      	ldr	r3, [pc, #252]	; (8006b40 <HAL_RCC_OscConfig+0x2b0>)
 8006a44:	2200      	movs	r2, #0
 8006a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a48:	f7fd f948 	bl	8003cdc <HAL_GetTick>
 8006a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a4e:	e008      	b.n	8006a62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a50:	f7fd f944 	bl	8003cdc <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e184      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a62:	4b36      	ldr	r3, [pc, #216]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1f0      	bne.n	8006a50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0308 	and.w	r3, r3, #8
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d030      	beq.n	8006adc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d016      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a82:	4b30      	ldr	r3, [pc, #192]	; (8006b44 <HAL_RCC_OscConfig+0x2b4>)
 8006a84:	2201      	movs	r2, #1
 8006a86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a88:	f7fd f928 	bl	8003cdc <HAL_GetTick>
 8006a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a8e:	e008      	b.n	8006aa2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a90:	f7fd f924 	bl	8003cdc <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d901      	bls.n	8006aa2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e164      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aa2:	4b26      	ldr	r3, [pc, #152]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006aa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d0f0      	beq.n	8006a90 <HAL_RCC_OscConfig+0x200>
 8006aae:	e015      	b.n	8006adc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ab0:	4b24      	ldr	r3, [pc, #144]	; (8006b44 <HAL_RCC_OscConfig+0x2b4>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ab6:	f7fd f911 	bl	8003cdc <HAL_GetTick>
 8006aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006abc:	e008      	b.n	8006ad0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006abe:	f7fd f90d 	bl	8003cdc <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e14d      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ad0:	4b1a      	ldr	r3, [pc, #104]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ad4:	f003 0302 	and.w	r3, r3, #2
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1f0      	bne.n	8006abe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0304 	and.w	r3, r3, #4
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 80a0 	beq.w	8006c2a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006aea:	2300      	movs	r3, #0
 8006aec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006aee:	4b13      	ldr	r3, [pc, #76]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10f      	bne.n	8006b1a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006afa:	2300      	movs	r3, #0
 8006afc:	60bb      	str	r3, [r7, #8]
 8006afe:	4b0f      	ldr	r3, [pc, #60]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b02:	4a0e      	ldr	r2, [pc, #56]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b08:	6413      	str	r3, [r2, #64]	; 0x40
 8006b0a:	4b0c      	ldr	r3, [pc, #48]	; (8006b3c <HAL_RCC_OscConfig+0x2ac>)
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b12:	60bb      	str	r3, [r7, #8]
 8006b14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b16:	2301      	movs	r3, #1
 8006b18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b1a:	4b0b      	ldr	r3, [pc, #44]	; (8006b48 <HAL_RCC_OscConfig+0x2b8>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d121      	bne.n	8006b6a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b26:	4b08      	ldr	r3, [pc, #32]	; (8006b48 <HAL_RCC_OscConfig+0x2b8>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a07      	ldr	r2, [pc, #28]	; (8006b48 <HAL_RCC_OscConfig+0x2b8>)
 8006b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b32:	f7fd f8d3 	bl	8003cdc <HAL_GetTick>
 8006b36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b38:	e011      	b.n	8006b5e <HAL_RCC_OscConfig+0x2ce>
 8006b3a:	bf00      	nop
 8006b3c:	40023800 	.word	0x40023800
 8006b40:	42470000 	.word	0x42470000
 8006b44:	42470e80 	.word	0x42470e80
 8006b48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b4c:	f7fd f8c6 	bl	8003cdc <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e106      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b5e:	4b85      	ldr	r3, [pc, #532]	; (8006d74 <HAL_RCC_OscConfig+0x4e4>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0f0      	beq.n	8006b4c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d106      	bne.n	8006b80 <HAL_RCC_OscConfig+0x2f0>
 8006b72:	4b81      	ldr	r3, [pc, #516]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b76:	4a80      	ldr	r2, [pc, #512]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006b78:	f043 0301 	orr.w	r3, r3, #1
 8006b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8006b7e:	e01c      	b.n	8006bba <HAL_RCC_OscConfig+0x32a>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	2b05      	cmp	r3, #5
 8006b86:	d10c      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x312>
 8006b88:	4b7b      	ldr	r3, [pc, #492]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8c:	4a7a      	ldr	r2, [pc, #488]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006b8e:	f043 0304 	orr.w	r3, r3, #4
 8006b92:	6713      	str	r3, [r2, #112]	; 0x70
 8006b94:	4b78      	ldr	r3, [pc, #480]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b98:	4a77      	ldr	r2, [pc, #476]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006b9a:	f043 0301 	orr.w	r3, r3, #1
 8006b9e:	6713      	str	r3, [r2, #112]	; 0x70
 8006ba0:	e00b      	b.n	8006bba <HAL_RCC_OscConfig+0x32a>
 8006ba2:	4b75      	ldr	r3, [pc, #468]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba6:	4a74      	ldr	r2, [pc, #464]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006ba8:	f023 0301 	bic.w	r3, r3, #1
 8006bac:	6713      	str	r3, [r2, #112]	; 0x70
 8006bae:	4b72      	ldr	r3, [pc, #456]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb2:	4a71      	ldr	r2, [pc, #452]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006bb4:	f023 0304 	bic.w	r3, r3, #4
 8006bb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d015      	beq.n	8006bee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bc2:	f7fd f88b 	bl	8003cdc <HAL_GetTick>
 8006bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bc8:	e00a      	b.n	8006be0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bca:	f7fd f887 	bl	8003cdc <HAL_GetTick>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e0c5      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006be0:	4b65      	ldr	r3, [pc, #404]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0ee      	beq.n	8006bca <HAL_RCC_OscConfig+0x33a>
 8006bec:	e014      	b.n	8006c18 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bee:	f7fd f875 	bl	8003cdc <HAL_GetTick>
 8006bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bf4:	e00a      	b.n	8006c0c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bf6:	f7fd f871 	bl	8003cdc <HAL_GetTick>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d901      	bls.n	8006c0c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e0af      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c0c:	4b5a      	ldr	r3, [pc, #360]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c10:	f003 0302 	and.w	r3, r3, #2
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1ee      	bne.n	8006bf6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d105      	bne.n	8006c2a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c1e:	4b56      	ldr	r3, [pc, #344]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	4a55      	ldr	r2, [pc, #340]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f000 809b 	beq.w	8006d6a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c34:	4b50      	ldr	r3, [pc, #320]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f003 030c 	and.w	r3, r3, #12
 8006c3c:	2b08      	cmp	r3, #8
 8006c3e:	d05c      	beq.n	8006cfa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d141      	bne.n	8006ccc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c48:	4b4c      	ldr	r3, [pc, #304]	; (8006d7c <HAL_RCC_OscConfig+0x4ec>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c4e:	f7fd f845 	bl	8003cdc <HAL_GetTick>
 8006c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c54:	e008      	b.n	8006c68 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c56:	f7fd f841 	bl	8003cdc <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d901      	bls.n	8006c68 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e081      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c68:	4b43      	ldr	r3, [pc, #268]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1f0      	bne.n	8006c56 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	69da      	ldr	r2, [r3, #28]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a1b      	ldr	r3, [r3, #32]
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c82:	019b      	lsls	r3, r3, #6
 8006c84:	431a      	orrs	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c8a:	085b      	lsrs	r3, r3, #1
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	041b      	lsls	r3, r3, #16
 8006c90:	431a      	orrs	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c96:	061b      	lsls	r3, r3, #24
 8006c98:	4937      	ldr	r1, [pc, #220]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c9e:	4b37      	ldr	r3, [pc, #220]	; (8006d7c <HAL_RCC_OscConfig+0x4ec>)
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ca4:	f7fd f81a 	bl	8003cdc <HAL_GetTick>
 8006ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006caa:	e008      	b.n	8006cbe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cac:	f7fd f816 	bl	8003cdc <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d901      	bls.n	8006cbe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e056      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cbe:	4b2e      	ldr	r3, [pc, #184]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d0f0      	beq.n	8006cac <HAL_RCC_OscConfig+0x41c>
 8006cca:	e04e      	b.n	8006d6a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ccc:	4b2b      	ldr	r3, [pc, #172]	; (8006d7c <HAL_RCC_OscConfig+0x4ec>)
 8006cce:	2200      	movs	r2, #0
 8006cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cd2:	f7fd f803 	bl	8003cdc <HAL_GetTick>
 8006cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cd8:	e008      	b.n	8006cec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cda:	f7fc ffff 	bl	8003cdc <HAL_GetTick>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	1ad3      	subs	r3, r2, r3
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d901      	bls.n	8006cec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e03f      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cec:	4b22      	ldr	r3, [pc, #136]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1f0      	bne.n	8006cda <HAL_RCC_OscConfig+0x44a>
 8006cf8:	e037      	b.n	8006d6a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d101      	bne.n	8006d06 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e032      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006d06:	4b1c      	ldr	r3, [pc, #112]	; (8006d78 <HAL_RCC_OscConfig+0x4e8>)
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d028      	beq.n	8006d66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d121      	bne.n	8006d66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d11a      	bne.n	8006d66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006d36:	4013      	ands	r3, r2
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d3c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d111      	bne.n	8006d66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d4c:	085b      	lsrs	r3, r3, #1
 8006d4e:	3b01      	subs	r3, #1
 8006d50:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d107      	bne.n	8006d66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d60:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d001      	beq.n	8006d6a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e000      	b.n	8006d6c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3718      	adds	r7, #24
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	40007000 	.word	0x40007000
 8006d78:	40023800 	.word	0x40023800
 8006d7c:	42470060 	.word	0x42470060

08006d80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d101      	bne.n	8006d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e0cc      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d94:	4b68      	ldr	r3, [pc, #416]	; (8006f38 <HAL_RCC_ClockConfig+0x1b8>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0307 	and.w	r3, r3, #7
 8006d9c:	683a      	ldr	r2, [r7, #0]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d90c      	bls.n	8006dbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006da2:	4b65      	ldr	r3, [pc, #404]	; (8006f38 <HAL_RCC_ClockConfig+0x1b8>)
 8006da4:	683a      	ldr	r2, [r7, #0]
 8006da6:	b2d2      	uxtb	r2, r2
 8006da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006daa:	4b63      	ldr	r3, [pc, #396]	; (8006f38 <HAL_RCC_ClockConfig+0x1b8>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0307 	and.w	r3, r3, #7
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d001      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e0b8      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d020      	beq.n	8006e0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d005      	beq.n	8006de0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006dd4:	4b59      	ldr	r3, [pc, #356]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	4a58      	ldr	r2, [pc, #352]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006dda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006dde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d005      	beq.n	8006df8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dec:	4b53      	ldr	r3, [pc, #332]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	4a52      	ldr	r2, [pc, #328]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006df2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006df6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006df8:	4b50      	ldr	r3, [pc, #320]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	494d      	ldr	r1, [pc, #308]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d044      	beq.n	8006ea0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d107      	bne.n	8006e2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e1e:	4b47      	ldr	r3, [pc, #284]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d119      	bne.n	8006e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e07f      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d003      	beq.n	8006e3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d107      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e3e:	4b3f      	ldr	r3, [pc, #252]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d109      	bne.n	8006e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e06f      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e4e:	4b3b      	ldr	r3, [pc, #236]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e067      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e5e:	4b37      	ldr	r3, [pc, #220]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f023 0203 	bic.w	r2, r3, #3
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	4934      	ldr	r1, [pc, #208]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e70:	f7fc ff34 	bl	8003cdc <HAL_GetTick>
 8006e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e76:	e00a      	b.n	8006e8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e78:	f7fc ff30 	bl	8003cdc <HAL_GetTick>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d901      	bls.n	8006e8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e04f      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e8e:	4b2b      	ldr	r3, [pc, #172]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f003 020c 	and.w	r2, r3, #12
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d1eb      	bne.n	8006e78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ea0:	4b25      	ldr	r3, [pc, #148]	; (8006f38 <HAL_RCC_ClockConfig+0x1b8>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0307 	and.w	r3, r3, #7
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d20c      	bcs.n	8006ec8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eae:	4b22      	ldr	r3, [pc, #136]	; (8006f38 <HAL_RCC_ClockConfig+0x1b8>)
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	b2d2      	uxtb	r2, r2
 8006eb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eb6:	4b20      	ldr	r3, [pc, #128]	; (8006f38 <HAL_RCC_ClockConfig+0x1b8>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0307 	and.w	r3, r3, #7
 8006ebe:	683a      	ldr	r2, [r7, #0]
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d001      	beq.n	8006ec8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e032      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0304 	and.w	r3, r3, #4
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d008      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ed4:	4b19      	ldr	r3, [pc, #100]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	4916      	ldr	r1, [pc, #88]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f003 0308 	and.w	r3, r3, #8
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d009      	beq.n	8006f06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ef2:	4b12      	ldr	r3, [pc, #72]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	00db      	lsls	r3, r3, #3
 8006f00:	490e      	ldr	r1, [pc, #56]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006f06:	f000 f821 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	4b0b      	ldr	r3, [pc, #44]	; (8006f3c <HAL_RCC_ClockConfig+0x1bc>)
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	091b      	lsrs	r3, r3, #4
 8006f12:	f003 030f 	and.w	r3, r3, #15
 8006f16:	490a      	ldr	r1, [pc, #40]	; (8006f40 <HAL_RCC_ClockConfig+0x1c0>)
 8006f18:	5ccb      	ldrb	r3, [r1, r3]
 8006f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1e:	4a09      	ldr	r2, [pc, #36]	; (8006f44 <HAL_RCC_ClockConfig+0x1c4>)
 8006f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006f22:	4b09      	ldr	r3, [pc, #36]	; (8006f48 <HAL_RCC_ClockConfig+0x1c8>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7fc fe94 	bl	8003c54 <HAL_InitTick>

  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	40023c00 	.word	0x40023c00
 8006f3c:	40023800 	.word	0x40023800
 8006f40:	0800a3b0 	.word	0x0800a3b0
 8006f44:	20000034 	.word	0x20000034
 8006f48:	20000038 	.word	0x20000038

08006f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006f50:	b084      	sub	sp, #16
 8006f52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006f54:	2300      	movs	r3, #0
 8006f56:	607b      	str	r3, [r7, #4]
 8006f58:	2300      	movs	r3, #0
 8006f5a:	60fb      	str	r3, [r7, #12]
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006f60:	2300      	movs	r3, #0
 8006f62:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f64:	4b67      	ldr	r3, [pc, #412]	; (8007104 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f003 030c 	and.w	r3, r3, #12
 8006f6c:	2b08      	cmp	r3, #8
 8006f6e:	d00d      	beq.n	8006f8c <HAL_RCC_GetSysClockFreq+0x40>
 8006f70:	2b08      	cmp	r3, #8
 8006f72:	f200 80bd 	bhi.w	80070f0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d002      	beq.n	8006f80 <HAL_RCC_GetSysClockFreq+0x34>
 8006f7a:	2b04      	cmp	r3, #4
 8006f7c:	d003      	beq.n	8006f86 <HAL_RCC_GetSysClockFreq+0x3a>
 8006f7e:	e0b7      	b.n	80070f0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f80:	4b61      	ldr	r3, [pc, #388]	; (8007108 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006f82:	60bb      	str	r3, [r7, #8]
       break;
 8006f84:	e0b7      	b.n	80070f6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f86:	4b61      	ldr	r3, [pc, #388]	; (800710c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006f88:	60bb      	str	r3, [r7, #8]
      break;
 8006f8a:	e0b4      	b.n	80070f6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f8c:	4b5d      	ldr	r3, [pc, #372]	; (8007104 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f94:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f96:	4b5b      	ldr	r3, [pc, #364]	; (8007104 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d04d      	beq.n	800703e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fa2:	4b58      	ldr	r3, [pc, #352]	; (8007104 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	099b      	lsrs	r3, r3, #6
 8006fa8:	461a      	mov	r2, r3
 8006faa:	f04f 0300 	mov.w	r3, #0
 8006fae:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006fb2:	f04f 0100 	mov.w	r1, #0
 8006fb6:	ea02 0800 	and.w	r8, r2, r0
 8006fba:	ea03 0901 	and.w	r9, r3, r1
 8006fbe:	4640      	mov	r0, r8
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	f04f 0200 	mov.w	r2, #0
 8006fc6:	f04f 0300 	mov.w	r3, #0
 8006fca:	014b      	lsls	r3, r1, #5
 8006fcc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006fd0:	0142      	lsls	r2, r0, #5
 8006fd2:	4610      	mov	r0, r2
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	ebb0 0008 	subs.w	r0, r0, r8
 8006fda:	eb61 0109 	sbc.w	r1, r1, r9
 8006fde:	f04f 0200 	mov.w	r2, #0
 8006fe2:	f04f 0300 	mov.w	r3, #0
 8006fe6:	018b      	lsls	r3, r1, #6
 8006fe8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006fec:	0182      	lsls	r2, r0, #6
 8006fee:	1a12      	subs	r2, r2, r0
 8006ff0:	eb63 0301 	sbc.w	r3, r3, r1
 8006ff4:	f04f 0000 	mov.w	r0, #0
 8006ff8:	f04f 0100 	mov.w	r1, #0
 8006ffc:	00d9      	lsls	r1, r3, #3
 8006ffe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007002:	00d0      	lsls	r0, r2, #3
 8007004:	4602      	mov	r2, r0
 8007006:	460b      	mov	r3, r1
 8007008:	eb12 0208 	adds.w	r2, r2, r8
 800700c:	eb43 0309 	adc.w	r3, r3, r9
 8007010:	f04f 0000 	mov.w	r0, #0
 8007014:	f04f 0100 	mov.w	r1, #0
 8007018:	0259      	lsls	r1, r3, #9
 800701a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800701e:	0250      	lsls	r0, r2, #9
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	4610      	mov	r0, r2
 8007026:	4619      	mov	r1, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	461a      	mov	r2, r3
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	f7f9 fe9c 	bl	8000d6c <__aeabi_uldivmod>
 8007034:	4602      	mov	r2, r0
 8007036:	460b      	mov	r3, r1
 8007038:	4613      	mov	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]
 800703c:	e04a      	b.n	80070d4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800703e:	4b31      	ldr	r3, [pc, #196]	; (8007104 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	099b      	lsrs	r3, r3, #6
 8007044:	461a      	mov	r2, r3
 8007046:	f04f 0300 	mov.w	r3, #0
 800704a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800704e:	f04f 0100 	mov.w	r1, #0
 8007052:	ea02 0400 	and.w	r4, r2, r0
 8007056:	ea03 0501 	and.w	r5, r3, r1
 800705a:	4620      	mov	r0, r4
 800705c:	4629      	mov	r1, r5
 800705e:	f04f 0200 	mov.w	r2, #0
 8007062:	f04f 0300 	mov.w	r3, #0
 8007066:	014b      	lsls	r3, r1, #5
 8007068:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800706c:	0142      	lsls	r2, r0, #5
 800706e:	4610      	mov	r0, r2
 8007070:	4619      	mov	r1, r3
 8007072:	1b00      	subs	r0, r0, r4
 8007074:	eb61 0105 	sbc.w	r1, r1, r5
 8007078:	f04f 0200 	mov.w	r2, #0
 800707c:	f04f 0300 	mov.w	r3, #0
 8007080:	018b      	lsls	r3, r1, #6
 8007082:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007086:	0182      	lsls	r2, r0, #6
 8007088:	1a12      	subs	r2, r2, r0
 800708a:	eb63 0301 	sbc.w	r3, r3, r1
 800708e:	f04f 0000 	mov.w	r0, #0
 8007092:	f04f 0100 	mov.w	r1, #0
 8007096:	00d9      	lsls	r1, r3, #3
 8007098:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800709c:	00d0      	lsls	r0, r2, #3
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	1912      	adds	r2, r2, r4
 80070a4:	eb45 0303 	adc.w	r3, r5, r3
 80070a8:	f04f 0000 	mov.w	r0, #0
 80070ac:	f04f 0100 	mov.w	r1, #0
 80070b0:	0299      	lsls	r1, r3, #10
 80070b2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80070b6:	0290      	lsls	r0, r2, #10
 80070b8:	4602      	mov	r2, r0
 80070ba:	460b      	mov	r3, r1
 80070bc:	4610      	mov	r0, r2
 80070be:	4619      	mov	r1, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	461a      	mov	r2, r3
 80070c4:	f04f 0300 	mov.w	r3, #0
 80070c8:	f7f9 fe50 	bl	8000d6c <__aeabi_uldivmod>
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	4613      	mov	r3, r2
 80070d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80070d4:	4b0b      	ldr	r3, [pc, #44]	; (8007104 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	0c1b      	lsrs	r3, r3, #16
 80070da:	f003 0303 	and.w	r3, r3, #3
 80070de:	3301      	adds	r3, #1
 80070e0:	005b      	lsls	r3, r3, #1
 80070e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ec:	60bb      	str	r3, [r7, #8]
      break;
 80070ee:	e002      	b.n	80070f6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070f0:	4b05      	ldr	r3, [pc, #20]	; (8007108 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80070f2:	60bb      	str	r3, [r7, #8]
      break;
 80070f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070f6:	68bb      	ldr	r3, [r7, #8]
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3710      	adds	r7, #16
 80070fc:	46bd      	mov	sp, r7
 80070fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007102:	bf00      	nop
 8007104:	40023800 	.word	0x40023800
 8007108:	00f42400 	.word	0x00f42400
 800710c:	007a1200 	.word	0x007a1200

08007110 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007110:	b480      	push	{r7}
 8007112:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007114:	4b03      	ldr	r3, [pc, #12]	; (8007124 <HAL_RCC_GetHCLKFreq+0x14>)
 8007116:	681b      	ldr	r3, [r3, #0]
}
 8007118:	4618      	mov	r0, r3
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	20000034 	.word	0x20000034

08007128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800712c:	f7ff fff0 	bl	8007110 <HAL_RCC_GetHCLKFreq>
 8007130:	4602      	mov	r2, r0
 8007132:	4b05      	ldr	r3, [pc, #20]	; (8007148 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	0a9b      	lsrs	r3, r3, #10
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	4903      	ldr	r1, [pc, #12]	; (800714c <HAL_RCC_GetPCLK1Freq+0x24>)
 800713e:	5ccb      	ldrb	r3, [r1, r3]
 8007140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007144:	4618      	mov	r0, r3
 8007146:	bd80      	pop	{r7, pc}
 8007148:	40023800 	.word	0x40023800
 800714c:	0800a3c0 	.word	0x0800a3c0

08007150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007154:	f7ff ffdc 	bl	8007110 <HAL_RCC_GetHCLKFreq>
 8007158:	4602      	mov	r2, r0
 800715a:	4b05      	ldr	r3, [pc, #20]	; (8007170 <HAL_RCC_GetPCLK2Freq+0x20>)
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	0b5b      	lsrs	r3, r3, #13
 8007160:	f003 0307 	and.w	r3, r3, #7
 8007164:	4903      	ldr	r1, [pc, #12]	; (8007174 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007166:	5ccb      	ldrb	r3, [r1, r3]
 8007168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800716c:	4618      	mov	r0, r3
 800716e:	bd80      	pop	{r7, pc}
 8007170:	40023800 	.word	0x40023800
 8007174:	0800a3c0 	.word	0x0800a3c0

08007178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e041      	b.n	800720e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d106      	bne.n	80071a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f7fc fada 	bl	8003758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2202      	movs	r2, #2
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	3304      	adds	r3, #4
 80071b4:	4619      	mov	r1, r3
 80071b6:	4610      	mov	r0, r2
 80071b8:	f000 fdda 	bl	8007d70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
	...

08007218 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007218:	b480      	push	{r7}
 800721a:	b085      	sub	sp, #20
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b01      	cmp	r3, #1
 800722a:	d001      	beq.n	8007230 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e03c      	b.n	80072aa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a1e      	ldr	r2, [pc, #120]	; (80072b8 <HAL_TIM_Base_Start+0xa0>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d018      	beq.n	8007274 <HAL_TIM_Base_Start+0x5c>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800724a:	d013      	beq.n	8007274 <HAL_TIM_Base_Start+0x5c>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a1a      	ldr	r2, [pc, #104]	; (80072bc <HAL_TIM_Base_Start+0xa4>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d00e      	beq.n	8007274 <HAL_TIM_Base_Start+0x5c>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a19      	ldr	r2, [pc, #100]	; (80072c0 <HAL_TIM_Base_Start+0xa8>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d009      	beq.n	8007274 <HAL_TIM_Base_Start+0x5c>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a17      	ldr	r2, [pc, #92]	; (80072c4 <HAL_TIM_Base_Start+0xac>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d004      	beq.n	8007274 <HAL_TIM_Base_Start+0x5c>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a16      	ldr	r2, [pc, #88]	; (80072c8 <HAL_TIM_Base_Start+0xb0>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d111      	bne.n	8007298 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f003 0307 	and.w	r3, r3, #7
 800727e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2b06      	cmp	r3, #6
 8007284:	d010      	beq.n	80072a8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f042 0201 	orr.w	r2, r2, #1
 8007294:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007296:	e007      	b.n	80072a8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0201 	orr.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3714      	adds	r7, #20
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	40010000 	.word	0x40010000
 80072bc:	40000400 	.word	0x40000400
 80072c0:	40000800 	.word	0x40000800
 80072c4:	40000c00 	.word	0x40000c00
 80072c8:	40014000 	.word	0x40014000

080072cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b085      	sub	sp, #20
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d001      	beq.n	80072e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e044      	b.n	800736e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2202      	movs	r2, #2
 80072e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68da      	ldr	r2, [r3, #12]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f042 0201 	orr.w	r2, r2, #1
 80072fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a1e      	ldr	r2, [pc, #120]	; (800737c <HAL_TIM_Base_Start_IT+0xb0>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d018      	beq.n	8007338 <HAL_TIM_Base_Start_IT+0x6c>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800730e:	d013      	beq.n	8007338 <HAL_TIM_Base_Start_IT+0x6c>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a1a      	ldr	r2, [pc, #104]	; (8007380 <HAL_TIM_Base_Start_IT+0xb4>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d00e      	beq.n	8007338 <HAL_TIM_Base_Start_IT+0x6c>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a19      	ldr	r2, [pc, #100]	; (8007384 <HAL_TIM_Base_Start_IT+0xb8>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d009      	beq.n	8007338 <HAL_TIM_Base_Start_IT+0x6c>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a17      	ldr	r2, [pc, #92]	; (8007388 <HAL_TIM_Base_Start_IT+0xbc>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d004      	beq.n	8007338 <HAL_TIM_Base_Start_IT+0x6c>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a16      	ldr	r2, [pc, #88]	; (800738c <HAL_TIM_Base_Start_IT+0xc0>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d111      	bne.n	800735c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f003 0307 	and.w	r3, r3, #7
 8007342:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2b06      	cmp	r3, #6
 8007348:	d010      	beq.n	800736c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f042 0201 	orr.w	r2, r2, #1
 8007358:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735a:	e007      	b.n	800736c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f042 0201 	orr.w	r2, r2, #1
 800736a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3714      	adds	r7, #20
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	40010000 	.word	0x40010000
 8007380:	40000400 	.word	0x40000400
 8007384:	40000800 	.word	0x40000800
 8007388:	40000c00 	.word	0x40000c00
 800738c:	40014000 	.word	0x40014000

08007390 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d101      	bne.n	80073a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e041      	b.n	8007426 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d106      	bne.n	80073bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 f839 	bl	800742e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2202      	movs	r2, #2
 80073c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3304      	adds	r3, #4
 80073cc:	4619      	mov	r1, r3
 80073ce:	4610      	mov	r0, r2
 80073d0:	f000 fcce 	bl	8007d70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800742e:	b480      	push	{r7}
 8007430:	b083      	sub	sp, #12
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
	...

08007444 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d109      	bne.n	8007468 <HAL_TIM_PWM_Start+0x24>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b01      	cmp	r3, #1
 800745e:	bf14      	ite	ne
 8007460:	2301      	movne	r3, #1
 8007462:	2300      	moveq	r3, #0
 8007464:	b2db      	uxtb	r3, r3
 8007466:	e022      	b.n	80074ae <HAL_TIM_PWM_Start+0x6a>
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b04      	cmp	r3, #4
 800746c:	d109      	bne.n	8007482 <HAL_TIM_PWM_Start+0x3e>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b01      	cmp	r3, #1
 8007478:	bf14      	ite	ne
 800747a:	2301      	movne	r3, #1
 800747c:	2300      	moveq	r3, #0
 800747e:	b2db      	uxtb	r3, r3
 8007480:	e015      	b.n	80074ae <HAL_TIM_PWM_Start+0x6a>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b08      	cmp	r3, #8
 8007486:	d109      	bne.n	800749c <HAL_TIM_PWM_Start+0x58>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800748e:	b2db      	uxtb	r3, r3
 8007490:	2b01      	cmp	r3, #1
 8007492:	bf14      	ite	ne
 8007494:	2301      	movne	r3, #1
 8007496:	2300      	moveq	r3, #0
 8007498:	b2db      	uxtb	r3, r3
 800749a:	e008      	b.n	80074ae <HAL_TIM_PWM_Start+0x6a>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	bf14      	ite	ne
 80074a8:	2301      	movne	r3, #1
 80074aa:	2300      	moveq	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d001      	beq.n	80074b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e068      	b.n	8007588 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d104      	bne.n	80074c6 <HAL_TIM_PWM_Start+0x82>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2202      	movs	r2, #2
 80074c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074c4:	e013      	b.n	80074ee <HAL_TIM_PWM_Start+0xaa>
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	2b04      	cmp	r3, #4
 80074ca:	d104      	bne.n	80074d6 <HAL_TIM_PWM_Start+0x92>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074d4:	e00b      	b.n	80074ee <HAL_TIM_PWM_Start+0xaa>
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	2b08      	cmp	r3, #8
 80074da:	d104      	bne.n	80074e6 <HAL_TIM_PWM_Start+0xa2>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074e4:	e003      	b.n	80074ee <HAL_TIM_PWM_Start+0xaa>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2202      	movs	r2, #2
 80074ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2201      	movs	r2, #1
 80074f4:	6839      	ldr	r1, [r7, #0]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 fee0 	bl	80082bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a23      	ldr	r2, [pc, #140]	; (8007590 <HAL_TIM_PWM_Start+0x14c>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d107      	bne.n	8007516 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007514:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a1d      	ldr	r2, [pc, #116]	; (8007590 <HAL_TIM_PWM_Start+0x14c>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d018      	beq.n	8007552 <HAL_TIM_PWM_Start+0x10e>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007528:	d013      	beq.n	8007552 <HAL_TIM_PWM_Start+0x10e>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a19      	ldr	r2, [pc, #100]	; (8007594 <HAL_TIM_PWM_Start+0x150>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d00e      	beq.n	8007552 <HAL_TIM_PWM_Start+0x10e>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a17      	ldr	r2, [pc, #92]	; (8007598 <HAL_TIM_PWM_Start+0x154>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d009      	beq.n	8007552 <HAL_TIM_PWM_Start+0x10e>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a16      	ldr	r2, [pc, #88]	; (800759c <HAL_TIM_PWM_Start+0x158>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d004      	beq.n	8007552 <HAL_TIM_PWM_Start+0x10e>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a14      	ldr	r2, [pc, #80]	; (80075a0 <HAL_TIM_PWM_Start+0x15c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d111      	bne.n	8007576 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	f003 0307 	and.w	r3, r3, #7
 800755c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2b06      	cmp	r3, #6
 8007562:	d010      	beq.n	8007586 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f042 0201 	orr.w	r2, r2, #1
 8007572:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007574:	e007      	b.n	8007586 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f042 0201 	orr.w	r2, r2, #1
 8007584:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	40010000 	.word	0x40010000
 8007594:	40000400 	.word	0x40000400
 8007598:	40000800 	.word	0x40000800
 800759c:	40000c00 	.word	0x40000c00
 80075a0:	40014000 	.word	0x40014000

080075a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d101      	bne.n	80075b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e097      	b.n	80076e8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d106      	bne.n	80075d2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f7fc f87b 	bl	80036c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2202      	movs	r2, #2
 80075d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6812      	ldr	r2, [r2, #0]
 80075e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075e8:	f023 0307 	bic.w	r3, r3, #7
 80075ec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	3304      	adds	r3, #4
 80075f6:	4619      	mov	r1, r3
 80075f8:	4610      	mov	r0, r2
 80075fa:	f000 fbb9 	bl	8007d70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	697a      	ldr	r2, [r7, #20]
 800761c:	4313      	orrs	r3, r2
 800761e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007626:	f023 0303 	bic.w	r3, r3, #3
 800762a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	689a      	ldr	r2, [r3, #8]
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	021b      	lsls	r3, r3, #8
 8007636:	4313      	orrs	r3, r2
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	4313      	orrs	r3, r2
 800763c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007644:	f023 030c 	bic.w	r3, r3, #12
 8007648:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007650:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	68da      	ldr	r2, [r3, #12]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	69db      	ldr	r3, [r3, #28]
 800765e:	021b      	lsls	r3, r3, #8
 8007660:	4313      	orrs	r3, r2
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	4313      	orrs	r3, r2
 8007666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	011a      	lsls	r2, r3, #4
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	031b      	lsls	r3, r3, #12
 8007674:	4313      	orrs	r3, r2
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	4313      	orrs	r3, r2
 800767a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007682:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800768a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	695b      	ldr	r3, [r3, #20]
 8007694:	011b      	lsls	r3, r3, #4
 8007696:	4313      	orrs	r3, r2
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	4313      	orrs	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	697a      	ldr	r2, [r7, #20]
 80076a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3718      	adds	r7, #24
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007700:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007708:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007710:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007718:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d110      	bne.n	8007742 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007720:	7bfb      	ldrb	r3, [r7, #15]
 8007722:	2b01      	cmp	r3, #1
 8007724:	d102      	bne.n	800772c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007726:	7b7b      	ldrb	r3, [r7, #13]
 8007728:	2b01      	cmp	r3, #1
 800772a:	d001      	beq.n	8007730 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e069      	b.n	8007804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2202      	movs	r2, #2
 8007734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2202      	movs	r2, #2
 800773c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007740:	e031      	b.n	80077a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b04      	cmp	r3, #4
 8007746:	d110      	bne.n	800776a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007748:	7bbb      	ldrb	r3, [r7, #14]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d102      	bne.n	8007754 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800774e:	7b3b      	ldrb	r3, [r7, #12]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d001      	beq.n	8007758 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e055      	b.n	8007804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2202      	movs	r2, #2
 800775c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007768:	e01d      	b.n	80077a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800776a:	7bfb      	ldrb	r3, [r7, #15]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d108      	bne.n	8007782 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007770:	7bbb      	ldrb	r3, [r7, #14]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d105      	bne.n	8007782 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007776:	7b7b      	ldrb	r3, [r7, #13]
 8007778:	2b01      	cmp	r3, #1
 800777a:	d102      	bne.n	8007782 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800777c:	7b3b      	ldrb	r3, [r7, #12]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d001      	beq.n	8007786 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e03e      	b.n	8007804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2202      	movs	r2, #2
 800778a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2202      	movs	r2, #2
 8007792:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2202      	movs	r2, #2
 800779a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2202      	movs	r2, #2
 80077a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d003      	beq.n	80077b4 <HAL_TIM_Encoder_Start+0xc4>
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	2b04      	cmp	r3, #4
 80077b0:	d008      	beq.n	80077c4 <HAL_TIM_Encoder_Start+0xd4>
 80077b2:	e00f      	b.n	80077d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	2201      	movs	r2, #1
 80077ba:	2100      	movs	r1, #0
 80077bc:	4618      	mov	r0, r3
 80077be:	f000 fd7d 	bl	80082bc <TIM_CCxChannelCmd>
      break;
 80077c2:	e016      	b.n	80077f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2201      	movs	r2, #1
 80077ca:	2104      	movs	r1, #4
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 fd75 	bl	80082bc <TIM_CCxChannelCmd>
      break;
 80077d2:	e00e      	b.n	80077f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2201      	movs	r2, #1
 80077da:	2100      	movs	r1, #0
 80077dc:	4618      	mov	r0, r3
 80077de:	f000 fd6d 	bl	80082bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2201      	movs	r2, #1
 80077e8:	2104      	movs	r1, #4
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 fd66 	bl	80082bc <TIM_CCxChannelCmd>
      break;
 80077f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f042 0201 	orr.w	r2, r2, #1
 8007800:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b02      	cmp	r3, #2
 8007820:	d122      	bne.n	8007868 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	f003 0302 	and.w	r3, r3, #2
 800782c:	2b02      	cmp	r3, #2
 800782e:	d11b      	bne.n	8007868 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f06f 0202 	mvn.w	r2, #2
 8007838:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2201      	movs	r2, #1
 800783e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	f003 0303 	and.w	r3, r3, #3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d003      	beq.n	8007856 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f000 fa70 	bl	8007d34 <HAL_TIM_IC_CaptureCallback>
 8007854:	e005      	b.n	8007862 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 fa62 	bl	8007d20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fa73 	bl	8007d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	f003 0304 	and.w	r3, r3, #4
 8007872:	2b04      	cmp	r3, #4
 8007874:	d122      	bne.n	80078bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	f003 0304 	and.w	r3, r3, #4
 8007880:	2b04      	cmp	r3, #4
 8007882:	d11b      	bne.n	80078bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f06f 0204 	mvn.w	r2, #4
 800788c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2202      	movs	r2, #2
 8007892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fa46 	bl	8007d34 <HAL_TIM_IC_CaptureCallback>
 80078a8:	e005      	b.n	80078b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fa38 	bl	8007d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 fa49 	bl	8007d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	f003 0308 	and.w	r3, r3, #8
 80078c6:	2b08      	cmp	r3, #8
 80078c8:	d122      	bne.n	8007910 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	f003 0308 	and.w	r3, r3, #8
 80078d4:	2b08      	cmp	r3, #8
 80078d6:	d11b      	bne.n	8007910 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f06f 0208 	mvn.w	r2, #8
 80078e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2204      	movs	r2, #4
 80078e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d003      	beq.n	80078fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 fa1c 	bl	8007d34 <HAL_TIM_IC_CaptureCallback>
 80078fc:	e005      	b.n	800790a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 fa0e 	bl	8007d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 fa1f 	bl	8007d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	f003 0310 	and.w	r3, r3, #16
 800791a:	2b10      	cmp	r3, #16
 800791c:	d122      	bne.n	8007964 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	f003 0310 	and.w	r3, r3, #16
 8007928:	2b10      	cmp	r3, #16
 800792a:	d11b      	bne.n	8007964 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f06f 0210 	mvn.w	r2, #16
 8007934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2208      	movs	r2, #8
 800793a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	69db      	ldr	r3, [r3, #28]
 8007942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f9f2 	bl	8007d34 <HAL_TIM_IC_CaptureCallback>
 8007950:	e005      	b.n	800795e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f9e4 	bl	8007d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 f9f5 	bl	8007d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	f003 0301 	and.w	r3, r3, #1
 800796e:	2b01      	cmp	r3, #1
 8007970:	d10e      	bne.n	8007990 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	f003 0301 	and.w	r3, r3, #1
 800797c:	2b01      	cmp	r3, #1
 800797e:	d107      	bne.n	8007990 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f06f 0201 	mvn.w	r2, #1
 8007988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7fb fde0 	bl	8003550 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799a:	2b80      	cmp	r3, #128	; 0x80
 800799c:	d10e      	bne.n	80079bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a8:	2b80      	cmp	r3, #128	; 0x80
 80079aa:	d107      	bne.n	80079bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 fd1e 	bl	80083f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c6:	2b40      	cmp	r3, #64	; 0x40
 80079c8:	d10e      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d4:	2b40      	cmp	r3, #64	; 0x40
 80079d6:	d107      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f9ba 	bl	8007d5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	f003 0320 	and.w	r3, r3, #32
 80079f2:	2b20      	cmp	r3, #32
 80079f4:	d10e      	bne.n	8007a14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f003 0320 	and.w	r3, r3, #32
 8007a00:	2b20      	cmp	r3, #32
 8007a02:	d107      	bne.n	8007a14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f06f 0220 	mvn.w	r2, #32
 8007a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fce8 	bl	80083e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a14:	bf00      	nop
 8007a16:	3708      	adds	r7, #8
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	60b9      	str	r1, [r7, #8]
 8007a26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007a32:	2302      	movs	r3, #2
 8007a34:	e0ac      	b.n	8007b90 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2b0c      	cmp	r3, #12
 8007a42:	f200 809f 	bhi.w	8007b84 <HAL_TIM_PWM_ConfigChannel+0x168>
 8007a46:	a201      	add	r2, pc, #4	; (adr r2, 8007a4c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4c:	08007a81 	.word	0x08007a81
 8007a50:	08007b85 	.word	0x08007b85
 8007a54:	08007b85 	.word	0x08007b85
 8007a58:	08007b85 	.word	0x08007b85
 8007a5c:	08007ac1 	.word	0x08007ac1
 8007a60:	08007b85 	.word	0x08007b85
 8007a64:	08007b85 	.word	0x08007b85
 8007a68:	08007b85 	.word	0x08007b85
 8007a6c:	08007b03 	.word	0x08007b03
 8007a70:	08007b85 	.word	0x08007b85
 8007a74:	08007b85 	.word	0x08007b85
 8007a78:	08007b85 	.word	0x08007b85
 8007a7c:	08007b43 	.word	0x08007b43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68b9      	ldr	r1, [r7, #8]
 8007a86:	4618      	mov	r0, r3
 8007a88:	f000 f9f2 	bl	8007e70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	699a      	ldr	r2, [r3, #24]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f042 0208 	orr.w	r2, r2, #8
 8007a9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	699a      	ldr	r2, [r3, #24]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f022 0204 	bic.w	r2, r2, #4
 8007aaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6999      	ldr	r1, [r3, #24]
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	691a      	ldr	r2, [r3, #16]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	430a      	orrs	r2, r1
 8007abc:	619a      	str	r2, [r3, #24]
      break;
 8007abe:	e062      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68b9      	ldr	r1, [r7, #8]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fa38 	bl	8007f3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	699a      	ldr	r2, [r3, #24]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ada:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	699a      	ldr	r2, [r3, #24]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007aea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	6999      	ldr	r1, [r3, #24]
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	021a      	lsls	r2, r3, #8
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	430a      	orrs	r2, r1
 8007afe:	619a      	str	r2, [r3, #24]
      break;
 8007b00:	e041      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	68b9      	ldr	r1, [r7, #8]
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f000 fa83 	bl	8008014 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	69da      	ldr	r2, [r3, #28]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f042 0208 	orr.w	r2, r2, #8
 8007b1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69da      	ldr	r2, [r3, #28]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f022 0204 	bic.w	r2, r2, #4
 8007b2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	69d9      	ldr	r1, [r3, #28]
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	691a      	ldr	r2, [r3, #16]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	430a      	orrs	r2, r1
 8007b3e:	61da      	str	r2, [r3, #28]
      break;
 8007b40:	e021      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68b9      	ldr	r1, [r7, #8]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f000 facd 	bl	80080e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69da      	ldr	r2, [r3, #28]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	69da      	ldr	r2, [r3, #28]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	69d9      	ldr	r1, [r3, #28]
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	021a      	lsls	r2, r3, #8
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	61da      	str	r2, [r3, #28]
      break;
 8007b82:	e000      	b.n	8007b86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007b84:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d101      	bne.n	8007bb0 <HAL_TIM_ConfigClockSource+0x18>
 8007bac:	2302      	movs	r3, #2
 8007bae:	e0b3      	b.n	8007d18 <HAL_TIM_ConfigClockSource+0x180>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2202      	movs	r2, #2
 8007bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007bce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bd6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007be8:	d03e      	beq.n	8007c68 <HAL_TIM_ConfigClockSource+0xd0>
 8007bea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bee:	f200 8087 	bhi.w	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bf6:	f000 8085 	beq.w	8007d04 <HAL_TIM_ConfigClockSource+0x16c>
 8007bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bfe:	d87f      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c00:	2b70      	cmp	r3, #112	; 0x70
 8007c02:	d01a      	beq.n	8007c3a <HAL_TIM_ConfigClockSource+0xa2>
 8007c04:	2b70      	cmp	r3, #112	; 0x70
 8007c06:	d87b      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c08:	2b60      	cmp	r3, #96	; 0x60
 8007c0a:	d050      	beq.n	8007cae <HAL_TIM_ConfigClockSource+0x116>
 8007c0c:	2b60      	cmp	r3, #96	; 0x60
 8007c0e:	d877      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c10:	2b50      	cmp	r3, #80	; 0x50
 8007c12:	d03c      	beq.n	8007c8e <HAL_TIM_ConfigClockSource+0xf6>
 8007c14:	2b50      	cmp	r3, #80	; 0x50
 8007c16:	d873      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c18:	2b40      	cmp	r3, #64	; 0x40
 8007c1a:	d058      	beq.n	8007cce <HAL_TIM_ConfigClockSource+0x136>
 8007c1c:	2b40      	cmp	r3, #64	; 0x40
 8007c1e:	d86f      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c20:	2b30      	cmp	r3, #48	; 0x30
 8007c22:	d064      	beq.n	8007cee <HAL_TIM_ConfigClockSource+0x156>
 8007c24:	2b30      	cmp	r3, #48	; 0x30
 8007c26:	d86b      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c28:	2b20      	cmp	r3, #32
 8007c2a:	d060      	beq.n	8007cee <HAL_TIM_ConfigClockSource+0x156>
 8007c2c:	2b20      	cmp	r3, #32
 8007c2e:	d867      	bhi.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d05c      	beq.n	8007cee <HAL_TIM_ConfigClockSource+0x156>
 8007c34:	2b10      	cmp	r3, #16
 8007c36:	d05a      	beq.n	8007cee <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007c38:	e062      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6818      	ldr	r0, [r3, #0]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	6899      	ldr	r1, [r3, #8]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f000 fb17 	bl	800827c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c5c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	609a      	str	r2, [r3, #8]
      break;
 8007c66:	e04e      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6818      	ldr	r0, [r3, #0]
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	6899      	ldr	r1, [r3, #8]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	f000 fb00 	bl	800827c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689a      	ldr	r2, [r3, #8]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c8a:	609a      	str	r2, [r3, #8]
      break;
 8007c8c:	e03b      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6818      	ldr	r0, [r3, #0]
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	6859      	ldr	r1, [r3, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	f000 fa74 	bl	8008188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2150      	movs	r1, #80	; 0x50
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f000 facd 	bl	8008246 <TIM_ITRx_SetConfig>
      break;
 8007cac:	e02b      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6818      	ldr	r0, [r3, #0]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	6859      	ldr	r1, [r3, #4]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	f000 fa93 	bl	80081e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2160      	movs	r1, #96	; 0x60
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 fabd 	bl	8008246 <TIM_ITRx_SetConfig>
      break;
 8007ccc:	e01b      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6818      	ldr	r0, [r3, #0]
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	6859      	ldr	r1, [r3, #4]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f000 fa54 	bl	8008188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2140      	movs	r1, #64	; 0x40
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 faad 	bl	8008246 <TIM_ITRx_SetConfig>
      break;
 8007cec:	e00b      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4619      	mov	r1, r3
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	f000 faa4 	bl	8008246 <TIM_ITRx_SetConfig>
        break;
 8007cfe:	e002      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007d00:	bf00      	nop
 8007d02:	e000      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007d04:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b083      	sub	sp, #12
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d3c:	bf00      	nop
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr

08007d48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a34      	ldr	r2, [pc, #208]	; (8007e54 <TIM_Base_SetConfig+0xe4>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d00f      	beq.n	8007da8 <TIM_Base_SetConfig+0x38>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d8e:	d00b      	beq.n	8007da8 <TIM_Base_SetConfig+0x38>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a31      	ldr	r2, [pc, #196]	; (8007e58 <TIM_Base_SetConfig+0xe8>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d007      	beq.n	8007da8 <TIM_Base_SetConfig+0x38>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a30      	ldr	r2, [pc, #192]	; (8007e5c <TIM_Base_SetConfig+0xec>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d003      	beq.n	8007da8 <TIM_Base_SetConfig+0x38>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a2f      	ldr	r2, [pc, #188]	; (8007e60 <TIM_Base_SetConfig+0xf0>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d108      	bne.n	8007dba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a25      	ldr	r2, [pc, #148]	; (8007e54 <TIM_Base_SetConfig+0xe4>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d01b      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dc8:	d017      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a22      	ldr	r2, [pc, #136]	; (8007e58 <TIM_Base_SetConfig+0xe8>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d013      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a21      	ldr	r2, [pc, #132]	; (8007e5c <TIM_Base_SetConfig+0xec>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d00f      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a20      	ldr	r2, [pc, #128]	; (8007e60 <TIM_Base_SetConfig+0xf0>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d00b      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a1f      	ldr	r2, [pc, #124]	; (8007e64 <TIM_Base_SetConfig+0xf4>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d007      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a1e      	ldr	r2, [pc, #120]	; (8007e68 <TIM_Base_SetConfig+0xf8>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d003      	beq.n	8007dfa <TIM_Base_SetConfig+0x8a>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a1d      	ldr	r2, [pc, #116]	; (8007e6c <TIM_Base_SetConfig+0xfc>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d108      	bne.n	8007e0c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	695b      	ldr	r3, [r3, #20]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	689a      	ldr	r2, [r3, #8]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	4a08      	ldr	r2, [pc, #32]	; (8007e54 <TIM_Base_SetConfig+0xe4>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d103      	bne.n	8007e40 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	691a      	ldr	r2, [r3, #16]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	615a      	str	r2, [r3, #20]
}
 8007e46:	bf00      	nop
 8007e48:	3714      	adds	r7, #20
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	40010000 	.word	0x40010000
 8007e58:	40000400 	.word	0x40000400
 8007e5c:	40000800 	.word	0x40000800
 8007e60:	40000c00 	.word	0x40000c00
 8007e64:	40014000 	.word	0x40014000
 8007e68:	40014400 	.word	0x40014400
 8007e6c:	40014800 	.word	0x40014800

08007e70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b087      	sub	sp, #28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	f023 0201 	bic.w	r2, r3, #1
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6a1b      	ldr	r3, [r3, #32]
 8007e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f023 0302 	bic.w	r3, r3, #2
 8007eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	4a1c      	ldr	r2, [pc, #112]	; (8007f38 <TIM_OC1_SetConfig+0xc8>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d10c      	bne.n	8007ee6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	f023 0308 	bic.w	r3, r3, #8
 8007ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	697a      	ldr	r2, [r7, #20]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	f023 0304 	bic.w	r3, r3, #4
 8007ee4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a13      	ldr	r2, [pc, #76]	; (8007f38 <TIM_OC1_SetConfig+0xc8>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d111      	bne.n	8007f12 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	695b      	ldr	r3, [r3, #20]
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685a      	ldr	r2, [r3, #4]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	621a      	str	r2, [r3, #32]
}
 8007f2c:	bf00      	nop
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	40010000 	.word	0x40010000

08007f3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	f023 0210 	bic.w	r2, r3, #16
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	021b      	lsls	r3, r3, #8
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f023 0320 	bic.w	r3, r3, #32
 8007f86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	011b      	lsls	r3, r3, #4
 8007f8e:	697a      	ldr	r2, [r7, #20]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a1e      	ldr	r2, [pc, #120]	; (8008010 <TIM_OC2_SetConfig+0xd4>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d10d      	bne.n	8007fb8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	011b      	lsls	r3, r3, #4
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a15      	ldr	r2, [pc, #84]	; (8008010 <TIM_OC2_SetConfig+0xd4>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d113      	bne.n	8007fe8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	695b      	ldr	r3, [r3, #20]
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	699b      	ldr	r3, [r3, #24]
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	693a      	ldr	r2, [r7, #16]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	621a      	str	r2, [r3, #32]
}
 8008002:	bf00      	nop
 8008004:	371c      	adds	r7, #28
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr
 800800e:	bf00      	nop
 8008010:	40010000 	.word	0x40010000

08008014 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008014:	b480      	push	{r7}
 8008016:	b087      	sub	sp, #28
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a1b      	ldr	r3, [r3, #32]
 8008022:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a1b      	ldr	r3, [r3, #32]
 800802e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	69db      	ldr	r3, [r3, #28]
 800803a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f023 0303 	bic.w	r3, r3, #3
 800804a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68fa      	ldr	r2, [r7, #12]
 8008052:	4313      	orrs	r3, r2
 8008054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800805c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	021b      	lsls	r3, r3, #8
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	4313      	orrs	r3, r2
 8008068:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a1d      	ldr	r2, [pc, #116]	; (80080e4 <TIM_OC3_SetConfig+0xd0>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d10d      	bne.n	800808e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008078:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	021b      	lsls	r3, r3, #8
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	4313      	orrs	r3, r2
 8008084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800808c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a14      	ldr	r2, [pc, #80]	; (80080e4 <TIM_OC3_SetConfig+0xd0>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d113      	bne.n	80080be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800809c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	011b      	lsls	r3, r3, #4
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	011b      	lsls	r3, r3, #4
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	685a      	ldr	r2, [r3, #4]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	621a      	str	r2, [r3, #32]
}
 80080d8:	bf00      	nop
 80080da:	371c      	adds	r7, #28
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr
 80080e4:	40010000 	.word	0x40010000

080080e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b087      	sub	sp, #28
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800811e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	021b      	lsls	r3, r3, #8
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	4313      	orrs	r3, r2
 800812a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008132:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	031b      	lsls	r3, r3, #12
 800813a:	693a      	ldr	r2, [r7, #16]
 800813c:	4313      	orrs	r3, r2
 800813e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a10      	ldr	r2, [pc, #64]	; (8008184 <TIM_OC4_SetConfig+0x9c>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d109      	bne.n	800815c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800814e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	695b      	ldr	r3, [r3, #20]
 8008154:	019b      	lsls	r3, r3, #6
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4313      	orrs	r3, r2
 800815a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	621a      	str	r2, [r3, #32]
}
 8008176:	bf00      	nop
 8008178:	371c      	adds	r7, #28
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	40010000 	.word	0x40010000

08008188 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6a1b      	ldr	r3, [r3, #32]
 8008198:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	f023 0201 	bic.w	r2, r3, #1
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80081b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	011b      	lsls	r3, r3, #4
 80081b8:	693a      	ldr	r2, [r7, #16]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	f023 030a 	bic.w	r3, r3, #10
 80081c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	693a      	ldr	r2, [r7, #16]
 80081d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	697a      	ldr	r2, [r7, #20]
 80081d8:	621a      	str	r2, [r3, #32]
}
 80081da:	bf00      	nop
 80081dc:	371c      	adds	r7, #28
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr

080081e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081e6:	b480      	push	{r7}
 80081e8:	b087      	sub	sp, #28
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	60f8      	str	r0, [r7, #12]
 80081ee:	60b9      	str	r1, [r7, #8]
 80081f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	f023 0210 	bic.w	r2, r3, #16
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	699b      	ldr	r3, [r3, #24]
 8008202:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6a1b      	ldr	r3, [r3, #32]
 8008208:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008210:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	031b      	lsls	r3, r3, #12
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	4313      	orrs	r3, r2
 800821a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008222:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	011b      	lsls	r3, r3, #4
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	4313      	orrs	r3, r2
 800822c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	697a      	ldr	r2, [r7, #20]
 8008232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	621a      	str	r2, [r3, #32]
}
 800823a:	bf00      	nop
 800823c:	371c      	adds	r7, #28
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008246:	b480      	push	{r7}
 8008248:	b085      	sub	sp, #20
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
 800824e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800825c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800825e:	683a      	ldr	r2, [r7, #0]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	4313      	orrs	r3, r2
 8008264:	f043 0307 	orr.w	r3, r3, #7
 8008268:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	609a      	str	r2, [r3, #8]
}
 8008270:	bf00      	nop
 8008272:	3714      	adds	r7, #20
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800827c:	b480      	push	{r7}
 800827e:	b087      	sub	sp, #28
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
 8008288:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008296:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	021a      	lsls	r2, r3, #8
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	431a      	orrs	r2, r3
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	697a      	ldr	r2, [r7, #20]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	697a      	ldr	r2, [r7, #20]
 80082ae:	609a      	str	r2, [r3, #8]
}
 80082b0:	bf00      	nop
 80082b2:	371c      	adds	r7, #28
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80082bc:	b480      	push	{r7}
 80082be:	b087      	sub	sp, #28
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	f003 031f 	and.w	r3, r3, #31
 80082ce:	2201      	movs	r2, #1
 80082d0:	fa02 f303 	lsl.w	r3, r2, r3
 80082d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6a1a      	ldr	r2, [r3, #32]
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	43db      	mvns	r3, r3
 80082de:	401a      	ands	r2, r3
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	6a1a      	ldr	r2, [r3, #32]
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	f003 031f 	and.w	r3, r3, #31
 80082ee:	6879      	ldr	r1, [r7, #4]
 80082f0:	fa01 f303 	lsl.w	r3, r1, r3
 80082f4:	431a      	orrs	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	621a      	str	r2, [r3, #32]
}
 80082fa:	bf00      	nop
 80082fc:	371c      	adds	r7, #28
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr
	...

08008308 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008318:	2b01      	cmp	r3, #1
 800831a:	d101      	bne.n	8008320 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800831c:	2302      	movs	r3, #2
 800831e:	e050      	b.n	80083c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2201      	movs	r2, #1
 8008324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2202      	movs	r2, #2
 800832c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008346:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68fa      	ldr	r2, [r7, #12]
 800834e:	4313      	orrs	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a1c      	ldr	r2, [pc, #112]	; (80083d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d018      	beq.n	8008396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800836c:	d013      	beq.n	8008396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a18      	ldr	r2, [pc, #96]	; (80083d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d00e      	beq.n	8008396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a16      	ldr	r2, [pc, #88]	; (80083d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d009      	beq.n	8008396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a15      	ldr	r2, [pc, #84]	; (80083dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d004      	beq.n	8008396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a13      	ldr	r2, [pc, #76]	; (80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d10c      	bne.n	80083b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800839c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68ba      	ldr	r2, [r7, #8]
 80083ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083c0:	2300      	movs	r3, #0
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3714      	adds	r7, #20
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	40010000 	.word	0x40010000
 80083d4:	40000400 	.word	0x40000400
 80083d8:	40000800 	.word	0x40000800
 80083dc:	40000c00 	.word	0x40000c00
 80083e0:	40014000 	.word	0x40014000

080083e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b083      	sub	sp, #12
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083ec:	bf00      	nop
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008400:	bf00      	nop
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e03f      	b.n	800849e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008424:	b2db      	uxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d106      	bne.n	8008438 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f7fb fa0e 	bl	8003854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2224      	movs	r2, #36	; 0x24
 800843c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	68da      	ldr	r2, [r3, #12]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800844e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fd51 	bl	8008ef8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	691a      	ldr	r2, [r3, #16]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008464:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	695a      	ldr	r2, [r3, #20]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008474:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68da      	ldr	r2, [r3, #12]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008484:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2220      	movs	r2, #32
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2220      	movs	r2, #32
 8008498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3708      	adds	r7, #8
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
	...

080084a8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b086      	sub	sp, #24
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	4613      	mov	r3, r2
 80084b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b20      	cmp	r3, #32
 80084c0:	d153      	bne.n	800856a <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <HAL_UART_Transmit_DMA+0x26>
 80084c8:	88fb      	ldrh	r3, [r7, #6]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e04c      	b.n	800856c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_UART_Transmit_DMA+0x38>
 80084dc:	2302      	movs	r3, #2
 80084de:	e045      	b.n	800856c <HAL_UART_Transmit_DMA+0xc4>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	88fa      	ldrh	r2, [r7, #6]
 80084f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	88fa      	ldrh	r2, [r7, #6]
 80084f8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2221      	movs	r2, #33	; 0x21
 8008504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800850c:	4a19      	ldr	r2, [pc, #100]	; (8008574 <HAL_UART_Transmit_DMA+0xcc>)
 800850e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008514:	4a18      	ldr	r2, [pc, #96]	; (8008578 <HAL_UART_Transmit_DMA+0xd0>)
 8008516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800851c:	4a17      	ldr	r2, [pc, #92]	; (800857c <HAL_UART_Transmit_DMA+0xd4>)
 800851e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008524:	2200      	movs	r2, #0
 8008526:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8008528:	f107 0308 	add.w	r3, r7, #8
 800852c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	6819      	ldr	r1, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3304      	adds	r3, #4
 800853c:	461a      	mov	r2, r3
 800853e:	88fb      	ldrh	r3, [r7, #6]
 8008540:	f7fb fdee 	bl	8004120 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800854c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	695a      	ldr	r2, [r3, #20]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008564:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008566:	2300      	movs	r3, #0
 8008568:	e000      	b.n	800856c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800856a:	2302      	movs	r3, #2
  }
}
 800856c:	4618      	mov	r0, r3
 800856e:	3718      	adds	r7, #24
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}
 8008574:	080089b5 	.word	0x080089b5
 8008578:	08008a07 	.word	0x08008a07
 800857c:	08008aef 	.word	0x08008aef

08008580 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	60f8      	str	r0, [r7, #12]
 8008588:	60b9      	str	r1, [r7, #8]
 800858a:	4613      	mov	r3, r2
 800858c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b20      	cmp	r3, #32
 8008598:	d11d      	bne.n	80085d6 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d002      	beq.n	80085a6 <HAL_UART_Receive_DMA+0x26>
 80085a0:	88fb      	ldrh	r3, [r7, #6]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d101      	bne.n	80085aa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e016      	b.n	80085d8 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_UART_Receive_DMA+0x38>
 80085b4:	2302      	movs	r3, #2
 80085b6:	e00f      	b.n	80085d8 <HAL_UART_Receive_DMA+0x58>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80085c6:	88fb      	ldrh	r3, [r7, #6]
 80085c8:	461a      	mov	r2, r3
 80085ca:	68b9      	ldr	r1, [r7, #8]
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f000 fad9 	bl	8008b84 <UART_Start_Receive_DMA>
 80085d2:	4603      	mov	r3, r0
 80085d4:	e000      	b.n	80085d8 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80085d6:	2302      	movs	r3, #2
  }
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3710      	adds	r7, #16
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b08a      	sub	sp, #40	; 0x28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	695b      	ldr	r3, [r3, #20]
 80085fe:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8008600:	2300      	movs	r3, #0
 8008602:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8008604:	2300      	movs	r3, #0
 8008606:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860a:	f003 030f 	and.w	r3, r3, #15
 800860e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10d      	bne.n	8008632 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008618:	f003 0320 	and.w	r3, r3, #32
 800861c:	2b00      	cmp	r3, #0
 800861e:	d008      	beq.n	8008632 <HAL_UART_IRQHandler+0x52>
 8008620:	6a3b      	ldr	r3, [r7, #32]
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b00      	cmp	r3, #0
 8008628:	d003      	beq.n	8008632 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fbcd 	bl	8008dca <UART_Receive_IT>
      return;
 8008630:	e17c      	b.n	800892c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 80b1 	beq.w	800879c <HAL_UART_IRQHandler+0x1bc>
 800863a:	69fb      	ldr	r3, [r7, #28]
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	2b00      	cmp	r3, #0
 8008642:	d105      	bne.n	8008650 <HAL_UART_IRQHandler+0x70>
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800864a:	2b00      	cmp	r3, #0
 800864c:	f000 80a6 	beq.w	800879c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00a      	beq.n	8008670 <HAL_UART_IRQHandler+0x90>
 800865a:	6a3b      	ldr	r3, [r7, #32]
 800865c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008660:	2b00      	cmp	r3, #0
 8008662:	d005      	beq.n	8008670 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008668:	f043 0201 	orr.w	r2, r3, #1
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008672:	f003 0304 	and.w	r3, r3, #4
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00a      	beq.n	8008690 <HAL_UART_IRQHandler+0xb0>
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	2b00      	cmp	r3, #0
 8008682:	d005      	beq.n	8008690 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008688:	f043 0202 	orr.w	r2, r3, #2
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008692:	f003 0302 	and.w	r3, r3, #2
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00a      	beq.n	80086b0 <HAL_UART_IRQHandler+0xd0>
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	f003 0301 	and.w	r3, r3, #1
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d005      	beq.n	80086b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a8:	f043 0204 	orr.w	r2, r3, #4
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80086b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b2:	f003 0308 	and.w	r3, r3, #8
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00f      	beq.n	80086da <HAL_UART_IRQHandler+0xfa>
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	f003 0320 	and.w	r3, r3, #32
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d104      	bne.n	80086ce <HAL_UART_IRQHandler+0xee>
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	f003 0301 	and.w	r3, r3, #1
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d005      	beq.n	80086da <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d2:	f043 0208 	orr.w	r2, r3, #8
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f000 811f 	beq.w	8008922 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e6:	f003 0320 	and.w	r3, r3, #32
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d007      	beq.n	80086fe <HAL_UART_IRQHandler+0x11e>
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	f003 0320 	and.w	r3, r3, #32
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d002      	beq.n	80086fe <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 fb66 	bl	8008dca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008708:	2b40      	cmp	r3, #64	; 0x40
 800870a:	bf0c      	ite	eq
 800870c:	2301      	moveq	r3, #1
 800870e:	2300      	movne	r3, #0
 8008710:	b2db      	uxtb	r3, r3
 8008712:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008718:	f003 0308 	and.w	r3, r3, #8
 800871c:	2b00      	cmp	r3, #0
 800871e:	d102      	bne.n	8008726 <HAL_UART_IRQHandler+0x146>
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d031      	beq.n	800878a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 faa6 	bl	8008c78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008736:	2b40      	cmp	r3, #64	; 0x40
 8008738:	d123      	bne.n	8008782 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	695a      	ldr	r2, [r3, #20]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008748:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874e:	2b00      	cmp	r3, #0
 8008750:	d013      	beq.n	800877a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008756:	4a77      	ldr	r2, [pc, #476]	; (8008934 <HAL_UART_IRQHandler+0x354>)
 8008758:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875e:	4618      	mov	r0, r3
 8008760:	f7fb fda6 	bl	80042b0 <HAL_DMA_Abort_IT>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d016      	beq.n	8008798 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800876e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008774:	4610      	mov	r0, r2
 8008776:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008778:	e00e      	b.n	8008798 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f904 	bl	8008988 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008780:	e00a      	b.n	8008798 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 f900 	bl	8008988 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008788:	e006      	b.n	8008798 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f8fc 	bl	8008988 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008796:	e0c4      	b.n	8008922 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008798:	bf00      	nop
    return;
 800879a:	e0c2      	b.n	8008922 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	f040 80a2 	bne.w	80088ea <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80087a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a8:	f003 0310 	and.w	r3, r3, #16
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f000 809c 	beq.w	80088ea <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80087b2:	6a3b      	ldr	r3, [r7, #32]
 80087b4:	f003 0310 	and.w	r3, r3, #16
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	f000 8096 	beq.w	80088ea <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087be:	2300      	movs	r3, #0
 80087c0:	60fb      	str	r3, [r7, #12]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	60fb      	str	r3, [r7, #12]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	60fb      	str	r3, [r7, #12]
 80087d2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	695b      	ldr	r3, [r3, #20]
 80087da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087de:	2b40      	cmp	r3, #64	; 0x40
 80087e0:	d14f      	bne.n	8008882 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80087ec:	8a3b      	ldrh	r3, [r7, #16]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 8099 	beq.w	8008926 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80087f8:	8a3a      	ldrh	r2, [r7, #16]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	f080 8093 	bcs.w	8008926 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	8a3a      	ldrh	r2, [r7, #16]
 8008804:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880a:	69db      	ldr	r3, [r3, #28]
 800880c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008810:	d02b      	beq.n	800886a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	68da      	ldr	r2, [r3, #12]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008820:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	695a      	ldr	r2, [r3, #20]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 0201 	bic.w	r2, r2, #1
 8008830:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	695a      	ldr	r2, [r3, #20]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008840:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2220      	movs	r2, #32
 8008846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2200      	movs	r2, #0
 800884e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	68da      	ldr	r2, [r3, #12]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f022 0210 	bic.w	r2, r2, #16
 800885e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008864:	4618      	mov	r0, r3
 8008866:	f7fb fcb3 	bl	80041d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008872:	b29b      	uxth	r3, r3
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	b29b      	uxth	r3, r3
 8008878:	4619      	mov	r1, r3
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f88e 	bl	800899c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008880:	e051      	b.n	8008926 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800888a:	b29b      	uxth	r3, r3
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008894:	b29b      	uxth	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d047      	beq.n	800892a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800889a:	8a7b      	ldrh	r3, [r7, #18]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d044      	beq.n	800892a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68da      	ldr	r2, [r3, #12]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80088ae:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	695a      	ldr	r2, [r3, #20]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f022 0201 	bic.w	r2, r2, #1
 80088be:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2220      	movs	r2, #32
 80088c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68da      	ldr	r2, [r3, #12]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f022 0210 	bic.w	r2, r2, #16
 80088dc:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088de:	8a7b      	ldrh	r3, [r7, #18]
 80088e0:	4619      	mov	r1, r3
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f85a 	bl	800899c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80088e8:	e01f      	b.n	800892a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80088ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d008      	beq.n	8008906 <HAL_UART_IRQHandler+0x326>
 80088f4:	6a3b      	ldr	r3, [r7, #32]
 80088f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d003      	beq.n	8008906 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f9fb 	bl	8008cfa <UART_Transmit_IT>
    return;
 8008904:	e012      	b.n	800892c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00d      	beq.n	800892c <HAL_UART_IRQHandler+0x34c>
 8008910:	6a3b      	ldr	r3, [r7, #32]
 8008912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008916:	2b00      	cmp	r3, #0
 8008918:	d008      	beq.n	800892c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fa3d 	bl	8008d9a <UART_EndTransmit_IT>
    return;
 8008920:	e004      	b.n	800892c <HAL_UART_IRQHandler+0x34c>
    return;
 8008922:	bf00      	nop
 8008924:	e002      	b.n	800892c <HAL_UART_IRQHandler+0x34c>
      return;
 8008926:	bf00      	nop
 8008928:	e000      	b.n	800892c <HAL_UART_IRQHandler+0x34c>
      return;
 800892a:	bf00      	nop
  }
}
 800892c:	3728      	adds	r7, #40	; 0x28
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	08008cd3 	.word	0x08008cd3

08008938 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800897c:	bf00      	nop
 800897e:	370c      	adds	r7, #12
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008990:	bf00      	nop
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	460b      	mov	r3, r1
 80089a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d113      	bne.n	80089f8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	695a      	ldr	r2, [r3, #20]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089e4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68da      	ldr	r2, [r3, #12]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089f4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089f6:	e002      	b.n	80089fe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80089f8:	68f8      	ldr	r0, [r7, #12]
 80089fa:	f7ff ff9d 	bl	8008938 <HAL_UART_TxCpltCallback>
}
 80089fe:	bf00      	nop
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f7ff ff99 	bl	800894c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a1a:	bf00      	nop
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	b084      	sub	sp, #16
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a2e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d12a      	bne.n	8008a94 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68da      	ldr	r2, [r3, #12]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a52:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	695a      	ldr	r2, [r3, #20]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f022 0201 	bic.w	r2, r2, #1
 8008a62:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	695a      	ldr	r2, [r3, #20]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a72:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2220      	movs	r2, #32
 8008a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d107      	bne.n	8008a94 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68da      	ldr	r2, [r3, #12]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f022 0210 	bic.w	r2, r2, #16
 8008a92:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d106      	bne.n	8008aaa <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	68f8      	ldr	r0, [r7, #12]
 8008aa4:	f7ff ff7a 	bl	800899c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008aa8:	e002      	b.n	8008ab0 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f7ff ff58 	bl	8008960 <HAL_UART_RxCpltCallback>
}
 8008ab0:	bf00      	nop
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d108      	bne.n	8008ae0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ad2:	085b      	lsrs	r3, r3, #1
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f7ff ff5f 	bl	800899c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ade:	e002      	b.n	8008ae6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f7ff ff47 	bl	8008974 <HAL_UART_RxHalfCpltCallback>
}
 8008ae6:	bf00      	nop
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008af6:	2300      	movs	r3, #0
 8008af8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008afe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	695b      	ldr	r3, [r3, #20]
 8008b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b0a:	2b80      	cmp	r3, #128	; 0x80
 8008b0c:	bf0c      	ite	eq
 8008b0e:	2301      	moveq	r3, #1
 8008b10:	2300      	movne	r3, #0
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	2b21      	cmp	r3, #33	; 0x21
 8008b20:	d108      	bne.n	8008b34 <UART_DMAError+0x46>
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d005      	beq.n	8008b34 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008b2e:	68b8      	ldr	r0, [r7, #8]
 8008b30:	f000 f88c 	bl	8008c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b3e:	2b40      	cmp	r3, #64	; 0x40
 8008b40:	bf0c      	ite	eq
 8008b42:	2301      	moveq	r3, #1
 8008b44:	2300      	movne	r3, #0
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	2b22      	cmp	r3, #34	; 0x22
 8008b54:	d108      	bne.n	8008b68 <UART_DMAError+0x7a>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d005      	beq.n	8008b68 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008b62:	68b8      	ldr	r0, [r7, #8]
 8008b64:	f000 f888 	bl	8008c78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b6c:	f043 0210 	orr.w	r2, r3, #16
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b74:	68b8      	ldr	r0, [r7, #8]
 8008b76:	f7ff ff07 	bl	8008988 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b7a:	bf00      	nop
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
	...

08008b84 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008b92:	68ba      	ldr	r2, [r7, #8]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	88fa      	ldrh	r2, [r7, #6]
 8008b9c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2222      	movs	r2, #34	; 0x22
 8008ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb0:	4a23      	ldr	r2, [pc, #140]	; (8008c40 <UART_Start_Receive_DMA+0xbc>)
 8008bb2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb8:	4a22      	ldr	r2, [pc, #136]	; (8008c44 <UART_Start_Receive_DMA+0xc0>)
 8008bba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc0:	4a21      	ldr	r2, [pc, #132]	; (8008c48 <UART_Start_Receive_DMA+0xc4>)
 8008bc2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc8:	2200      	movs	r2, #0
 8008bca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008bcc:	f107 0308 	add.w	r3, r7, #8
 8008bd0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	3304      	adds	r3, #4
 8008bdc:	4619      	mov	r1, r3
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	88fb      	ldrh	r3, [r7, #6]
 8008be4:	f7fb fa9c 	bl	8004120 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008be8:	2300      	movs	r3, #0
 8008bea:	613b      	str	r3, [r7, #16]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	613b      	str	r3, [r7, #16]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	613b      	str	r3, [r7, #16]
 8008bfc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	68da      	ldr	r2, [r3, #12]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c14:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	695a      	ldr	r2, [r3, #20]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f042 0201 	orr.w	r2, r2, #1
 8008c24:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	695a      	ldr	r2, [r3, #20]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c34:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3718      	adds	r7, #24
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}
 8008c40:	08008a23 	.word	0x08008a23
 8008c44:	08008ab9 	.word	0x08008ab9
 8008c48:	08008aef 	.word	0x08008aef

08008c4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68da      	ldr	r2, [r3, #12]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008c62:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2220      	movs	r2, #32
 8008c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68da      	ldr	r2, [r3, #12]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c8e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	695a      	ldr	r2, [r3, #20]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f022 0201 	bic.w	r2, r2, #1
 8008c9e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d107      	bne.n	8008cb8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68da      	ldr	r2, [r3, #12]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f022 0210 	bic.w	r2, r2, #16
 8008cb6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2220      	movs	r2, #32
 8008cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008cc6:	bf00      	nop
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f7ff fe4b 	bl	8008988 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cf2:	bf00      	nop
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b085      	sub	sp, #20
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b21      	cmp	r3, #33	; 0x21
 8008d0c:	d13e      	bne.n	8008d8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d16:	d114      	bne.n	8008d42 <UART_Transmit_IT+0x48>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d110      	bne.n	8008d42 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a1b      	ldr	r3, [r3, #32]
 8008d24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	881b      	ldrh	r3, [r3, #0]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	1c9a      	adds	r2, r3, #2
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	621a      	str	r2, [r3, #32]
 8008d40:	e008      	b.n	8008d54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a1b      	ldr	r3, [r3, #32]
 8008d46:	1c59      	adds	r1, r3, #1
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	6211      	str	r1, [r2, #32]
 8008d4c:	781a      	ldrb	r2, [r3, #0]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	3b01      	subs	r3, #1
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	4619      	mov	r1, r3
 8008d62:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10f      	bne.n	8008d88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	68da      	ldr	r2, [r3, #12]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	68da      	ldr	r2, [r3, #12]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	e000      	b.n	8008d8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d8c:	2302      	movs	r3, #2
  }
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	68da      	ldr	r2, [r3, #12]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008db0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f7ff fdbc 	bl	8008938 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b084      	sub	sp, #16
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b22      	cmp	r3, #34	; 0x22
 8008ddc:	f040 8087 	bne.w	8008eee <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de8:	d117      	bne.n	8008e1a <UART_Receive_IT+0x50>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	691b      	ldr	r3, [r3, #16]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d113      	bne.n	8008e1a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008df2:	2300      	movs	r3, #0
 8008df4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dfa:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e08:	b29a      	uxth	r2, r3
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e12:	1c9a      	adds	r2, r3, #2
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	629a      	str	r2, [r3, #40]	; 0x28
 8008e18:	e026      	b.n	8008e68 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e1e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008e20:	2300      	movs	r3, #0
 8008e22:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e2c:	d007      	beq.n	8008e3e <UART_Receive_IT+0x74>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d10a      	bne.n	8008e4c <UART_Receive_IT+0x82>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d106      	bne.n	8008e4c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	b2da      	uxtb	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	701a      	strb	r2, [r3, #0]
 8008e4a:	e008      	b.n	8008e5e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e58:	b2da      	uxtb	r2, r3
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e62:	1c5a      	adds	r2, r3, #1
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	3b01      	subs	r3, #1
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	4619      	mov	r1, r3
 8008e76:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d136      	bne.n	8008eea <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68da      	ldr	r2, [r3, #12]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f022 0220 	bic.w	r2, r2, #32
 8008e8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68da      	ldr	r2, [r3, #12]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	695a      	ldr	r2, [r3, #20]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f022 0201 	bic.w	r2, r2, #1
 8008eaa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2220      	movs	r2, #32
 8008eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d10e      	bne.n	8008eda <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68da      	ldr	r2, [r3, #12]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f022 0210 	bic.w	r2, r2, #16
 8008eca:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f7ff fd62 	bl	800899c <HAL_UARTEx_RxEventCallback>
 8008ed8:	e002      	b.n	8008ee0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f7ff fd40 	bl	8008960 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	e002      	b.n	8008ef0 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	e000      	b.n	8008ef0 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008eee:	2302      	movs	r3, #2
  }
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	b09f      	sub	sp, #124	; 0x7c
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f0e:	68d9      	ldr	r1, [r3, #12]
 8008f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	ea40 0301 	orr.w	r3, r0, r1
 8008f18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f1c:	689a      	ldr	r2, [r3, #8]
 8008f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f20:	691b      	ldr	r3, [r3, #16]
 8008f22:	431a      	orrs	r2, r3
 8008f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f26:	695b      	ldr	r3, [r3, #20]
 8008f28:	431a      	orrs	r2, r3
 8008f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f2c:	69db      	ldr	r3, [r3, #28]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008f3c:	f021 010c 	bic.w	r1, r1, #12
 8008f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008f46:	430b      	orrs	r3, r1
 8008f48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f56:	6999      	ldr	r1, [r3, #24]
 8008f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	ea40 0301 	orr.w	r3, r0, r1
 8008f60:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	4bc5      	ldr	r3, [pc, #788]	; (800927c <UART_SetConfig+0x384>)
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d004      	beq.n	8008f76 <UART_SetConfig+0x7e>
 8008f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	4bc3      	ldr	r3, [pc, #780]	; (8009280 <UART_SetConfig+0x388>)
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d103      	bne.n	8008f7e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f76:	f7fe f8eb 	bl	8007150 <HAL_RCC_GetPCLK2Freq>
 8008f7a:	6778      	str	r0, [r7, #116]	; 0x74
 8008f7c:	e002      	b.n	8008f84 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f7e:	f7fe f8d3 	bl	8007128 <HAL_RCC_GetPCLK1Freq>
 8008f82:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f86:	69db      	ldr	r3, [r3, #28]
 8008f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f8c:	f040 80b6 	bne.w	80090fc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f92:	461c      	mov	r4, r3
 8008f94:	f04f 0500 	mov.w	r5, #0
 8008f98:	4622      	mov	r2, r4
 8008f9a:	462b      	mov	r3, r5
 8008f9c:	1891      	adds	r1, r2, r2
 8008f9e:	6439      	str	r1, [r7, #64]	; 0x40
 8008fa0:	415b      	adcs	r3, r3
 8008fa2:	647b      	str	r3, [r7, #68]	; 0x44
 8008fa4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008fa8:	1912      	adds	r2, r2, r4
 8008faa:	eb45 0303 	adc.w	r3, r5, r3
 8008fae:	f04f 0000 	mov.w	r0, #0
 8008fb2:	f04f 0100 	mov.w	r1, #0
 8008fb6:	00d9      	lsls	r1, r3, #3
 8008fb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008fbc:	00d0      	lsls	r0, r2, #3
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	1911      	adds	r1, r2, r4
 8008fc4:	6639      	str	r1, [r7, #96]	; 0x60
 8008fc6:	416b      	adcs	r3, r5
 8008fc8:	667b      	str	r3, [r7, #100]	; 0x64
 8008fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	461a      	mov	r2, r3
 8008fd0:	f04f 0300 	mov.w	r3, #0
 8008fd4:	1891      	adds	r1, r2, r2
 8008fd6:	63b9      	str	r1, [r7, #56]	; 0x38
 8008fd8:	415b      	adcs	r3, r3
 8008fda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008fe0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008fe4:	f7f7 fec2 	bl	8000d6c <__aeabi_uldivmod>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	460b      	mov	r3, r1
 8008fec:	4ba5      	ldr	r3, [pc, #660]	; (8009284 <UART_SetConfig+0x38c>)
 8008fee:	fba3 2302 	umull	r2, r3, r3, r2
 8008ff2:	095b      	lsrs	r3, r3, #5
 8008ff4:	011e      	lsls	r6, r3, #4
 8008ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ff8:	461c      	mov	r4, r3
 8008ffa:	f04f 0500 	mov.w	r5, #0
 8008ffe:	4622      	mov	r2, r4
 8009000:	462b      	mov	r3, r5
 8009002:	1891      	adds	r1, r2, r2
 8009004:	6339      	str	r1, [r7, #48]	; 0x30
 8009006:	415b      	adcs	r3, r3
 8009008:	637b      	str	r3, [r7, #52]	; 0x34
 800900a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800900e:	1912      	adds	r2, r2, r4
 8009010:	eb45 0303 	adc.w	r3, r5, r3
 8009014:	f04f 0000 	mov.w	r0, #0
 8009018:	f04f 0100 	mov.w	r1, #0
 800901c:	00d9      	lsls	r1, r3, #3
 800901e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009022:	00d0      	lsls	r0, r2, #3
 8009024:	4602      	mov	r2, r0
 8009026:	460b      	mov	r3, r1
 8009028:	1911      	adds	r1, r2, r4
 800902a:	65b9      	str	r1, [r7, #88]	; 0x58
 800902c:	416b      	adcs	r3, r5
 800902e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	461a      	mov	r2, r3
 8009036:	f04f 0300 	mov.w	r3, #0
 800903a:	1891      	adds	r1, r2, r2
 800903c:	62b9      	str	r1, [r7, #40]	; 0x28
 800903e:	415b      	adcs	r3, r3
 8009040:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009046:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800904a:	f7f7 fe8f 	bl	8000d6c <__aeabi_uldivmod>
 800904e:	4602      	mov	r2, r0
 8009050:	460b      	mov	r3, r1
 8009052:	4b8c      	ldr	r3, [pc, #560]	; (8009284 <UART_SetConfig+0x38c>)
 8009054:	fba3 1302 	umull	r1, r3, r3, r2
 8009058:	095b      	lsrs	r3, r3, #5
 800905a:	2164      	movs	r1, #100	; 0x64
 800905c:	fb01 f303 	mul.w	r3, r1, r3
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	00db      	lsls	r3, r3, #3
 8009064:	3332      	adds	r3, #50	; 0x32
 8009066:	4a87      	ldr	r2, [pc, #540]	; (8009284 <UART_SetConfig+0x38c>)
 8009068:	fba2 2303 	umull	r2, r3, r2, r3
 800906c:	095b      	lsrs	r3, r3, #5
 800906e:	005b      	lsls	r3, r3, #1
 8009070:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009074:	441e      	add	r6, r3
 8009076:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009078:	4618      	mov	r0, r3
 800907a:	f04f 0100 	mov.w	r1, #0
 800907e:	4602      	mov	r2, r0
 8009080:	460b      	mov	r3, r1
 8009082:	1894      	adds	r4, r2, r2
 8009084:	623c      	str	r4, [r7, #32]
 8009086:	415b      	adcs	r3, r3
 8009088:	627b      	str	r3, [r7, #36]	; 0x24
 800908a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800908e:	1812      	adds	r2, r2, r0
 8009090:	eb41 0303 	adc.w	r3, r1, r3
 8009094:	f04f 0400 	mov.w	r4, #0
 8009098:	f04f 0500 	mov.w	r5, #0
 800909c:	00dd      	lsls	r5, r3, #3
 800909e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80090a2:	00d4      	lsls	r4, r2, #3
 80090a4:	4622      	mov	r2, r4
 80090a6:	462b      	mov	r3, r5
 80090a8:	1814      	adds	r4, r2, r0
 80090aa:	653c      	str	r4, [r7, #80]	; 0x50
 80090ac:	414b      	adcs	r3, r1
 80090ae:	657b      	str	r3, [r7, #84]	; 0x54
 80090b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	461a      	mov	r2, r3
 80090b6:	f04f 0300 	mov.w	r3, #0
 80090ba:	1891      	adds	r1, r2, r2
 80090bc:	61b9      	str	r1, [r7, #24]
 80090be:	415b      	adcs	r3, r3
 80090c0:	61fb      	str	r3, [r7, #28]
 80090c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090c6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80090ca:	f7f7 fe4f 	bl	8000d6c <__aeabi_uldivmod>
 80090ce:	4602      	mov	r2, r0
 80090d0:	460b      	mov	r3, r1
 80090d2:	4b6c      	ldr	r3, [pc, #432]	; (8009284 <UART_SetConfig+0x38c>)
 80090d4:	fba3 1302 	umull	r1, r3, r3, r2
 80090d8:	095b      	lsrs	r3, r3, #5
 80090da:	2164      	movs	r1, #100	; 0x64
 80090dc:	fb01 f303 	mul.w	r3, r1, r3
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	3332      	adds	r3, #50	; 0x32
 80090e6:	4a67      	ldr	r2, [pc, #412]	; (8009284 <UART_SetConfig+0x38c>)
 80090e8:	fba2 2303 	umull	r2, r3, r2, r3
 80090ec:	095b      	lsrs	r3, r3, #5
 80090ee:	f003 0207 	and.w	r2, r3, #7
 80090f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4432      	add	r2, r6
 80090f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80090fa:	e0b9      	b.n	8009270 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80090fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090fe:	461c      	mov	r4, r3
 8009100:	f04f 0500 	mov.w	r5, #0
 8009104:	4622      	mov	r2, r4
 8009106:	462b      	mov	r3, r5
 8009108:	1891      	adds	r1, r2, r2
 800910a:	6139      	str	r1, [r7, #16]
 800910c:	415b      	adcs	r3, r3
 800910e:	617b      	str	r3, [r7, #20]
 8009110:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009114:	1912      	adds	r2, r2, r4
 8009116:	eb45 0303 	adc.w	r3, r5, r3
 800911a:	f04f 0000 	mov.w	r0, #0
 800911e:	f04f 0100 	mov.w	r1, #0
 8009122:	00d9      	lsls	r1, r3, #3
 8009124:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009128:	00d0      	lsls	r0, r2, #3
 800912a:	4602      	mov	r2, r0
 800912c:	460b      	mov	r3, r1
 800912e:	eb12 0804 	adds.w	r8, r2, r4
 8009132:	eb43 0905 	adc.w	r9, r3, r5
 8009136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	4618      	mov	r0, r3
 800913c:	f04f 0100 	mov.w	r1, #0
 8009140:	f04f 0200 	mov.w	r2, #0
 8009144:	f04f 0300 	mov.w	r3, #0
 8009148:	008b      	lsls	r3, r1, #2
 800914a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800914e:	0082      	lsls	r2, r0, #2
 8009150:	4640      	mov	r0, r8
 8009152:	4649      	mov	r1, r9
 8009154:	f7f7 fe0a 	bl	8000d6c <__aeabi_uldivmod>
 8009158:	4602      	mov	r2, r0
 800915a:	460b      	mov	r3, r1
 800915c:	4b49      	ldr	r3, [pc, #292]	; (8009284 <UART_SetConfig+0x38c>)
 800915e:	fba3 2302 	umull	r2, r3, r3, r2
 8009162:	095b      	lsrs	r3, r3, #5
 8009164:	011e      	lsls	r6, r3, #4
 8009166:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009168:	4618      	mov	r0, r3
 800916a:	f04f 0100 	mov.w	r1, #0
 800916e:	4602      	mov	r2, r0
 8009170:	460b      	mov	r3, r1
 8009172:	1894      	adds	r4, r2, r2
 8009174:	60bc      	str	r4, [r7, #8]
 8009176:	415b      	adcs	r3, r3
 8009178:	60fb      	str	r3, [r7, #12]
 800917a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800917e:	1812      	adds	r2, r2, r0
 8009180:	eb41 0303 	adc.w	r3, r1, r3
 8009184:	f04f 0400 	mov.w	r4, #0
 8009188:	f04f 0500 	mov.w	r5, #0
 800918c:	00dd      	lsls	r5, r3, #3
 800918e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009192:	00d4      	lsls	r4, r2, #3
 8009194:	4622      	mov	r2, r4
 8009196:	462b      	mov	r3, r5
 8009198:	1814      	adds	r4, r2, r0
 800919a:	64bc      	str	r4, [r7, #72]	; 0x48
 800919c:	414b      	adcs	r3, r1
 800919e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	4618      	mov	r0, r3
 80091a6:	f04f 0100 	mov.w	r1, #0
 80091aa:	f04f 0200 	mov.w	r2, #0
 80091ae:	f04f 0300 	mov.w	r3, #0
 80091b2:	008b      	lsls	r3, r1, #2
 80091b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80091b8:	0082      	lsls	r2, r0, #2
 80091ba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80091be:	f7f7 fdd5 	bl	8000d6c <__aeabi_uldivmod>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	4b2f      	ldr	r3, [pc, #188]	; (8009284 <UART_SetConfig+0x38c>)
 80091c8:	fba3 1302 	umull	r1, r3, r3, r2
 80091cc:	095b      	lsrs	r3, r3, #5
 80091ce:	2164      	movs	r1, #100	; 0x64
 80091d0:	fb01 f303 	mul.w	r3, r1, r3
 80091d4:	1ad3      	subs	r3, r2, r3
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	3332      	adds	r3, #50	; 0x32
 80091da:	4a2a      	ldr	r2, [pc, #168]	; (8009284 <UART_SetConfig+0x38c>)
 80091dc:	fba2 2303 	umull	r2, r3, r2, r3
 80091e0:	095b      	lsrs	r3, r3, #5
 80091e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80091e6:	441e      	add	r6, r3
 80091e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091ea:	4618      	mov	r0, r3
 80091ec:	f04f 0100 	mov.w	r1, #0
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	1894      	adds	r4, r2, r2
 80091f6:	603c      	str	r4, [r7, #0]
 80091f8:	415b      	adcs	r3, r3
 80091fa:	607b      	str	r3, [r7, #4]
 80091fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009200:	1812      	adds	r2, r2, r0
 8009202:	eb41 0303 	adc.w	r3, r1, r3
 8009206:	f04f 0400 	mov.w	r4, #0
 800920a:	f04f 0500 	mov.w	r5, #0
 800920e:	00dd      	lsls	r5, r3, #3
 8009210:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009214:	00d4      	lsls	r4, r2, #3
 8009216:	4622      	mov	r2, r4
 8009218:	462b      	mov	r3, r5
 800921a:	eb12 0a00 	adds.w	sl, r2, r0
 800921e:	eb43 0b01 	adc.w	fp, r3, r1
 8009222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	4618      	mov	r0, r3
 8009228:	f04f 0100 	mov.w	r1, #0
 800922c:	f04f 0200 	mov.w	r2, #0
 8009230:	f04f 0300 	mov.w	r3, #0
 8009234:	008b      	lsls	r3, r1, #2
 8009236:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800923a:	0082      	lsls	r2, r0, #2
 800923c:	4650      	mov	r0, sl
 800923e:	4659      	mov	r1, fp
 8009240:	f7f7 fd94 	bl	8000d6c <__aeabi_uldivmod>
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	4b0e      	ldr	r3, [pc, #56]	; (8009284 <UART_SetConfig+0x38c>)
 800924a:	fba3 1302 	umull	r1, r3, r3, r2
 800924e:	095b      	lsrs	r3, r3, #5
 8009250:	2164      	movs	r1, #100	; 0x64
 8009252:	fb01 f303 	mul.w	r3, r1, r3
 8009256:	1ad3      	subs	r3, r2, r3
 8009258:	011b      	lsls	r3, r3, #4
 800925a:	3332      	adds	r3, #50	; 0x32
 800925c:	4a09      	ldr	r2, [pc, #36]	; (8009284 <UART_SetConfig+0x38c>)
 800925e:	fba2 2303 	umull	r2, r3, r2, r3
 8009262:	095b      	lsrs	r3, r3, #5
 8009264:	f003 020f 	and.w	r2, r3, #15
 8009268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4432      	add	r2, r6
 800926e:	609a      	str	r2, [r3, #8]
}
 8009270:	bf00      	nop
 8009272:	377c      	adds	r7, #124	; 0x7c
 8009274:	46bd      	mov	sp, r7
 8009276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927a:	bf00      	nop
 800927c:	40011000 	.word	0x40011000
 8009280:	40011400 	.word	0x40011400
 8009284:	51eb851f 	.word	0x51eb851f

08009288 <calloc>:
 8009288:	4b02      	ldr	r3, [pc, #8]	; (8009294 <calloc+0xc>)
 800928a:	460a      	mov	r2, r1
 800928c:	4601      	mov	r1, r0
 800928e:	6818      	ldr	r0, [r3, #0]
 8009290:	f000 b842 	b.w	8009318 <_calloc_r>
 8009294:	20000040 	.word	0x20000040

08009298 <__errno>:
 8009298:	4b01      	ldr	r3, [pc, #4]	; (80092a0 <__errno+0x8>)
 800929a:	6818      	ldr	r0, [r3, #0]
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop
 80092a0:	20000040 	.word	0x20000040

080092a4 <__libc_init_array>:
 80092a4:	b570      	push	{r4, r5, r6, lr}
 80092a6:	4d0d      	ldr	r5, [pc, #52]	; (80092dc <__libc_init_array+0x38>)
 80092a8:	4c0d      	ldr	r4, [pc, #52]	; (80092e0 <__libc_init_array+0x3c>)
 80092aa:	1b64      	subs	r4, r4, r5
 80092ac:	10a4      	asrs	r4, r4, #2
 80092ae:	2600      	movs	r6, #0
 80092b0:	42a6      	cmp	r6, r4
 80092b2:	d109      	bne.n	80092c8 <__libc_init_array+0x24>
 80092b4:	4d0b      	ldr	r5, [pc, #44]	; (80092e4 <__libc_init_array+0x40>)
 80092b6:	4c0c      	ldr	r4, [pc, #48]	; (80092e8 <__libc_init_array+0x44>)
 80092b8:	f001 f86c 	bl	800a394 <_init>
 80092bc:	1b64      	subs	r4, r4, r5
 80092be:	10a4      	asrs	r4, r4, #2
 80092c0:	2600      	movs	r6, #0
 80092c2:	42a6      	cmp	r6, r4
 80092c4:	d105      	bne.n	80092d2 <__libc_init_array+0x2e>
 80092c6:	bd70      	pop	{r4, r5, r6, pc}
 80092c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80092cc:	4798      	blx	r3
 80092ce:	3601      	adds	r6, #1
 80092d0:	e7ee      	b.n	80092b0 <__libc_init_array+0xc>
 80092d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80092d6:	4798      	blx	r3
 80092d8:	3601      	adds	r6, #1
 80092da:	e7f2      	b.n	80092c2 <__libc_init_array+0x1e>
 80092dc:	0800a420 	.word	0x0800a420
 80092e0:	0800a420 	.word	0x0800a420
 80092e4:	0800a420 	.word	0x0800a420
 80092e8:	0800a424 	.word	0x0800a424

080092ec <memcpy>:
 80092ec:	440a      	add	r2, r1
 80092ee:	4291      	cmp	r1, r2
 80092f0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80092f4:	d100      	bne.n	80092f8 <memcpy+0xc>
 80092f6:	4770      	bx	lr
 80092f8:	b510      	push	{r4, lr}
 80092fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009302:	4291      	cmp	r1, r2
 8009304:	d1f9      	bne.n	80092fa <memcpy+0xe>
 8009306:	bd10      	pop	{r4, pc}

08009308 <memset>:
 8009308:	4402      	add	r2, r0
 800930a:	4603      	mov	r3, r0
 800930c:	4293      	cmp	r3, r2
 800930e:	d100      	bne.n	8009312 <memset+0xa>
 8009310:	4770      	bx	lr
 8009312:	f803 1b01 	strb.w	r1, [r3], #1
 8009316:	e7f9      	b.n	800930c <memset+0x4>

08009318 <_calloc_r>:
 8009318:	b513      	push	{r0, r1, r4, lr}
 800931a:	434a      	muls	r2, r1
 800931c:	4611      	mov	r1, r2
 800931e:	9201      	str	r2, [sp, #4]
 8009320:	f000 f80a 	bl	8009338 <_malloc_r>
 8009324:	4604      	mov	r4, r0
 8009326:	b118      	cbz	r0, 8009330 <_calloc_r+0x18>
 8009328:	9a01      	ldr	r2, [sp, #4]
 800932a:	2100      	movs	r1, #0
 800932c:	f7ff ffec 	bl	8009308 <memset>
 8009330:	4620      	mov	r0, r4
 8009332:	b002      	add	sp, #8
 8009334:	bd10      	pop	{r4, pc}
	...

08009338 <_malloc_r>:
 8009338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800933a:	1ccd      	adds	r5, r1, #3
 800933c:	f025 0503 	bic.w	r5, r5, #3
 8009340:	3508      	adds	r5, #8
 8009342:	2d0c      	cmp	r5, #12
 8009344:	bf38      	it	cc
 8009346:	250c      	movcc	r5, #12
 8009348:	2d00      	cmp	r5, #0
 800934a:	4606      	mov	r6, r0
 800934c:	db01      	blt.n	8009352 <_malloc_r+0x1a>
 800934e:	42a9      	cmp	r1, r5
 8009350:	d903      	bls.n	800935a <_malloc_r+0x22>
 8009352:	230c      	movs	r3, #12
 8009354:	6033      	str	r3, [r6, #0]
 8009356:	2000      	movs	r0, #0
 8009358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800935a:	f000 f857 	bl	800940c <__malloc_lock>
 800935e:	4921      	ldr	r1, [pc, #132]	; (80093e4 <_malloc_r+0xac>)
 8009360:	680a      	ldr	r2, [r1, #0]
 8009362:	4614      	mov	r4, r2
 8009364:	b99c      	cbnz	r4, 800938e <_malloc_r+0x56>
 8009366:	4f20      	ldr	r7, [pc, #128]	; (80093e8 <_malloc_r+0xb0>)
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	b923      	cbnz	r3, 8009376 <_malloc_r+0x3e>
 800936c:	4621      	mov	r1, r4
 800936e:	4630      	mov	r0, r6
 8009370:	f000 f83c 	bl	80093ec <_sbrk_r>
 8009374:	6038      	str	r0, [r7, #0]
 8009376:	4629      	mov	r1, r5
 8009378:	4630      	mov	r0, r6
 800937a:	f000 f837 	bl	80093ec <_sbrk_r>
 800937e:	1c43      	adds	r3, r0, #1
 8009380:	d123      	bne.n	80093ca <_malloc_r+0x92>
 8009382:	230c      	movs	r3, #12
 8009384:	6033      	str	r3, [r6, #0]
 8009386:	4630      	mov	r0, r6
 8009388:	f000 f846 	bl	8009418 <__malloc_unlock>
 800938c:	e7e3      	b.n	8009356 <_malloc_r+0x1e>
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	1b5b      	subs	r3, r3, r5
 8009392:	d417      	bmi.n	80093c4 <_malloc_r+0x8c>
 8009394:	2b0b      	cmp	r3, #11
 8009396:	d903      	bls.n	80093a0 <_malloc_r+0x68>
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	441c      	add	r4, r3
 800939c:	6025      	str	r5, [r4, #0]
 800939e:	e004      	b.n	80093aa <_malloc_r+0x72>
 80093a0:	6863      	ldr	r3, [r4, #4]
 80093a2:	42a2      	cmp	r2, r4
 80093a4:	bf0c      	ite	eq
 80093a6:	600b      	streq	r3, [r1, #0]
 80093a8:	6053      	strne	r3, [r2, #4]
 80093aa:	4630      	mov	r0, r6
 80093ac:	f000 f834 	bl	8009418 <__malloc_unlock>
 80093b0:	f104 000b 	add.w	r0, r4, #11
 80093b4:	1d23      	adds	r3, r4, #4
 80093b6:	f020 0007 	bic.w	r0, r0, #7
 80093ba:	1ac2      	subs	r2, r0, r3
 80093bc:	d0cc      	beq.n	8009358 <_malloc_r+0x20>
 80093be:	1a1b      	subs	r3, r3, r0
 80093c0:	50a3      	str	r3, [r4, r2]
 80093c2:	e7c9      	b.n	8009358 <_malloc_r+0x20>
 80093c4:	4622      	mov	r2, r4
 80093c6:	6864      	ldr	r4, [r4, #4]
 80093c8:	e7cc      	b.n	8009364 <_malloc_r+0x2c>
 80093ca:	1cc4      	adds	r4, r0, #3
 80093cc:	f024 0403 	bic.w	r4, r4, #3
 80093d0:	42a0      	cmp	r0, r4
 80093d2:	d0e3      	beq.n	800939c <_malloc_r+0x64>
 80093d4:	1a21      	subs	r1, r4, r0
 80093d6:	4630      	mov	r0, r6
 80093d8:	f000 f808 	bl	80093ec <_sbrk_r>
 80093dc:	3001      	adds	r0, #1
 80093de:	d1dd      	bne.n	800939c <_malloc_r+0x64>
 80093e0:	e7cf      	b.n	8009382 <_malloc_r+0x4a>
 80093e2:	bf00      	nop
 80093e4:	200007f0 	.word	0x200007f0
 80093e8:	200007f4 	.word	0x200007f4

080093ec <_sbrk_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4d06      	ldr	r5, [pc, #24]	; (8009408 <_sbrk_r+0x1c>)
 80093f0:	2300      	movs	r3, #0
 80093f2:	4604      	mov	r4, r0
 80093f4:	4608      	mov	r0, r1
 80093f6:	602b      	str	r3, [r5, #0]
 80093f8:	f7fa fb98 	bl	8003b2c <_sbrk>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d102      	bne.n	8009406 <_sbrk_r+0x1a>
 8009400:	682b      	ldr	r3, [r5, #0]
 8009402:	b103      	cbz	r3, 8009406 <_sbrk_r+0x1a>
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	20000a70 	.word	0x20000a70

0800940c <__malloc_lock>:
 800940c:	4801      	ldr	r0, [pc, #4]	; (8009414 <__malloc_lock+0x8>)
 800940e:	f000 b809 	b.w	8009424 <__retarget_lock_acquire_recursive>
 8009412:	bf00      	nop
 8009414:	20000a78 	.word	0x20000a78

08009418 <__malloc_unlock>:
 8009418:	4801      	ldr	r0, [pc, #4]	; (8009420 <__malloc_unlock+0x8>)
 800941a:	f000 b804 	b.w	8009426 <__retarget_lock_release_recursive>
 800941e:	bf00      	nop
 8009420:	20000a78 	.word	0x20000a78

08009424 <__retarget_lock_acquire_recursive>:
 8009424:	4770      	bx	lr

08009426 <__retarget_lock_release_recursive>:
 8009426:	4770      	bx	lr

08009428 <pow>:
 8009428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800942c:	ec59 8b10 	vmov	r8, r9, d0
 8009430:	ec57 6b11 	vmov	r6, r7, d1
 8009434:	f000 f8a8 	bl	8009588 <__ieee754_pow>
 8009438:	4b4e      	ldr	r3, [pc, #312]	; (8009574 <pow+0x14c>)
 800943a:	f993 3000 	ldrsb.w	r3, [r3]
 800943e:	3301      	adds	r3, #1
 8009440:	ec55 4b10 	vmov	r4, r5, d0
 8009444:	d015      	beq.n	8009472 <pow+0x4a>
 8009446:	4632      	mov	r2, r6
 8009448:	463b      	mov	r3, r7
 800944a:	4630      	mov	r0, r6
 800944c:	4639      	mov	r1, r7
 800944e:	f7f7 fb19 	bl	8000a84 <__aeabi_dcmpun>
 8009452:	b970      	cbnz	r0, 8009472 <pow+0x4a>
 8009454:	4642      	mov	r2, r8
 8009456:	464b      	mov	r3, r9
 8009458:	4640      	mov	r0, r8
 800945a:	4649      	mov	r1, r9
 800945c:	f7f7 fb12 	bl	8000a84 <__aeabi_dcmpun>
 8009460:	2200      	movs	r2, #0
 8009462:	2300      	movs	r3, #0
 8009464:	b148      	cbz	r0, 800947a <pow+0x52>
 8009466:	4630      	mov	r0, r6
 8009468:	4639      	mov	r1, r7
 800946a:	f7f7 fad9 	bl	8000a20 <__aeabi_dcmpeq>
 800946e:	2800      	cmp	r0, #0
 8009470:	d17d      	bne.n	800956e <pow+0x146>
 8009472:	ec45 4b10 	vmov	d0, r4, r5
 8009476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800947a:	4640      	mov	r0, r8
 800947c:	4649      	mov	r1, r9
 800947e:	f7f7 facf 	bl	8000a20 <__aeabi_dcmpeq>
 8009482:	b1e0      	cbz	r0, 80094be <pow+0x96>
 8009484:	2200      	movs	r2, #0
 8009486:	2300      	movs	r3, #0
 8009488:	4630      	mov	r0, r6
 800948a:	4639      	mov	r1, r7
 800948c:	f7f7 fac8 	bl	8000a20 <__aeabi_dcmpeq>
 8009490:	2800      	cmp	r0, #0
 8009492:	d16c      	bne.n	800956e <pow+0x146>
 8009494:	ec47 6b10 	vmov	d0, r6, r7
 8009498:	f000 fe55 	bl	800a146 <finite>
 800949c:	2800      	cmp	r0, #0
 800949e:	d0e8      	beq.n	8009472 <pow+0x4a>
 80094a0:	2200      	movs	r2, #0
 80094a2:	2300      	movs	r3, #0
 80094a4:	4630      	mov	r0, r6
 80094a6:	4639      	mov	r1, r7
 80094a8:	f7f7 fac4 	bl	8000a34 <__aeabi_dcmplt>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	d0e0      	beq.n	8009472 <pow+0x4a>
 80094b0:	f7ff fef2 	bl	8009298 <__errno>
 80094b4:	2321      	movs	r3, #33	; 0x21
 80094b6:	6003      	str	r3, [r0, #0]
 80094b8:	2400      	movs	r4, #0
 80094ba:	4d2f      	ldr	r5, [pc, #188]	; (8009578 <pow+0x150>)
 80094bc:	e7d9      	b.n	8009472 <pow+0x4a>
 80094be:	ec45 4b10 	vmov	d0, r4, r5
 80094c2:	f000 fe40 	bl	800a146 <finite>
 80094c6:	bbb8      	cbnz	r0, 8009538 <pow+0x110>
 80094c8:	ec49 8b10 	vmov	d0, r8, r9
 80094cc:	f000 fe3b 	bl	800a146 <finite>
 80094d0:	b390      	cbz	r0, 8009538 <pow+0x110>
 80094d2:	ec47 6b10 	vmov	d0, r6, r7
 80094d6:	f000 fe36 	bl	800a146 <finite>
 80094da:	b368      	cbz	r0, 8009538 <pow+0x110>
 80094dc:	4622      	mov	r2, r4
 80094de:	462b      	mov	r3, r5
 80094e0:	4620      	mov	r0, r4
 80094e2:	4629      	mov	r1, r5
 80094e4:	f7f7 face 	bl	8000a84 <__aeabi_dcmpun>
 80094e8:	b160      	cbz	r0, 8009504 <pow+0xdc>
 80094ea:	f7ff fed5 	bl	8009298 <__errno>
 80094ee:	2321      	movs	r3, #33	; 0x21
 80094f0:	6003      	str	r3, [r0, #0]
 80094f2:	2200      	movs	r2, #0
 80094f4:	2300      	movs	r3, #0
 80094f6:	4610      	mov	r0, r2
 80094f8:	4619      	mov	r1, r3
 80094fa:	f7f7 f953 	bl	80007a4 <__aeabi_ddiv>
 80094fe:	4604      	mov	r4, r0
 8009500:	460d      	mov	r5, r1
 8009502:	e7b6      	b.n	8009472 <pow+0x4a>
 8009504:	f7ff fec8 	bl	8009298 <__errno>
 8009508:	2322      	movs	r3, #34	; 0x22
 800950a:	6003      	str	r3, [r0, #0]
 800950c:	2200      	movs	r2, #0
 800950e:	2300      	movs	r3, #0
 8009510:	4640      	mov	r0, r8
 8009512:	4649      	mov	r1, r9
 8009514:	f7f7 fa8e 	bl	8000a34 <__aeabi_dcmplt>
 8009518:	2400      	movs	r4, #0
 800951a:	b158      	cbz	r0, 8009534 <pow+0x10c>
 800951c:	ec47 6b10 	vmov	d0, r6, r7
 8009520:	f000 fe26 	bl	800a170 <rint>
 8009524:	4632      	mov	r2, r6
 8009526:	ec51 0b10 	vmov	r0, r1, d0
 800952a:	463b      	mov	r3, r7
 800952c:	f7f7 fa78 	bl	8000a20 <__aeabi_dcmpeq>
 8009530:	2800      	cmp	r0, #0
 8009532:	d0c2      	beq.n	80094ba <pow+0x92>
 8009534:	4d11      	ldr	r5, [pc, #68]	; (800957c <pow+0x154>)
 8009536:	e79c      	b.n	8009472 <pow+0x4a>
 8009538:	2200      	movs	r2, #0
 800953a:	2300      	movs	r3, #0
 800953c:	4620      	mov	r0, r4
 800953e:	4629      	mov	r1, r5
 8009540:	f7f7 fa6e 	bl	8000a20 <__aeabi_dcmpeq>
 8009544:	2800      	cmp	r0, #0
 8009546:	d094      	beq.n	8009472 <pow+0x4a>
 8009548:	ec49 8b10 	vmov	d0, r8, r9
 800954c:	f000 fdfb 	bl	800a146 <finite>
 8009550:	2800      	cmp	r0, #0
 8009552:	d08e      	beq.n	8009472 <pow+0x4a>
 8009554:	ec47 6b10 	vmov	d0, r6, r7
 8009558:	f000 fdf5 	bl	800a146 <finite>
 800955c:	2800      	cmp	r0, #0
 800955e:	d088      	beq.n	8009472 <pow+0x4a>
 8009560:	f7ff fe9a 	bl	8009298 <__errno>
 8009564:	2322      	movs	r3, #34	; 0x22
 8009566:	6003      	str	r3, [r0, #0]
 8009568:	2400      	movs	r4, #0
 800956a:	2500      	movs	r5, #0
 800956c:	e781      	b.n	8009472 <pow+0x4a>
 800956e:	4d04      	ldr	r5, [pc, #16]	; (8009580 <pow+0x158>)
 8009570:	2400      	movs	r4, #0
 8009572:	e77e      	b.n	8009472 <pow+0x4a>
 8009574:	200000a4 	.word	0x200000a4
 8009578:	fff00000 	.word	0xfff00000
 800957c:	7ff00000 	.word	0x7ff00000
 8009580:	3ff00000 	.word	0x3ff00000
 8009584:	00000000 	.word	0x00000000

08009588 <__ieee754_pow>:
 8009588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800958c:	ed2d 8b06 	vpush	{d8-d10}
 8009590:	b08d      	sub	sp, #52	; 0x34
 8009592:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009596:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800959a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800959e:	ea56 0100 	orrs.w	r1, r6, r0
 80095a2:	ec53 2b10 	vmov	r2, r3, d0
 80095a6:	f000 84d1 	beq.w	8009f4c <__ieee754_pow+0x9c4>
 80095aa:	497f      	ldr	r1, [pc, #508]	; (80097a8 <__ieee754_pow+0x220>)
 80095ac:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80095b0:	428c      	cmp	r4, r1
 80095b2:	ee10 8a10 	vmov	r8, s0
 80095b6:	4699      	mov	r9, r3
 80095b8:	dc09      	bgt.n	80095ce <__ieee754_pow+0x46>
 80095ba:	d103      	bne.n	80095c4 <__ieee754_pow+0x3c>
 80095bc:	b97a      	cbnz	r2, 80095de <__ieee754_pow+0x56>
 80095be:	42a6      	cmp	r6, r4
 80095c0:	dd02      	ble.n	80095c8 <__ieee754_pow+0x40>
 80095c2:	e00c      	b.n	80095de <__ieee754_pow+0x56>
 80095c4:	428e      	cmp	r6, r1
 80095c6:	dc02      	bgt.n	80095ce <__ieee754_pow+0x46>
 80095c8:	428e      	cmp	r6, r1
 80095ca:	d110      	bne.n	80095ee <__ieee754_pow+0x66>
 80095cc:	b178      	cbz	r0, 80095ee <__ieee754_pow+0x66>
 80095ce:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80095d2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80095d6:	ea54 0308 	orrs.w	r3, r4, r8
 80095da:	f000 84b7 	beq.w	8009f4c <__ieee754_pow+0x9c4>
 80095de:	4873      	ldr	r0, [pc, #460]	; (80097ac <__ieee754_pow+0x224>)
 80095e0:	b00d      	add	sp, #52	; 0x34
 80095e2:	ecbd 8b06 	vpop	{d8-d10}
 80095e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ea:	f000 bdb9 	b.w	800a160 <nan>
 80095ee:	f1b9 0f00 	cmp.w	r9, #0
 80095f2:	da36      	bge.n	8009662 <__ieee754_pow+0xda>
 80095f4:	496e      	ldr	r1, [pc, #440]	; (80097b0 <__ieee754_pow+0x228>)
 80095f6:	428e      	cmp	r6, r1
 80095f8:	dc51      	bgt.n	800969e <__ieee754_pow+0x116>
 80095fa:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 80095fe:	428e      	cmp	r6, r1
 8009600:	f340 84af 	ble.w	8009f62 <__ieee754_pow+0x9da>
 8009604:	1531      	asrs	r1, r6, #20
 8009606:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800960a:	2914      	cmp	r1, #20
 800960c:	dd0f      	ble.n	800962e <__ieee754_pow+0xa6>
 800960e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8009612:	fa20 fc01 	lsr.w	ip, r0, r1
 8009616:	fa0c f101 	lsl.w	r1, ip, r1
 800961a:	4281      	cmp	r1, r0
 800961c:	f040 84a1 	bne.w	8009f62 <__ieee754_pow+0x9da>
 8009620:	f00c 0c01 	and.w	ip, ip, #1
 8009624:	f1cc 0102 	rsb	r1, ip, #2
 8009628:	9100      	str	r1, [sp, #0]
 800962a:	b180      	cbz	r0, 800964e <__ieee754_pow+0xc6>
 800962c:	e059      	b.n	80096e2 <__ieee754_pow+0x15a>
 800962e:	2800      	cmp	r0, #0
 8009630:	d155      	bne.n	80096de <__ieee754_pow+0x156>
 8009632:	f1c1 0114 	rsb	r1, r1, #20
 8009636:	fa46 fc01 	asr.w	ip, r6, r1
 800963a:	fa0c f101 	lsl.w	r1, ip, r1
 800963e:	42b1      	cmp	r1, r6
 8009640:	f040 848c 	bne.w	8009f5c <__ieee754_pow+0x9d4>
 8009644:	f00c 0c01 	and.w	ip, ip, #1
 8009648:	f1cc 0102 	rsb	r1, ip, #2
 800964c:	9100      	str	r1, [sp, #0]
 800964e:	4959      	ldr	r1, [pc, #356]	; (80097b4 <__ieee754_pow+0x22c>)
 8009650:	428e      	cmp	r6, r1
 8009652:	d12d      	bne.n	80096b0 <__ieee754_pow+0x128>
 8009654:	2f00      	cmp	r7, #0
 8009656:	da79      	bge.n	800974c <__ieee754_pow+0x1c4>
 8009658:	4956      	ldr	r1, [pc, #344]	; (80097b4 <__ieee754_pow+0x22c>)
 800965a:	2000      	movs	r0, #0
 800965c:	f7f7 f8a2 	bl	80007a4 <__aeabi_ddiv>
 8009660:	e016      	b.n	8009690 <__ieee754_pow+0x108>
 8009662:	2100      	movs	r1, #0
 8009664:	9100      	str	r1, [sp, #0]
 8009666:	2800      	cmp	r0, #0
 8009668:	d13b      	bne.n	80096e2 <__ieee754_pow+0x15a>
 800966a:	494f      	ldr	r1, [pc, #316]	; (80097a8 <__ieee754_pow+0x220>)
 800966c:	428e      	cmp	r6, r1
 800966e:	d1ee      	bne.n	800964e <__ieee754_pow+0xc6>
 8009670:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009674:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009678:	ea53 0308 	orrs.w	r3, r3, r8
 800967c:	f000 8466 	beq.w	8009f4c <__ieee754_pow+0x9c4>
 8009680:	4b4d      	ldr	r3, [pc, #308]	; (80097b8 <__ieee754_pow+0x230>)
 8009682:	429c      	cmp	r4, r3
 8009684:	dd0d      	ble.n	80096a2 <__ieee754_pow+0x11a>
 8009686:	2f00      	cmp	r7, #0
 8009688:	f280 8464 	bge.w	8009f54 <__ieee754_pow+0x9cc>
 800968c:	2000      	movs	r0, #0
 800968e:	2100      	movs	r1, #0
 8009690:	ec41 0b10 	vmov	d0, r0, r1
 8009694:	b00d      	add	sp, #52	; 0x34
 8009696:	ecbd 8b06 	vpop	{d8-d10}
 800969a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800969e:	2102      	movs	r1, #2
 80096a0:	e7e0      	b.n	8009664 <__ieee754_pow+0xdc>
 80096a2:	2f00      	cmp	r7, #0
 80096a4:	daf2      	bge.n	800968c <__ieee754_pow+0x104>
 80096a6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80096aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80096ae:	e7ef      	b.n	8009690 <__ieee754_pow+0x108>
 80096b0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80096b4:	d104      	bne.n	80096c0 <__ieee754_pow+0x138>
 80096b6:	4610      	mov	r0, r2
 80096b8:	4619      	mov	r1, r3
 80096ba:	f7f6 ff49 	bl	8000550 <__aeabi_dmul>
 80096be:	e7e7      	b.n	8009690 <__ieee754_pow+0x108>
 80096c0:	493e      	ldr	r1, [pc, #248]	; (80097bc <__ieee754_pow+0x234>)
 80096c2:	428f      	cmp	r7, r1
 80096c4:	d10d      	bne.n	80096e2 <__ieee754_pow+0x15a>
 80096c6:	f1b9 0f00 	cmp.w	r9, #0
 80096ca:	db0a      	blt.n	80096e2 <__ieee754_pow+0x15a>
 80096cc:	ec43 2b10 	vmov	d0, r2, r3
 80096d0:	b00d      	add	sp, #52	; 0x34
 80096d2:	ecbd 8b06 	vpop	{d8-d10}
 80096d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096da:	f000 bc77 	b.w	8009fcc <__ieee754_sqrt>
 80096de:	2100      	movs	r1, #0
 80096e0:	9100      	str	r1, [sp, #0]
 80096e2:	ec43 2b10 	vmov	d0, r2, r3
 80096e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80096ea:	f000 fd23 	bl	800a134 <fabs>
 80096ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096f2:	ec51 0b10 	vmov	r0, r1, d0
 80096f6:	f1b8 0f00 	cmp.w	r8, #0
 80096fa:	d12a      	bne.n	8009752 <__ieee754_pow+0x1ca>
 80096fc:	b12c      	cbz	r4, 800970a <__ieee754_pow+0x182>
 80096fe:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80097b4 <__ieee754_pow+0x22c>
 8009702:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8009706:	45e6      	cmp	lr, ip
 8009708:	d123      	bne.n	8009752 <__ieee754_pow+0x1ca>
 800970a:	2f00      	cmp	r7, #0
 800970c:	da05      	bge.n	800971a <__ieee754_pow+0x192>
 800970e:	4602      	mov	r2, r0
 8009710:	460b      	mov	r3, r1
 8009712:	2000      	movs	r0, #0
 8009714:	4927      	ldr	r1, [pc, #156]	; (80097b4 <__ieee754_pow+0x22c>)
 8009716:	f7f7 f845 	bl	80007a4 <__aeabi_ddiv>
 800971a:	f1b9 0f00 	cmp.w	r9, #0
 800971e:	dab7      	bge.n	8009690 <__ieee754_pow+0x108>
 8009720:	9b00      	ldr	r3, [sp, #0]
 8009722:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009726:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800972a:	4323      	orrs	r3, r4
 800972c:	d108      	bne.n	8009740 <__ieee754_pow+0x1b8>
 800972e:	4602      	mov	r2, r0
 8009730:	460b      	mov	r3, r1
 8009732:	4610      	mov	r0, r2
 8009734:	4619      	mov	r1, r3
 8009736:	f7f6 fd53 	bl	80001e0 <__aeabi_dsub>
 800973a:	4602      	mov	r2, r0
 800973c:	460b      	mov	r3, r1
 800973e:	e78d      	b.n	800965c <__ieee754_pow+0xd4>
 8009740:	9b00      	ldr	r3, [sp, #0]
 8009742:	2b01      	cmp	r3, #1
 8009744:	d1a4      	bne.n	8009690 <__ieee754_pow+0x108>
 8009746:	4602      	mov	r2, r0
 8009748:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800974c:	4610      	mov	r0, r2
 800974e:	4619      	mov	r1, r3
 8009750:	e79e      	b.n	8009690 <__ieee754_pow+0x108>
 8009752:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8009756:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 800975a:	950a      	str	r5, [sp, #40]	; 0x28
 800975c:	9d00      	ldr	r5, [sp, #0]
 800975e:	46ac      	mov	ip, r5
 8009760:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009762:	ea5c 0505 	orrs.w	r5, ip, r5
 8009766:	d0e4      	beq.n	8009732 <__ieee754_pow+0x1aa>
 8009768:	4b15      	ldr	r3, [pc, #84]	; (80097c0 <__ieee754_pow+0x238>)
 800976a:	429e      	cmp	r6, r3
 800976c:	f340 80fc 	ble.w	8009968 <__ieee754_pow+0x3e0>
 8009770:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009774:	429e      	cmp	r6, r3
 8009776:	4b10      	ldr	r3, [pc, #64]	; (80097b8 <__ieee754_pow+0x230>)
 8009778:	dd07      	ble.n	800978a <__ieee754_pow+0x202>
 800977a:	429c      	cmp	r4, r3
 800977c:	dc0a      	bgt.n	8009794 <__ieee754_pow+0x20c>
 800977e:	2f00      	cmp	r7, #0
 8009780:	da84      	bge.n	800968c <__ieee754_pow+0x104>
 8009782:	a307      	add	r3, pc, #28	; (adr r3, 80097a0 <__ieee754_pow+0x218>)
 8009784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009788:	e795      	b.n	80096b6 <__ieee754_pow+0x12e>
 800978a:	429c      	cmp	r4, r3
 800978c:	dbf7      	blt.n	800977e <__ieee754_pow+0x1f6>
 800978e:	4b09      	ldr	r3, [pc, #36]	; (80097b4 <__ieee754_pow+0x22c>)
 8009790:	429c      	cmp	r4, r3
 8009792:	dd17      	ble.n	80097c4 <__ieee754_pow+0x23c>
 8009794:	2f00      	cmp	r7, #0
 8009796:	dcf4      	bgt.n	8009782 <__ieee754_pow+0x1fa>
 8009798:	e778      	b.n	800968c <__ieee754_pow+0x104>
 800979a:	bf00      	nop
 800979c:	f3af 8000 	nop.w
 80097a0:	8800759c 	.word	0x8800759c
 80097a4:	7e37e43c 	.word	0x7e37e43c
 80097a8:	7ff00000 	.word	0x7ff00000
 80097ac:	0800a3d0 	.word	0x0800a3d0
 80097b0:	433fffff 	.word	0x433fffff
 80097b4:	3ff00000 	.word	0x3ff00000
 80097b8:	3fefffff 	.word	0x3fefffff
 80097bc:	3fe00000 	.word	0x3fe00000
 80097c0:	41e00000 	.word	0x41e00000
 80097c4:	4b64      	ldr	r3, [pc, #400]	; (8009958 <__ieee754_pow+0x3d0>)
 80097c6:	2200      	movs	r2, #0
 80097c8:	f7f6 fd0a 	bl	80001e0 <__aeabi_dsub>
 80097cc:	a356      	add	r3, pc, #344	; (adr r3, 8009928 <__ieee754_pow+0x3a0>)
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	4604      	mov	r4, r0
 80097d4:	460d      	mov	r5, r1
 80097d6:	f7f6 febb 	bl	8000550 <__aeabi_dmul>
 80097da:	a355      	add	r3, pc, #340	; (adr r3, 8009930 <__ieee754_pow+0x3a8>)
 80097dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e0:	4606      	mov	r6, r0
 80097e2:	460f      	mov	r7, r1
 80097e4:	4620      	mov	r0, r4
 80097e6:	4629      	mov	r1, r5
 80097e8:	f7f6 feb2 	bl	8000550 <__aeabi_dmul>
 80097ec:	4b5b      	ldr	r3, [pc, #364]	; (800995c <__ieee754_pow+0x3d4>)
 80097ee:	4682      	mov	sl, r0
 80097f0:	468b      	mov	fp, r1
 80097f2:	2200      	movs	r2, #0
 80097f4:	4620      	mov	r0, r4
 80097f6:	4629      	mov	r1, r5
 80097f8:	f7f6 feaa 	bl	8000550 <__aeabi_dmul>
 80097fc:	4602      	mov	r2, r0
 80097fe:	460b      	mov	r3, r1
 8009800:	a14d      	add	r1, pc, #308	; (adr r1, 8009938 <__ieee754_pow+0x3b0>)
 8009802:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009806:	f7f6 fceb 	bl	80001e0 <__aeabi_dsub>
 800980a:	4622      	mov	r2, r4
 800980c:	462b      	mov	r3, r5
 800980e:	f7f6 fe9f 	bl	8000550 <__aeabi_dmul>
 8009812:	4602      	mov	r2, r0
 8009814:	460b      	mov	r3, r1
 8009816:	2000      	movs	r0, #0
 8009818:	4951      	ldr	r1, [pc, #324]	; (8009960 <__ieee754_pow+0x3d8>)
 800981a:	f7f6 fce1 	bl	80001e0 <__aeabi_dsub>
 800981e:	4622      	mov	r2, r4
 8009820:	4680      	mov	r8, r0
 8009822:	4689      	mov	r9, r1
 8009824:	462b      	mov	r3, r5
 8009826:	4620      	mov	r0, r4
 8009828:	4629      	mov	r1, r5
 800982a:	f7f6 fe91 	bl	8000550 <__aeabi_dmul>
 800982e:	4602      	mov	r2, r0
 8009830:	460b      	mov	r3, r1
 8009832:	4640      	mov	r0, r8
 8009834:	4649      	mov	r1, r9
 8009836:	f7f6 fe8b 	bl	8000550 <__aeabi_dmul>
 800983a:	a341      	add	r3, pc, #260	; (adr r3, 8009940 <__ieee754_pow+0x3b8>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f7f6 fe86 	bl	8000550 <__aeabi_dmul>
 8009844:	4602      	mov	r2, r0
 8009846:	460b      	mov	r3, r1
 8009848:	4650      	mov	r0, sl
 800984a:	4659      	mov	r1, fp
 800984c:	f7f6 fcc8 	bl	80001e0 <__aeabi_dsub>
 8009850:	4602      	mov	r2, r0
 8009852:	460b      	mov	r3, r1
 8009854:	4680      	mov	r8, r0
 8009856:	4689      	mov	r9, r1
 8009858:	4630      	mov	r0, r6
 800985a:	4639      	mov	r1, r7
 800985c:	f7f6 fcc2 	bl	80001e4 <__adddf3>
 8009860:	2400      	movs	r4, #0
 8009862:	4632      	mov	r2, r6
 8009864:	463b      	mov	r3, r7
 8009866:	4620      	mov	r0, r4
 8009868:	460d      	mov	r5, r1
 800986a:	f7f6 fcb9 	bl	80001e0 <__aeabi_dsub>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	4640      	mov	r0, r8
 8009874:	4649      	mov	r1, r9
 8009876:	f7f6 fcb3 	bl	80001e0 <__aeabi_dsub>
 800987a:	9b00      	ldr	r3, [sp, #0]
 800987c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800987e:	3b01      	subs	r3, #1
 8009880:	4313      	orrs	r3, r2
 8009882:	4682      	mov	sl, r0
 8009884:	468b      	mov	fp, r1
 8009886:	f040 81f1 	bne.w	8009c6c <__ieee754_pow+0x6e4>
 800988a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8009948 <__ieee754_pow+0x3c0>
 800988e:	eeb0 8a47 	vmov.f32	s16, s14
 8009892:	eef0 8a67 	vmov.f32	s17, s15
 8009896:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800989a:	2600      	movs	r6, #0
 800989c:	4632      	mov	r2, r6
 800989e:	463b      	mov	r3, r7
 80098a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098a4:	f7f6 fc9c 	bl	80001e0 <__aeabi_dsub>
 80098a8:	4622      	mov	r2, r4
 80098aa:	462b      	mov	r3, r5
 80098ac:	f7f6 fe50 	bl	8000550 <__aeabi_dmul>
 80098b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098b4:	4680      	mov	r8, r0
 80098b6:	4689      	mov	r9, r1
 80098b8:	4650      	mov	r0, sl
 80098ba:	4659      	mov	r1, fp
 80098bc:	f7f6 fe48 	bl	8000550 <__aeabi_dmul>
 80098c0:	4602      	mov	r2, r0
 80098c2:	460b      	mov	r3, r1
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	f7f6 fc8c 	bl	80001e4 <__adddf3>
 80098cc:	4632      	mov	r2, r6
 80098ce:	463b      	mov	r3, r7
 80098d0:	4680      	mov	r8, r0
 80098d2:	4689      	mov	r9, r1
 80098d4:	4620      	mov	r0, r4
 80098d6:	4629      	mov	r1, r5
 80098d8:	f7f6 fe3a 	bl	8000550 <__aeabi_dmul>
 80098dc:	460b      	mov	r3, r1
 80098de:	4604      	mov	r4, r0
 80098e0:	460d      	mov	r5, r1
 80098e2:	4602      	mov	r2, r0
 80098e4:	4649      	mov	r1, r9
 80098e6:	4640      	mov	r0, r8
 80098e8:	f7f6 fc7c 	bl	80001e4 <__adddf3>
 80098ec:	4b1d      	ldr	r3, [pc, #116]	; (8009964 <__ieee754_pow+0x3dc>)
 80098ee:	4299      	cmp	r1, r3
 80098f0:	ec45 4b19 	vmov	d9, r4, r5
 80098f4:	4606      	mov	r6, r0
 80098f6:	460f      	mov	r7, r1
 80098f8:	468b      	mov	fp, r1
 80098fa:	f340 82fe 	ble.w	8009efa <__ieee754_pow+0x972>
 80098fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009902:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009906:	4303      	orrs	r3, r0
 8009908:	f000 81f0 	beq.w	8009cec <__ieee754_pow+0x764>
 800990c:	a310      	add	r3, pc, #64	; (adr r3, 8009950 <__ieee754_pow+0x3c8>)
 800990e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009912:	ec51 0b18 	vmov	r0, r1, d8
 8009916:	f7f6 fe1b 	bl	8000550 <__aeabi_dmul>
 800991a:	a30d      	add	r3, pc, #52	; (adr r3, 8009950 <__ieee754_pow+0x3c8>)
 800991c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009920:	e6cb      	b.n	80096ba <__ieee754_pow+0x132>
 8009922:	bf00      	nop
 8009924:	f3af 8000 	nop.w
 8009928:	60000000 	.word	0x60000000
 800992c:	3ff71547 	.word	0x3ff71547
 8009930:	f85ddf44 	.word	0xf85ddf44
 8009934:	3e54ae0b 	.word	0x3e54ae0b
 8009938:	55555555 	.word	0x55555555
 800993c:	3fd55555 	.word	0x3fd55555
 8009940:	652b82fe 	.word	0x652b82fe
 8009944:	3ff71547 	.word	0x3ff71547
 8009948:	00000000 	.word	0x00000000
 800994c:	bff00000 	.word	0xbff00000
 8009950:	8800759c 	.word	0x8800759c
 8009954:	7e37e43c 	.word	0x7e37e43c
 8009958:	3ff00000 	.word	0x3ff00000
 800995c:	3fd00000 	.word	0x3fd00000
 8009960:	3fe00000 	.word	0x3fe00000
 8009964:	408fffff 	.word	0x408fffff
 8009968:	4bd7      	ldr	r3, [pc, #860]	; (8009cc8 <__ieee754_pow+0x740>)
 800996a:	ea03 0309 	and.w	r3, r3, r9
 800996e:	2200      	movs	r2, #0
 8009970:	b92b      	cbnz	r3, 800997e <__ieee754_pow+0x3f6>
 8009972:	4bd6      	ldr	r3, [pc, #856]	; (8009ccc <__ieee754_pow+0x744>)
 8009974:	f7f6 fdec 	bl	8000550 <__aeabi_dmul>
 8009978:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800997c:	460c      	mov	r4, r1
 800997e:	1523      	asrs	r3, r4, #20
 8009980:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009984:	4413      	add	r3, r2
 8009986:	9309      	str	r3, [sp, #36]	; 0x24
 8009988:	4bd1      	ldr	r3, [pc, #836]	; (8009cd0 <__ieee754_pow+0x748>)
 800998a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800998e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009992:	429c      	cmp	r4, r3
 8009994:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009998:	dd08      	ble.n	80099ac <__ieee754_pow+0x424>
 800999a:	4bce      	ldr	r3, [pc, #824]	; (8009cd4 <__ieee754_pow+0x74c>)
 800999c:	429c      	cmp	r4, r3
 800999e:	f340 8163 	ble.w	8009c68 <__ieee754_pow+0x6e0>
 80099a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099a4:	3301      	adds	r3, #1
 80099a6:	9309      	str	r3, [sp, #36]	; 0x24
 80099a8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80099ac:	2400      	movs	r4, #0
 80099ae:	00e3      	lsls	r3, r4, #3
 80099b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80099b2:	4bc9      	ldr	r3, [pc, #804]	; (8009cd8 <__ieee754_pow+0x750>)
 80099b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099b8:	ed93 7b00 	vldr	d7, [r3]
 80099bc:	4629      	mov	r1, r5
 80099be:	ec53 2b17 	vmov	r2, r3, d7
 80099c2:	eeb0 8a47 	vmov.f32	s16, s14
 80099c6:	eef0 8a67 	vmov.f32	s17, s15
 80099ca:	4682      	mov	sl, r0
 80099cc:	f7f6 fc08 	bl	80001e0 <__aeabi_dsub>
 80099d0:	4652      	mov	r2, sl
 80099d2:	4606      	mov	r6, r0
 80099d4:	460f      	mov	r7, r1
 80099d6:	462b      	mov	r3, r5
 80099d8:	ec51 0b18 	vmov	r0, r1, d8
 80099dc:	f7f6 fc02 	bl	80001e4 <__adddf3>
 80099e0:	4602      	mov	r2, r0
 80099e2:	460b      	mov	r3, r1
 80099e4:	2000      	movs	r0, #0
 80099e6:	49bd      	ldr	r1, [pc, #756]	; (8009cdc <__ieee754_pow+0x754>)
 80099e8:	f7f6 fedc 	bl	80007a4 <__aeabi_ddiv>
 80099ec:	ec41 0b19 	vmov	d9, r0, r1
 80099f0:	4602      	mov	r2, r0
 80099f2:	460b      	mov	r3, r1
 80099f4:	4630      	mov	r0, r6
 80099f6:	4639      	mov	r1, r7
 80099f8:	f7f6 fdaa 	bl	8000550 <__aeabi_dmul>
 80099fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009a00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a08:	2300      	movs	r3, #0
 8009a0a:	9304      	str	r3, [sp, #16]
 8009a0c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a10:	46ab      	mov	fp, r5
 8009a12:	106d      	asrs	r5, r5, #1
 8009a14:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009a18:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009a1c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8009a20:	2200      	movs	r2, #0
 8009a22:	4640      	mov	r0, r8
 8009a24:	4649      	mov	r1, r9
 8009a26:	4614      	mov	r4, r2
 8009a28:	461d      	mov	r5, r3
 8009a2a:	f7f6 fd91 	bl	8000550 <__aeabi_dmul>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	4630      	mov	r0, r6
 8009a34:	4639      	mov	r1, r7
 8009a36:	f7f6 fbd3 	bl	80001e0 <__aeabi_dsub>
 8009a3a:	ec53 2b18 	vmov	r2, r3, d8
 8009a3e:	4606      	mov	r6, r0
 8009a40:	460f      	mov	r7, r1
 8009a42:	4620      	mov	r0, r4
 8009a44:	4629      	mov	r1, r5
 8009a46:	f7f6 fbcb 	bl	80001e0 <__aeabi_dsub>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	4650      	mov	r0, sl
 8009a50:	4659      	mov	r1, fp
 8009a52:	f7f6 fbc5 	bl	80001e0 <__aeabi_dsub>
 8009a56:	4642      	mov	r2, r8
 8009a58:	464b      	mov	r3, r9
 8009a5a:	f7f6 fd79 	bl	8000550 <__aeabi_dmul>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	460b      	mov	r3, r1
 8009a62:	4630      	mov	r0, r6
 8009a64:	4639      	mov	r1, r7
 8009a66:	f7f6 fbbb 	bl	80001e0 <__aeabi_dsub>
 8009a6a:	ec53 2b19 	vmov	r2, r3, d9
 8009a6e:	f7f6 fd6f 	bl	8000550 <__aeabi_dmul>
 8009a72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a76:	ec41 0b18 	vmov	d8, r0, r1
 8009a7a:	4610      	mov	r0, r2
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	f7f6 fd67 	bl	8000550 <__aeabi_dmul>
 8009a82:	a37d      	add	r3, pc, #500	; (adr r3, 8009c78 <__ieee754_pow+0x6f0>)
 8009a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a88:	4604      	mov	r4, r0
 8009a8a:	460d      	mov	r5, r1
 8009a8c:	f7f6 fd60 	bl	8000550 <__aeabi_dmul>
 8009a90:	a37b      	add	r3, pc, #492	; (adr r3, 8009c80 <__ieee754_pow+0x6f8>)
 8009a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a96:	f7f6 fba5 	bl	80001e4 <__adddf3>
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	462b      	mov	r3, r5
 8009a9e:	f7f6 fd57 	bl	8000550 <__aeabi_dmul>
 8009aa2:	a379      	add	r3, pc, #484	; (adr r3, 8009c88 <__ieee754_pow+0x700>)
 8009aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa8:	f7f6 fb9c 	bl	80001e4 <__adddf3>
 8009aac:	4622      	mov	r2, r4
 8009aae:	462b      	mov	r3, r5
 8009ab0:	f7f6 fd4e 	bl	8000550 <__aeabi_dmul>
 8009ab4:	a376      	add	r3, pc, #472	; (adr r3, 8009c90 <__ieee754_pow+0x708>)
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	f7f6 fb93 	bl	80001e4 <__adddf3>
 8009abe:	4622      	mov	r2, r4
 8009ac0:	462b      	mov	r3, r5
 8009ac2:	f7f6 fd45 	bl	8000550 <__aeabi_dmul>
 8009ac6:	a374      	add	r3, pc, #464	; (adr r3, 8009c98 <__ieee754_pow+0x710>)
 8009ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009acc:	f7f6 fb8a 	bl	80001e4 <__adddf3>
 8009ad0:	4622      	mov	r2, r4
 8009ad2:	462b      	mov	r3, r5
 8009ad4:	f7f6 fd3c 	bl	8000550 <__aeabi_dmul>
 8009ad8:	a371      	add	r3, pc, #452	; (adr r3, 8009ca0 <__ieee754_pow+0x718>)
 8009ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ade:	f7f6 fb81 	bl	80001e4 <__adddf3>
 8009ae2:	4622      	mov	r2, r4
 8009ae4:	4606      	mov	r6, r0
 8009ae6:	460f      	mov	r7, r1
 8009ae8:	462b      	mov	r3, r5
 8009aea:	4620      	mov	r0, r4
 8009aec:	4629      	mov	r1, r5
 8009aee:	f7f6 fd2f 	bl	8000550 <__aeabi_dmul>
 8009af2:	4602      	mov	r2, r0
 8009af4:	460b      	mov	r3, r1
 8009af6:	4630      	mov	r0, r6
 8009af8:	4639      	mov	r1, r7
 8009afa:	f7f6 fd29 	bl	8000550 <__aeabi_dmul>
 8009afe:	4642      	mov	r2, r8
 8009b00:	4604      	mov	r4, r0
 8009b02:	460d      	mov	r5, r1
 8009b04:	464b      	mov	r3, r9
 8009b06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b0a:	f7f6 fb6b 	bl	80001e4 <__adddf3>
 8009b0e:	ec53 2b18 	vmov	r2, r3, d8
 8009b12:	f7f6 fd1d 	bl	8000550 <__aeabi_dmul>
 8009b16:	4622      	mov	r2, r4
 8009b18:	462b      	mov	r3, r5
 8009b1a:	f7f6 fb63 	bl	80001e4 <__adddf3>
 8009b1e:	4642      	mov	r2, r8
 8009b20:	4682      	mov	sl, r0
 8009b22:	468b      	mov	fp, r1
 8009b24:	464b      	mov	r3, r9
 8009b26:	4640      	mov	r0, r8
 8009b28:	4649      	mov	r1, r9
 8009b2a:	f7f6 fd11 	bl	8000550 <__aeabi_dmul>
 8009b2e:	4b6c      	ldr	r3, [pc, #432]	; (8009ce0 <__ieee754_pow+0x758>)
 8009b30:	2200      	movs	r2, #0
 8009b32:	4606      	mov	r6, r0
 8009b34:	460f      	mov	r7, r1
 8009b36:	f7f6 fb55 	bl	80001e4 <__adddf3>
 8009b3a:	4652      	mov	r2, sl
 8009b3c:	465b      	mov	r3, fp
 8009b3e:	f7f6 fb51 	bl	80001e4 <__adddf3>
 8009b42:	9c04      	ldr	r4, [sp, #16]
 8009b44:	460d      	mov	r5, r1
 8009b46:	4622      	mov	r2, r4
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4640      	mov	r0, r8
 8009b4c:	4649      	mov	r1, r9
 8009b4e:	f7f6 fcff 	bl	8000550 <__aeabi_dmul>
 8009b52:	4b63      	ldr	r3, [pc, #396]	; (8009ce0 <__ieee754_pow+0x758>)
 8009b54:	4680      	mov	r8, r0
 8009b56:	4689      	mov	r9, r1
 8009b58:	2200      	movs	r2, #0
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	4629      	mov	r1, r5
 8009b5e:	f7f6 fb3f 	bl	80001e0 <__aeabi_dsub>
 8009b62:	4632      	mov	r2, r6
 8009b64:	463b      	mov	r3, r7
 8009b66:	f7f6 fb3b 	bl	80001e0 <__aeabi_dsub>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4650      	mov	r0, sl
 8009b70:	4659      	mov	r1, fp
 8009b72:	f7f6 fb35 	bl	80001e0 <__aeabi_dsub>
 8009b76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b7a:	f7f6 fce9 	bl	8000550 <__aeabi_dmul>
 8009b7e:	4622      	mov	r2, r4
 8009b80:	4606      	mov	r6, r0
 8009b82:	460f      	mov	r7, r1
 8009b84:	462b      	mov	r3, r5
 8009b86:	ec51 0b18 	vmov	r0, r1, d8
 8009b8a:	f7f6 fce1 	bl	8000550 <__aeabi_dmul>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	4630      	mov	r0, r6
 8009b94:	4639      	mov	r1, r7
 8009b96:	f7f6 fb25 	bl	80001e4 <__adddf3>
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	460f      	mov	r7, r1
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	4649      	mov	r1, r9
 8009ba6:	f7f6 fb1d 	bl	80001e4 <__adddf3>
 8009baa:	9c04      	ldr	r4, [sp, #16]
 8009bac:	a33e      	add	r3, pc, #248	; (adr r3, 8009ca8 <__ieee754_pow+0x720>)
 8009bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	460d      	mov	r5, r1
 8009bb6:	f7f6 fccb 	bl	8000550 <__aeabi_dmul>
 8009bba:	4642      	mov	r2, r8
 8009bbc:	ec41 0b18 	vmov	d8, r0, r1
 8009bc0:	464b      	mov	r3, r9
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	4629      	mov	r1, r5
 8009bc6:	f7f6 fb0b 	bl	80001e0 <__aeabi_dsub>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	4630      	mov	r0, r6
 8009bd0:	4639      	mov	r1, r7
 8009bd2:	f7f6 fb05 	bl	80001e0 <__aeabi_dsub>
 8009bd6:	a336      	add	r3, pc, #216	; (adr r3, 8009cb0 <__ieee754_pow+0x728>)
 8009bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bdc:	f7f6 fcb8 	bl	8000550 <__aeabi_dmul>
 8009be0:	a335      	add	r3, pc, #212	; (adr r3, 8009cb8 <__ieee754_pow+0x730>)
 8009be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be6:	4606      	mov	r6, r0
 8009be8:	460f      	mov	r7, r1
 8009bea:	4620      	mov	r0, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	f7f6 fcaf 	bl	8000550 <__aeabi_dmul>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	4639      	mov	r1, r7
 8009bfa:	f7f6 faf3 	bl	80001e4 <__adddf3>
 8009bfe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c00:	4b38      	ldr	r3, [pc, #224]	; (8009ce4 <__ieee754_pow+0x75c>)
 8009c02:	4413      	add	r3, r2
 8009c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c08:	f7f6 faec 	bl	80001e4 <__adddf3>
 8009c0c:	4682      	mov	sl, r0
 8009c0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c10:	468b      	mov	fp, r1
 8009c12:	f7f6 fc33 	bl	800047c <__aeabi_i2d>
 8009c16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c18:	4b33      	ldr	r3, [pc, #204]	; (8009ce8 <__ieee754_pow+0x760>)
 8009c1a:	4413      	add	r3, r2
 8009c1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c20:	4606      	mov	r6, r0
 8009c22:	460f      	mov	r7, r1
 8009c24:	4652      	mov	r2, sl
 8009c26:	465b      	mov	r3, fp
 8009c28:	ec51 0b18 	vmov	r0, r1, d8
 8009c2c:	f7f6 fada 	bl	80001e4 <__adddf3>
 8009c30:	4642      	mov	r2, r8
 8009c32:	464b      	mov	r3, r9
 8009c34:	f7f6 fad6 	bl	80001e4 <__adddf3>
 8009c38:	4632      	mov	r2, r6
 8009c3a:	463b      	mov	r3, r7
 8009c3c:	f7f6 fad2 	bl	80001e4 <__adddf3>
 8009c40:	9c04      	ldr	r4, [sp, #16]
 8009c42:	4632      	mov	r2, r6
 8009c44:	463b      	mov	r3, r7
 8009c46:	4620      	mov	r0, r4
 8009c48:	460d      	mov	r5, r1
 8009c4a:	f7f6 fac9 	bl	80001e0 <__aeabi_dsub>
 8009c4e:	4642      	mov	r2, r8
 8009c50:	464b      	mov	r3, r9
 8009c52:	f7f6 fac5 	bl	80001e0 <__aeabi_dsub>
 8009c56:	ec53 2b18 	vmov	r2, r3, d8
 8009c5a:	f7f6 fac1 	bl	80001e0 <__aeabi_dsub>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	460b      	mov	r3, r1
 8009c62:	4650      	mov	r0, sl
 8009c64:	4659      	mov	r1, fp
 8009c66:	e606      	b.n	8009876 <__ieee754_pow+0x2ee>
 8009c68:	2401      	movs	r4, #1
 8009c6a:	e6a0      	b.n	80099ae <__ieee754_pow+0x426>
 8009c6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009cc0 <__ieee754_pow+0x738>
 8009c70:	e60d      	b.n	800988e <__ieee754_pow+0x306>
 8009c72:	bf00      	nop
 8009c74:	f3af 8000 	nop.w
 8009c78:	4a454eef 	.word	0x4a454eef
 8009c7c:	3fca7e28 	.word	0x3fca7e28
 8009c80:	93c9db65 	.word	0x93c9db65
 8009c84:	3fcd864a 	.word	0x3fcd864a
 8009c88:	a91d4101 	.word	0xa91d4101
 8009c8c:	3fd17460 	.word	0x3fd17460
 8009c90:	518f264d 	.word	0x518f264d
 8009c94:	3fd55555 	.word	0x3fd55555
 8009c98:	db6fabff 	.word	0xdb6fabff
 8009c9c:	3fdb6db6 	.word	0x3fdb6db6
 8009ca0:	33333303 	.word	0x33333303
 8009ca4:	3fe33333 	.word	0x3fe33333
 8009ca8:	e0000000 	.word	0xe0000000
 8009cac:	3feec709 	.word	0x3feec709
 8009cb0:	dc3a03fd 	.word	0xdc3a03fd
 8009cb4:	3feec709 	.word	0x3feec709
 8009cb8:	145b01f5 	.word	0x145b01f5
 8009cbc:	be3e2fe0 	.word	0xbe3e2fe0
 8009cc0:	00000000 	.word	0x00000000
 8009cc4:	3ff00000 	.word	0x3ff00000
 8009cc8:	7ff00000 	.word	0x7ff00000
 8009ccc:	43400000 	.word	0x43400000
 8009cd0:	0003988e 	.word	0x0003988e
 8009cd4:	000bb679 	.word	0x000bb679
 8009cd8:	0800a3d8 	.word	0x0800a3d8
 8009cdc:	3ff00000 	.word	0x3ff00000
 8009ce0:	40080000 	.word	0x40080000
 8009ce4:	0800a3f8 	.word	0x0800a3f8
 8009ce8:	0800a3e8 	.word	0x0800a3e8
 8009cec:	a3b5      	add	r3, pc, #724	; (adr r3, 8009fc4 <__ieee754_pow+0xa3c>)
 8009cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf2:	4640      	mov	r0, r8
 8009cf4:	4649      	mov	r1, r9
 8009cf6:	f7f6 fa75 	bl	80001e4 <__adddf3>
 8009cfa:	4622      	mov	r2, r4
 8009cfc:	ec41 0b1a 	vmov	d10, r0, r1
 8009d00:	462b      	mov	r3, r5
 8009d02:	4630      	mov	r0, r6
 8009d04:	4639      	mov	r1, r7
 8009d06:	f7f6 fa6b 	bl	80001e0 <__aeabi_dsub>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	ec51 0b1a 	vmov	r0, r1, d10
 8009d12:	f7f6 fead 	bl	8000a70 <__aeabi_dcmpgt>
 8009d16:	2800      	cmp	r0, #0
 8009d18:	f47f adf8 	bne.w	800990c <__ieee754_pow+0x384>
 8009d1c:	4aa4      	ldr	r2, [pc, #656]	; (8009fb0 <__ieee754_pow+0xa28>)
 8009d1e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009d22:	4293      	cmp	r3, r2
 8009d24:	f340 810b 	ble.w	8009f3e <__ieee754_pow+0x9b6>
 8009d28:	151b      	asrs	r3, r3, #20
 8009d2a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009d2e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009d32:	fa4a f303 	asr.w	r3, sl, r3
 8009d36:	445b      	add	r3, fp
 8009d38:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009d3c:	4e9d      	ldr	r6, [pc, #628]	; (8009fb4 <__ieee754_pow+0xa2c>)
 8009d3e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009d42:	4116      	asrs	r6, r2
 8009d44:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009d48:	2000      	movs	r0, #0
 8009d4a:	ea23 0106 	bic.w	r1, r3, r6
 8009d4e:	f1c2 0214 	rsb	r2, r2, #20
 8009d52:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009d56:	fa4a fa02 	asr.w	sl, sl, r2
 8009d5a:	f1bb 0f00 	cmp.w	fp, #0
 8009d5e:	4602      	mov	r2, r0
 8009d60:	460b      	mov	r3, r1
 8009d62:	4620      	mov	r0, r4
 8009d64:	4629      	mov	r1, r5
 8009d66:	bfb8      	it	lt
 8009d68:	f1ca 0a00 	rsblt	sl, sl, #0
 8009d6c:	f7f6 fa38 	bl	80001e0 <__aeabi_dsub>
 8009d70:	ec41 0b19 	vmov	d9, r0, r1
 8009d74:	4642      	mov	r2, r8
 8009d76:	464b      	mov	r3, r9
 8009d78:	ec51 0b19 	vmov	r0, r1, d9
 8009d7c:	f7f6 fa32 	bl	80001e4 <__adddf3>
 8009d80:	2400      	movs	r4, #0
 8009d82:	a379      	add	r3, pc, #484	; (adr r3, 8009f68 <__ieee754_pow+0x9e0>)
 8009d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d88:	4620      	mov	r0, r4
 8009d8a:	460d      	mov	r5, r1
 8009d8c:	f7f6 fbe0 	bl	8000550 <__aeabi_dmul>
 8009d90:	ec53 2b19 	vmov	r2, r3, d9
 8009d94:	4606      	mov	r6, r0
 8009d96:	460f      	mov	r7, r1
 8009d98:	4620      	mov	r0, r4
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	f7f6 fa20 	bl	80001e0 <__aeabi_dsub>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	4640      	mov	r0, r8
 8009da6:	4649      	mov	r1, r9
 8009da8:	f7f6 fa1a 	bl	80001e0 <__aeabi_dsub>
 8009dac:	a370      	add	r3, pc, #448	; (adr r3, 8009f70 <__ieee754_pow+0x9e8>)
 8009dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db2:	f7f6 fbcd 	bl	8000550 <__aeabi_dmul>
 8009db6:	a370      	add	r3, pc, #448	; (adr r3, 8009f78 <__ieee754_pow+0x9f0>)
 8009db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbc:	4680      	mov	r8, r0
 8009dbe:	4689      	mov	r9, r1
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	f7f6 fbc4 	bl	8000550 <__aeabi_dmul>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	460b      	mov	r3, r1
 8009dcc:	4640      	mov	r0, r8
 8009dce:	4649      	mov	r1, r9
 8009dd0:	f7f6 fa08 	bl	80001e4 <__adddf3>
 8009dd4:	4604      	mov	r4, r0
 8009dd6:	460d      	mov	r5, r1
 8009dd8:	4602      	mov	r2, r0
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4630      	mov	r0, r6
 8009dde:	4639      	mov	r1, r7
 8009de0:	f7f6 fa00 	bl	80001e4 <__adddf3>
 8009de4:	4632      	mov	r2, r6
 8009de6:	463b      	mov	r3, r7
 8009de8:	4680      	mov	r8, r0
 8009dea:	4689      	mov	r9, r1
 8009dec:	f7f6 f9f8 	bl	80001e0 <__aeabi_dsub>
 8009df0:	4602      	mov	r2, r0
 8009df2:	460b      	mov	r3, r1
 8009df4:	4620      	mov	r0, r4
 8009df6:	4629      	mov	r1, r5
 8009df8:	f7f6 f9f2 	bl	80001e0 <__aeabi_dsub>
 8009dfc:	4642      	mov	r2, r8
 8009dfe:	4606      	mov	r6, r0
 8009e00:	460f      	mov	r7, r1
 8009e02:	464b      	mov	r3, r9
 8009e04:	4640      	mov	r0, r8
 8009e06:	4649      	mov	r1, r9
 8009e08:	f7f6 fba2 	bl	8000550 <__aeabi_dmul>
 8009e0c:	a35c      	add	r3, pc, #368	; (adr r3, 8009f80 <__ieee754_pow+0x9f8>)
 8009e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e12:	4604      	mov	r4, r0
 8009e14:	460d      	mov	r5, r1
 8009e16:	f7f6 fb9b 	bl	8000550 <__aeabi_dmul>
 8009e1a:	a35b      	add	r3, pc, #364	; (adr r3, 8009f88 <__ieee754_pow+0xa00>)
 8009e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e20:	f7f6 f9de 	bl	80001e0 <__aeabi_dsub>
 8009e24:	4622      	mov	r2, r4
 8009e26:	462b      	mov	r3, r5
 8009e28:	f7f6 fb92 	bl	8000550 <__aeabi_dmul>
 8009e2c:	a358      	add	r3, pc, #352	; (adr r3, 8009f90 <__ieee754_pow+0xa08>)
 8009e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e32:	f7f6 f9d7 	bl	80001e4 <__adddf3>
 8009e36:	4622      	mov	r2, r4
 8009e38:	462b      	mov	r3, r5
 8009e3a:	f7f6 fb89 	bl	8000550 <__aeabi_dmul>
 8009e3e:	a356      	add	r3, pc, #344	; (adr r3, 8009f98 <__ieee754_pow+0xa10>)
 8009e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e44:	f7f6 f9cc 	bl	80001e0 <__aeabi_dsub>
 8009e48:	4622      	mov	r2, r4
 8009e4a:	462b      	mov	r3, r5
 8009e4c:	f7f6 fb80 	bl	8000550 <__aeabi_dmul>
 8009e50:	a353      	add	r3, pc, #332	; (adr r3, 8009fa0 <__ieee754_pow+0xa18>)
 8009e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e56:	f7f6 f9c5 	bl	80001e4 <__adddf3>
 8009e5a:	4622      	mov	r2, r4
 8009e5c:	462b      	mov	r3, r5
 8009e5e:	f7f6 fb77 	bl	8000550 <__aeabi_dmul>
 8009e62:	4602      	mov	r2, r0
 8009e64:	460b      	mov	r3, r1
 8009e66:	4640      	mov	r0, r8
 8009e68:	4649      	mov	r1, r9
 8009e6a:	f7f6 f9b9 	bl	80001e0 <__aeabi_dsub>
 8009e6e:	4604      	mov	r4, r0
 8009e70:	460d      	mov	r5, r1
 8009e72:	4602      	mov	r2, r0
 8009e74:	460b      	mov	r3, r1
 8009e76:	4640      	mov	r0, r8
 8009e78:	4649      	mov	r1, r9
 8009e7a:	f7f6 fb69 	bl	8000550 <__aeabi_dmul>
 8009e7e:	2200      	movs	r2, #0
 8009e80:	ec41 0b19 	vmov	d9, r0, r1
 8009e84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009e88:	4620      	mov	r0, r4
 8009e8a:	4629      	mov	r1, r5
 8009e8c:	f7f6 f9a8 	bl	80001e0 <__aeabi_dsub>
 8009e90:	4602      	mov	r2, r0
 8009e92:	460b      	mov	r3, r1
 8009e94:	ec51 0b19 	vmov	r0, r1, d9
 8009e98:	f7f6 fc84 	bl	80007a4 <__aeabi_ddiv>
 8009e9c:	4632      	mov	r2, r6
 8009e9e:	4604      	mov	r4, r0
 8009ea0:	460d      	mov	r5, r1
 8009ea2:	463b      	mov	r3, r7
 8009ea4:	4640      	mov	r0, r8
 8009ea6:	4649      	mov	r1, r9
 8009ea8:	f7f6 fb52 	bl	8000550 <__aeabi_dmul>
 8009eac:	4632      	mov	r2, r6
 8009eae:	463b      	mov	r3, r7
 8009eb0:	f7f6 f998 	bl	80001e4 <__adddf3>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	4620      	mov	r0, r4
 8009eba:	4629      	mov	r1, r5
 8009ebc:	f7f6 f990 	bl	80001e0 <__aeabi_dsub>
 8009ec0:	4642      	mov	r2, r8
 8009ec2:	464b      	mov	r3, r9
 8009ec4:	f7f6 f98c 	bl	80001e0 <__aeabi_dsub>
 8009ec8:	460b      	mov	r3, r1
 8009eca:	4602      	mov	r2, r0
 8009ecc:	493a      	ldr	r1, [pc, #232]	; (8009fb8 <__ieee754_pow+0xa30>)
 8009ece:	2000      	movs	r0, #0
 8009ed0:	f7f6 f986 	bl	80001e0 <__aeabi_dsub>
 8009ed4:	e9cd 0100 	strd	r0, r1, [sp]
 8009ed8:	9b01      	ldr	r3, [sp, #4]
 8009eda:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009ede:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ee2:	da2f      	bge.n	8009f44 <__ieee754_pow+0x9bc>
 8009ee4:	4650      	mov	r0, sl
 8009ee6:	ed9d 0b00 	vldr	d0, [sp]
 8009eea:	f000 f9cd 	bl	800a288 <scalbn>
 8009eee:	ec51 0b10 	vmov	r0, r1, d0
 8009ef2:	ec53 2b18 	vmov	r2, r3, d8
 8009ef6:	f7ff bbe0 	b.w	80096ba <__ieee754_pow+0x132>
 8009efa:	4b30      	ldr	r3, [pc, #192]	; (8009fbc <__ieee754_pow+0xa34>)
 8009efc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009f00:	429e      	cmp	r6, r3
 8009f02:	f77f af0b 	ble.w	8009d1c <__ieee754_pow+0x794>
 8009f06:	4b2e      	ldr	r3, [pc, #184]	; (8009fc0 <__ieee754_pow+0xa38>)
 8009f08:	440b      	add	r3, r1
 8009f0a:	4303      	orrs	r3, r0
 8009f0c:	d00b      	beq.n	8009f26 <__ieee754_pow+0x99e>
 8009f0e:	a326      	add	r3, pc, #152	; (adr r3, 8009fa8 <__ieee754_pow+0xa20>)
 8009f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f14:	ec51 0b18 	vmov	r0, r1, d8
 8009f18:	f7f6 fb1a 	bl	8000550 <__aeabi_dmul>
 8009f1c:	a322      	add	r3, pc, #136	; (adr r3, 8009fa8 <__ieee754_pow+0xa20>)
 8009f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f22:	f7ff bbca 	b.w	80096ba <__ieee754_pow+0x132>
 8009f26:	4622      	mov	r2, r4
 8009f28:	462b      	mov	r3, r5
 8009f2a:	f7f6 f959 	bl	80001e0 <__aeabi_dsub>
 8009f2e:	4642      	mov	r2, r8
 8009f30:	464b      	mov	r3, r9
 8009f32:	f7f6 fd93 	bl	8000a5c <__aeabi_dcmpge>
 8009f36:	2800      	cmp	r0, #0
 8009f38:	f43f aef0 	beq.w	8009d1c <__ieee754_pow+0x794>
 8009f3c:	e7e7      	b.n	8009f0e <__ieee754_pow+0x986>
 8009f3e:	f04f 0a00 	mov.w	sl, #0
 8009f42:	e717      	b.n	8009d74 <__ieee754_pow+0x7ec>
 8009f44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f48:	4619      	mov	r1, r3
 8009f4a:	e7d2      	b.n	8009ef2 <__ieee754_pow+0x96a>
 8009f4c:	491a      	ldr	r1, [pc, #104]	; (8009fb8 <__ieee754_pow+0xa30>)
 8009f4e:	2000      	movs	r0, #0
 8009f50:	f7ff bb9e 	b.w	8009690 <__ieee754_pow+0x108>
 8009f54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f58:	f7ff bb9a 	b.w	8009690 <__ieee754_pow+0x108>
 8009f5c:	9000      	str	r0, [sp, #0]
 8009f5e:	f7ff bb76 	b.w	800964e <__ieee754_pow+0xc6>
 8009f62:	2100      	movs	r1, #0
 8009f64:	f7ff bb60 	b.w	8009628 <__ieee754_pow+0xa0>
 8009f68:	00000000 	.word	0x00000000
 8009f6c:	3fe62e43 	.word	0x3fe62e43
 8009f70:	fefa39ef 	.word	0xfefa39ef
 8009f74:	3fe62e42 	.word	0x3fe62e42
 8009f78:	0ca86c39 	.word	0x0ca86c39
 8009f7c:	be205c61 	.word	0xbe205c61
 8009f80:	72bea4d0 	.word	0x72bea4d0
 8009f84:	3e663769 	.word	0x3e663769
 8009f88:	c5d26bf1 	.word	0xc5d26bf1
 8009f8c:	3ebbbd41 	.word	0x3ebbbd41
 8009f90:	af25de2c 	.word	0xaf25de2c
 8009f94:	3f11566a 	.word	0x3f11566a
 8009f98:	16bebd93 	.word	0x16bebd93
 8009f9c:	3f66c16c 	.word	0x3f66c16c
 8009fa0:	5555553e 	.word	0x5555553e
 8009fa4:	3fc55555 	.word	0x3fc55555
 8009fa8:	c2f8f359 	.word	0xc2f8f359
 8009fac:	01a56e1f 	.word	0x01a56e1f
 8009fb0:	3fe00000 	.word	0x3fe00000
 8009fb4:	000fffff 	.word	0x000fffff
 8009fb8:	3ff00000 	.word	0x3ff00000
 8009fbc:	4090cbff 	.word	0x4090cbff
 8009fc0:	3f6f3400 	.word	0x3f6f3400
 8009fc4:	652b82fe 	.word	0x652b82fe
 8009fc8:	3c971547 	.word	0x3c971547

08009fcc <__ieee754_sqrt>:
 8009fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd0:	ec55 4b10 	vmov	r4, r5, d0
 8009fd4:	4e56      	ldr	r6, [pc, #344]	; (800a130 <__ieee754_sqrt+0x164>)
 8009fd6:	43ae      	bics	r6, r5
 8009fd8:	ee10 0a10 	vmov	r0, s0
 8009fdc:	ee10 3a10 	vmov	r3, s0
 8009fe0:	4629      	mov	r1, r5
 8009fe2:	462a      	mov	r2, r5
 8009fe4:	d110      	bne.n	800a008 <__ieee754_sqrt+0x3c>
 8009fe6:	ee10 2a10 	vmov	r2, s0
 8009fea:	462b      	mov	r3, r5
 8009fec:	f7f6 fab0 	bl	8000550 <__aeabi_dmul>
 8009ff0:	4602      	mov	r2, r0
 8009ff2:	460b      	mov	r3, r1
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	4629      	mov	r1, r5
 8009ff8:	f7f6 f8f4 	bl	80001e4 <__adddf3>
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	460d      	mov	r5, r1
 800a000:	ec45 4b10 	vmov	d0, r4, r5
 800a004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a008:	2d00      	cmp	r5, #0
 800a00a:	dc10      	bgt.n	800a02e <__ieee754_sqrt+0x62>
 800a00c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a010:	4330      	orrs	r0, r6
 800a012:	d0f5      	beq.n	800a000 <__ieee754_sqrt+0x34>
 800a014:	b15d      	cbz	r5, 800a02e <__ieee754_sqrt+0x62>
 800a016:	ee10 2a10 	vmov	r2, s0
 800a01a:	462b      	mov	r3, r5
 800a01c:	ee10 0a10 	vmov	r0, s0
 800a020:	f7f6 f8de 	bl	80001e0 <__aeabi_dsub>
 800a024:	4602      	mov	r2, r0
 800a026:	460b      	mov	r3, r1
 800a028:	f7f6 fbbc 	bl	80007a4 <__aeabi_ddiv>
 800a02c:	e7e6      	b.n	8009ffc <__ieee754_sqrt+0x30>
 800a02e:	1509      	asrs	r1, r1, #20
 800a030:	d076      	beq.n	800a120 <__ieee754_sqrt+0x154>
 800a032:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a036:	07ce      	lsls	r6, r1, #31
 800a038:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800a03c:	bf5e      	ittt	pl
 800a03e:	0fda      	lsrpl	r2, r3, #31
 800a040:	005b      	lslpl	r3, r3, #1
 800a042:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800a046:	0fda      	lsrs	r2, r3, #31
 800a048:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800a04c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800a050:	2000      	movs	r0, #0
 800a052:	106d      	asrs	r5, r5, #1
 800a054:	005b      	lsls	r3, r3, #1
 800a056:	f04f 0e16 	mov.w	lr, #22
 800a05a:	4684      	mov	ip, r0
 800a05c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a060:	eb0c 0401 	add.w	r4, ip, r1
 800a064:	4294      	cmp	r4, r2
 800a066:	bfde      	ittt	le
 800a068:	1b12      	suble	r2, r2, r4
 800a06a:	eb04 0c01 	addle.w	ip, r4, r1
 800a06e:	1840      	addle	r0, r0, r1
 800a070:	0052      	lsls	r2, r2, #1
 800a072:	f1be 0e01 	subs.w	lr, lr, #1
 800a076:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a07a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a07e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a082:	d1ed      	bne.n	800a060 <__ieee754_sqrt+0x94>
 800a084:	4671      	mov	r1, lr
 800a086:	2720      	movs	r7, #32
 800a088:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a08c:	4562      	cmp	r2, ip
 800a08e:	eb04 060e 	add.w	r6, r4, lr
 800a092:	dc02      	bgt.n	800a09a <__ieee754_sqrt+0xce>
 800a094:	d113      	bne.n	800a0be <__ieee754_sqrt+0xf2>
 800a096:	429e      	cmp	r6, r3
 800a098:	d811      	bhi.n	800a0be <__ieee754_sqrt+0xf2>
 800a09a:	2e00      	cmp	r6, #0
 800a09c:	eb06 0e04 	add.w	lr, r6, r4
 800a0a0:	da43      	bge.n	800a12a <__ieee754_sqrt+0x15e>
 800a0a2:	f1be 0f00 	cmp.w	lr, #0
 800a0a6:	db40      	blt.n	800a12a <__ieee754_sqrt+0x15e>
 800a0a8:	f10c 0801 	add.w	r8, ip, #1
 800a0ac:	eba2 020c 	sub.w	r2, r2, ip
 800a0b0:	429e      	cmp	r6, r3
 800a0b2:	bf88      	it	hi
 800a0b4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800a0b8:	1b9b      	subs	r3, r3, r6
 800a0ba:	4421      	add	r1, r4
 800a0bc:	46c4      	mov	ip, r8
 800a0be:	0052      	lsls	r2, r2, #1
 800a0c0:	3f01      	subs	r7, #1
 800a0c2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a0c6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a0ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a0ce:	d1dd      	bne.n	800a08c <__ieee754_sqrt+0xc0>
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	d006      	beq.n	800a0e2 <__ieee754_sqrt+0x116>
 800a0d4:	1c4c      	adds	r4, r1, #1
 800a0d6:	bf13      	iteet	ne
 800a0d8:	3101      	addne	r1, #1
 800a0da:	3001      	addeq	r0, #1
 800a0dc:	4639      	moveq	r1, r7
 800a0de:	f021 0101 	bicne.w	r1, r1, #1
 800a0e2:	1043      	asrs	r3, r0, #1
 800a0e4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a0e8:	0849      	lsrs	r1, r1, #1
 800a0ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a0ee:	07c2      	lsls	r2, r0, #31
 800a0f0:	bf48      	it	mi
 800a0f2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800a0f6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800a0fa:	460c      	mov	r4, r1
 800a0fc:	463d      	mov	r5, r7
 800a0fe:	e77f      	b.n	800a000 <__ieee754_sqrt+0x34>
 800a100:	0ada      	lsrs	r2, r3, #11
 800a102:	3815      	subs	r0, #21
 800a104:	055b      	lsls	r3, r3, #21
 800a106:	2a00      	cmp	r2, #0
 800a108:	d0fa      	beq.n	800a100 <__ieee754_sqrt+0x134>
 800a10a:	02d7      	lsls	r7, r2, #11
 800a10c:	d50a      	bpl.n	800a124 <__ieee754_sqrt+0x158>
 800a10e:	f1c1 0420 	rsb	r4, r1, #32
 800a112:	fa23 f404 	lsr.w	r4, r3, r4
 800a116:	1e4d      	subs	r5, r1, #1
 800a118:	408b      	lsls	r3, r1
 800a11a:	4322      	orrs	r2, r4
 800a11c:	1b41      	subs	r1, r0, r5
 800a11e:	e788      	b.n	800a032 <__ieee754_sqrt+0x66>
 800a120:	4608      	mov	r0, r1
 800a122:	e7f0      	b.n	800a106 <__ieee754_sqrt+0x13a>
 800a124:	0052      	lsls	r2, r2, #1
 800a126:	3101      	adds	r1, #1
 800a128:	e7ef      	b.n	800a10a <__ieee754_sqrt+0x13e>
 800a12a:	46e0      	mov	r8, ip
 800a12c:	e7be      	b.n	800a0ac <__ieee754_sqrt+0xe0>
 800a12e:	bf00      	nop
 800a130:	7ff00000 	.word	0x7ff00000

0800a134 <fabs>:
 800a134:	ec51 0b10 	vmov	r0, r1, d0
 800a138:	ee10 2a10 	vmov	r2, s0
 800a13c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a140:	ec43 2b10 	vmov	d0, r2, r3
 800a144:	4770      	bx	lr

0800a146 <finite>:
 800a146:	b082      	sub	sp, #8
 800a148:	ed8d 0b00 	vstr	d0, [sp]
 800a14c:	9801      	ldr	r0, [sp, #4]
 800a14e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a152:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a156:	0fc0      	lsrs	r0, r0, #31
 800a158:	b002      	add	sp, #8
 800a15a:	4770      	bx	lr
 800a15c:	0000      	movs	r0, r0
	...

0800a160 <nan>:
 800a160:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a168 <nan+0x8>
 800a164:	4770      	bx	lr
 800a166:	bf00      	nop
 800a168:	00000000 	.word	0x00000000
 800a16c:	7ff80000 	.word	0x7ff80000

0800a170 <rint>:
 800a170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a172:	ec51 0b10 	vmov	r0, r1, d0
 800a176:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a17a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a17e:	2e13      	cmp	r6, #19
 800a180:	ee10 4a10 	vmov	r4, s0
 800a184:	460b      	mov	r3, r1
 800a186:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800a18a:	dc58      	bgt.n	800a23e <rint+0xce>
 800a18c:	2e00      	cmp	r6, #0
 800a18e:	da2b      	bge.n	800a1e8 <rint+0x78>
 800a190:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a194:	4302      	orrs	r2, r0
 800a196:	d023      	beq.n	800a1e0 <rint+0x70>
 800a198:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a19c:	4302      	orrs	r2, r0
 800a19e:	4254      	negs	r4, r2
 800a1a0:	4314      	orrs	r4, r2
 800a1a2:	0c4b      	lsrs	r3, r1, #17
 800a1a4:	0b24      	lsrs	r4, r4, #12
 800a1a6:	045b      	lsls	r3, r3, #17
 800a1a8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800a1ac:	ea44 0103 	orr.w	r1, r4, r3
 800a1b0:	4b32      	ldr	r3, [pc, #200]	; (800a27c <rint+0x10c>)
 800a1b2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a1b6:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	460b      	mov	r3, r1
 800a1be:	4630      	mov	r0, r6
 800a1c0:	4639      	mov	r1, r7
 800a1c2:	f7f6 f80f 	bl	80001e4 <__adddf3>
 800a1c6:	e9cd 0100 	strd	r0, r1, [sp]
 800a1ca:	463b      	mov	r3, r7
 800a1cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1d0:	4632      	mov	r2, r6
 800a1d2:	f7f6 f805 	bl	80001e0 <__aeabi_dsub>
 800a1d6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a1da:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800a1de:	4639      	mov	r1, r7
 800a1e0:	ec41 0b10 	vmov	d0, r0, r1
 800a1e4:	b003      	add	sp, #12
 800a1e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1e8:	4a25      	ldr	r2, [pc, #148]	; (800a280 <rint+0x110>)
 800a1ea:	4132      	asrs	r2, r6
 800a1ec:	ea01 0702 	and.w	r7, r1, r2
 800a1f0:	4307      	orrs	r7, r0
 800a1f2:	d0f5      	beq.n	800a1e0 <rint+0x70>
 800a1f4:	0851      	lsrs	r1, r2, #1
 800a1f6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800a1fa:	4314      	orrs	r4, r2
 800a1fc:	d00c      	beq.n	800a218 <rint+0xa8>
 800a1fe:	ea23 0201 	bic.w	r2, r3, r1
 800a202:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a206:	2e13      	cmp	r6, #19
 800a208:	fa43 f606 	asr.w	r6, r3, r6
 800a20c:	bf0c      	ite	eq
 800a20e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800a212:	2400      	movne	r4, #0
 800a214:	ea42 0306 	orr.w	r3, r2, r6
 800a218:	4918      	ldr	r1, [pc, #96]	; (800a27c <rint+0x10c>)
 800a21a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800a21e:	4622      	mov	r2, r4
 800a220:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a224:	4620      	mov	r0, r4
 800a226:	4629      	mov	r1, r5
 800a228:	f7f5 ffdc 	bl	80001e4 <__adddf3>
 800a22c:	e9cd 0100 	strd	r0, r1, [sp]
 800a230:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a234:	4622      	mov	r2, r4
 800a236:	462b      	mov	r3, r5
 800a238:	f7f5 ffd2 	bl	80001e0 <__aeabi_dsub>
 800a23c:	e7d0      	b.n	800a1e0 <rint+0x70>
 800a23e:	2e33      	cmp	r6, #51	; 0x33
 800a240:	dd07      	ble.n	800a252 <rint+0xe2>
 800a242:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a246:	d1cb      	bne.n	800a1e0 <rint+0x70>
 800a248:	ee10 2a10 	vmov	r2, s0
 800a24c:	f7f5 ffca 	bl	80001e4 <__adddf3>
 800a250:	e7c6      	b.n	800a1e0 <rint+0x70>
 800a252:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800a256:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800a25a:	40d6      	lsrs	r6, r2
 800a25c:	4230      	tst	r0, r6
 800a25e:	d0bf      	beq.n	800a1e0 <rint+0x70>
 800a260:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800a264:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800a268:	bf1f      	itttt	ne
 800a26a:	ea24 0101 	bicne.w	r1, r4, r1
 800a26e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800a272:	fa44 f202 	asrne.w	r2, r4, r2
 800a276:	ea41 0402 	orrne.w	r4, r1, r2
 800a27a:	e7cd      	b.n	800a218 <rint+0xa8>
 800a27c:	0800a408 	.word	0x0800a408
 800a280:	000fffff 	.word	0x000fffff
 800a284:	00000000 	.word	0x00000000

0800a288 <scalbn>:
 800a288:	b570      	push	{r4, r5, r6, lr}
 800a28a:	ec55 4b10 	vmov	r4, r5, d0
 800a28e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a292:	4606      	mov	r6, r0
 800a294:	462b      	mov	r3, r5
 800a296:	b99a      	cbnz	r2, 800a2c0 <scalbn+0x38>
 800a298:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a29c:	4323      	orrs	r3, r4
 800a29e:	d036      	beq.n	800a30e <scalbn+0x86>
 800a2a0:	4b39      	ldr	r3, [pc, #228]	; (800a388 <scalbn+0x100>)
 800a2a2:	4629      	mov	r1, r5
 800a2a4:	ee10 0a10 	vmov	r0, s0
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	f7f6 f951 	bl	8000550 <__aeabi_dmul>
 800a2ae:	4b37      	ldr	r3, [pc, #220]	; (800a38c <scalbn+0x104>)
 800a2b0:	429e      	cmp	r6, r3
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	460d      	mov	r5, r1
 800a2b6:	da10      	bge.n	800a2da <scalbn+0x52>
 800a2b8:	a32b      	add	r3, pc, #172	; (adr r3, 800a368 <scalbn+0xe0>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	e03a      	b.n	800a336 <scalbn+0xae>
 800a2c0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a2c4:	428a      	cmp	r2, r1
 800a2c6:	d10c      	bne.n	800a2e2 <scalbn+0x5a>
 800a2c8:	ee10 2a10 	vmov	r2, s0
 800a2cc:	4620      	mov	r0, r4
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	f7f5 ff88 	bl	80001e4 <__adddf3>
 800a2d4:	4604      	mov	r4, r0
 800a2d6:	460d      	mov	r5, r1
 800a2d8:	e019      	b.n	800a30e <scalbn+0x86>
 800a2da:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a2de:	460b      	mov	r3, r1
 800a2e0:	3a36      	subs	r2, #54	; 0x36
 800a2e2:	4432      	add	r2, r6
 800a2e4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a2e8:	428a      	cmp	r2, r1
 800a2ea:	dd08      	ble.n	800a2fe <scalbn+0x76>
 800a2ec:	2d00      	cmp	r5, #0
 800a2ee:	a120      	add	r1, pc, #128	; (adr r1, 800a370 <scalbn+0xe8>)
 800a2f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2f4:	da1c      	bge.n	800a330 <scalbn+0xa8>
 800a2f6:	a120      	add	r1, pc, #128	; (adr r1, 800a378 <scalbn+0xf0>)
 800a2f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2fc:	e018      	b.n	800a330 <scalbn+0xa8>
 800a2fe:	2a00      	cmp	r2, #0
 800a300:	dd08      	ble.n	800a314 <scalbn+0x8c>
 800a302:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a306:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a30a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a30e:	ec45 4b10 	vmov	d0, r4, r5
 800a312:	bd70      	pop	{r4, r5, r6, pc}
 800a314:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a318:	da19      	bge.n	800a34e <scalbn+0xc6>
 800a31a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a31e:	429e      	cmp	r6, r3
 800a320:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a324:	dd0a      	ble.n	800a33c <scalbn+0xb4>
 800a326:	a112      	add	r1, pc, #72	; (adr r1, 800a370 <scalbn+0xe8>)
 800a328:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d1e2      	bne.n	800a2f6 <scalbn+0x6e>
 800a330:	a30f      	add	r3, pc, #60	; (adr r3, 800a370 <scalbn+0xe8>)
 800a332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a336:	f7f6 f90b 	bl	8000550 <__aeabi_dmul>
 800a33a:	e7cb      	b.n	800a2d4 <scalbn+0x4c>
 800a33c:	a10a      	add	r1, pc, #40	; (adr r1, 800a368 <scalbn+0xe0>)
 800a33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d0b8      	beq.n	800a2b8 <scalbn+0x30>
 800a346:	a10e      	add	r1, pc, #56	; (adr r1, 800a380 <scalbn+0xf8>)
 800a348:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a34c:	e7b4      	b.n	800a2b8 <scalbn+0x30>
 800a34e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a352:	3236      	adds	r2, #54	; 0x36
 800a354:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a358:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a35c:	4620      	mov	r0, r4
 800a35e:	4b0c      	ldr	r3, [pc, #48]	; (800a390 <scalbn+0x108>)
 800a360:	2200      	movs	r2, #0
 800a362:	e7e8      	b.n	800a336 <scalbn+0xae>
 800a364:	f3af 8000 	nop.w
 800a368:	c2f8f359 	.word	0xc2f8f359
 800a36c:	01a56e1f 	.word	0x01a56e1f
 800a370:	8800759c 	.word	0x8800759c
 800a374:	7e37e43c 	.word	0x7e37e43c
 800a378:	8800759c 	.word	0x8800759c
 800a37c:	fe37e43c 	.word	0xfe37e43c
 800a380:	c2f8f359 	.word	0xc2f8f359
 800a384:	81a56e1f 	.word	0x81a56e1f
 800a388:	43500000 	.word	0x43500000
 800a38c:	ffff3cb0 	.word	0xffff3cb0
 800a390:	3c900000 	.word	0x3c900000

0800a394 <_init>:
 800a394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a396:	bf00      	nop
 800a398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a39a:	bc08      	pop	{r3}
 800a39c:	469e      	mov	lr, r3
 800a39e:	4770      	bx	lr

0800a3a0 <_fini>:
 800a3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a2:	bf00      	nop
 800a3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3a6:	bc08      	pop	{r3}
 800a3a8:	469e      	mov	lr, r3
 800a3aa:	4770      	bx	lr
