// Seed: 402469013
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
    , id_8,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output reg id_7
);
  always begin
    id_7 <= 1;
  end
  always @(id_4) id_0 = id_8[1'b0];
  logic id_9 = 1;
  logic id_10;
  logic id_11;
  type_22 id_12 (
      .id_0(id_9),
      .id_1(1),
      .id_2(),
      .id_3(id_9),
      .id_4(1'b0),
      .id_5(),
      .id_6(1'd0)
  );
  logic id_13;
  always @(1'b0) id_7 = 1;
  logic id_14;
  assign id_12 = id_5;
endmodule
