Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jul 18 20:23:54 2024
| Host         : asanka-Nitro-AN515-52 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_controller_timing_summary_routed.rpt -pb motor_controller_timing_summary_routed.pb -rpx motor_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_controller
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: din (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: module2/module1/rx_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: module2/module2/enable_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.237        0.000                      0                   68        0.263        0.000                      0                   68        3.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.237        0.000                      0                   68        0.263        0.000                      0                   68        3.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.340ns (43.413%)  route 1.747ns (56.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.715     8.475    module1/p_1_in
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578    12.936    module1/CLK
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[17]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    12.712    module1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.340ns (43.413%)  route 1.747ns (56.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.715     8.475    module1/p_1_in
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578    12.936    module1/CLK
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[18]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    12.712    module1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.340ns (43.413%)  route 1.747ns (56.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.715     8.475    module1/p_1_in
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578    12.936    module1/CLK
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[19]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    12.712    module1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.340ns (43.692%)  route 1.727ns (56.308%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     8.455    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576    12.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[1]/C
                         clock pessimism              0.432    13.366    
                         clock uncertainty           -0.035    13.331    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    12.713    module1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.340ns (43.692%)  route 1.727ns (56.308%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     8.455    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576    12.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[2]/C
                         clock pessimism              0.432    13.366    
                         clock uncertainty           -0.035    13.331    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    12.713    module1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.340ns (43.692%)  route 1.727ns (56.308%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     8.455    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576    12.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[3]/C
                         clock pessimism              0.432    13.366    
                         clock uncertainty           -0.035    13.331    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    12.713    module1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.340ns (43.692%)  route 1.727ns (56.308%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.844 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           1.031     6.875    module1/counter[0]
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.999 r  module1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.999    module1/i__carry_i_4_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.531 r  module1/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    module1/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.759 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     8.455    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576    12.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[4]/C
                         clock pessimism              0.432    13.366    
                         clock uncertainty           -0.035    13.331    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    12.713    module1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 2.191ns (58.346%)  route 1.564ns (41.654%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.906 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.710     6.617    module2/module1/counter_reg_n_0_[0]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.197 r  module2/module1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    module2/module1/counter0_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  module2/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.311    module2/module1/counter0_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  module2/module1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    module2/module1/counter0_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  module2/module1/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.539    module2/module1/counter0_carry__2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  module2/module1/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.653    module2/module1/counter0_carry__3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 r  module2/module1/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.854     8.840    module2/module1/data0[22]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.303     9.143 r  module2/module1/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.143    module2/module1/counter[22]
    SLICE_X38Y43         FDRE                                         r  module2/module1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578    12.936    module2/module1/rx_clk_reg_0
    SLICE_X38Y43         FDRE                                         r  module2/module1/counter_reg[22]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.077    13.406    module2/module1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 module2/module1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.021ns (27.221%)  route 2.730ns (72.779%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.753     5.387    module2/module1/rx_clk_reg_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.865 r  module2/module1/counter_reg[13]/Q
                         net (fo=2, routed)           0.817     6.682    module2/module1/counter_reg_n_0_[13]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.295     6.977 r  module2/module1/counter[25]_i_7/O
                         net (fo=1, routed)           0.993     7.970    module2/module1/counter[25]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.094 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          0.920     9.014    module2/module1/counter[25]_i_3_n_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.138 r  module2/module1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.138    module2/module1/counter[4]
    SLICE_X38Y39         FDRE                                         r  module2/module1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576    12.934    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDRE                                         r  module2/module1/counter_reg[4]/C
                         clock pessimism              0.428    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077    13.404    module2/module1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 module2/module1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.021ns (27.243%)  route 2.727ns (72.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.753     5.387    module2/module1/rx_clk_reg_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.865 r  module2/module1/counter_reg[13]/Q
                         net (fo=2, routed)           0.817     6.682    module2/module1/counter_reg_n_0_[13]
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.295     6.977 r  module2/module1/counter[25]_i_7/O
                         net (fo=1, routed)           0.993     7.970    module2/module1/counter[25]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.094 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          0.917     9.011    module2/module1/counter[25]_i_3_n_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.124     9.135 r  module2/module1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.135    module2/module1/counter[6]
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576    12.934    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[6]/C
                         clock pessimism              0.428    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y39         FDSE (Setup_fdse_C_D)        0.079    13.406    module2/module1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.470    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.779    module1/counter[0]
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  module1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    module1/counter0[0]
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.986    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.091     1.561    module1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/drive_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.470    module1/CLK
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           0.168     1.779    module1/drive_step_OBUF
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  module1/drive_clk_i_1/O
                         net (fo=1, routed)           0.000     1.824    module1/drive_clk_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.986    module1/CLK
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091     1.561    module1/drive_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 module1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.471    module1/CLK
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  module1/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.745    module1/counter[11]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  module1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    module1/counter0[11]
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     1.987    module1/CLK
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[11]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.105     1.576    module1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 module1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.471    module1/CLK
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  module1/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.745    module1/counter[15]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  module1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    module1/counter0[15]
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     1.987    module1/CLK
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[15]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105     1.576    module1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 module1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.470    module1/CLK
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  module1/counter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.745    module1/counter[7]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  module1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    module1/counter0[7]
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.986    module1/CLK
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[7]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.105     1.575    module1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.469    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.211     1.844    module2/module1/counter_reg_n_0_[0]
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.043     1.887 r  module2/module1/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.887    module2/module1/counter[21]
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[21]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.131     1.600    module2/module1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/rx_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.469    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.211     1.844    module2/module1/counter_reg_n_0_[0]
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.043     1.887 r  module2/module1/rx_clk_i_1/O
                         net (fo=1, routed)           0.000     1.887    module2/module1/rx_clk_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/rx_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/rx_clk_reg/C
                         clock pessimism             -0.516     1.469    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.131     1.600    module2/module1/rx_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.469    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.211     1.844    module2/module1/counter_reg_n_0_[0]
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  module2/module1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.889    module2/module1/counter[18]
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[18]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121     1.590    module2/module1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.469    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.211     1.844    module2/module1/counter_reg_n_0_[0]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  module2/module1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    module2/module1/counter[0]
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120     1.589    module2/module1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.211ns (46.614%)  route 0.242ns (53.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.469    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.242     1.875    module2/module1/counter_reg_n_0_[0]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.047     1.922 r  module2/module1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.922    module2/module1/counter[16]
    SLICE_X38Y41         FDRE                                         r  module2/module1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y41         FDRE                                         r  module2/module1/counter_reg[16]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.131     1.616    module2/module1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { int_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  int_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    module1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    module1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    module1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    module1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    module1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    module1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    module1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    module1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    module1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    module1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    module1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    module1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    module1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    module1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    module1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    module1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    module1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    module1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 4.470ns (56.236%)  route 3.479ns (43.764%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[1]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.649     0.649 f  module2/module2/bit_ID_reg[1]/Q
                         net (fo=14, routed)          0.884     1.533    module2/module6/Q[1]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.295     1.828 r  module2/module6/green_LED/O
                         net (fo=1, routed)           2.594     4.423    green_LED_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     7.949 r  green_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.949    green_LED
    G17                                                               r  green_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 4.476ns (57.727%)  route 3.278ns (42.273%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[1]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.649     0.649 r  module2/module2/bit_ID_reg[1]/Q
                         net (fo=14, routed)          1.029     1.678    module2/module2/Q[1]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.295     1.973 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.249     4.222    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     7.753 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.753    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive_dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 4.193ns (69.924%)  route 1.804ns (30.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[7]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[7]/Q
                         net (fo=1, routed)           1.804     2.434    drive_dir_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     5.997 r  drive_dir_OBUF_inst/O
                         net (fo=0)                   0.000     5.997    drive_dir
    T14                                                               r  drive_dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 1.662ns (29.273%)  route 4.016ns (70.727%))
  Logic Levels:           2  (BUFG=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           2.076     3.637    din_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  din_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.940     5.678    module2/module3/D[0]
    SLICE_X43Y41         FDRE                                         r  module2/module3/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.484ns  (logic 1.685ns (48.359%)  route 1.799ns (51.641%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.799     3.360    module2/module3/din_IBUF
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.484 r  module2/module3/cache_data[2]_i_1/O
                         net (fo=1, routed)           0.000     3.484    module2/module3/cache_data[2]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  module2/module3/cache_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.470ns  (logic 1.685ns (48.554%)  route 1.785ns (51.446%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.785     3.346    module2/module3/din_IBUF
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.470 r  module2/module3/cache_data[4]_i_1/O
                         net (fo=1, routed)           0.000     3.470    module2/module3/cache_data[4]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  module2/module3/cache_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.278ns  (logic 1.685ns (51.397%)  route 1.593ns (48.603%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.593     3.154    module2/module3/din_IBUF
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.278 r  module2/module3/cache_data[5]_i_1/O
                         net (fo=1, routed)           0.000     3.278    module2/module3/cache_data[5]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  module2/module3/cache_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.270ns  (logic 1.685ns (51.524%)  route 1.585ns (48.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.585     3.146    module2/module3/din_IBUF
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.270 r  module2/module3/cache_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.270    module2/module3/cache_data[7]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  module2/module3/cache_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.266ns  (logic 1.685ns (51.587%)  route 1.581ns (48.413%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.581     3.142    module2/module3/din_IBUF
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.266 r  module2/module3/cache_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.266    module2/module3/cache_data[8]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  module2/module3/cache_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.259ns  (logic 1.685ns (51.697%)  route 1.574ns (48.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.574     3.135    module2/module3/din_IBUF
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.259 r  module2/module3/cache_data[6]_i_1/O
                         net (fo=1, routed)           0.000     3.259    module2/module3/cache_data[6]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  module2/module3/cache_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module3/cache_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.199ns (61.780%)  route 0.123ns (38.220%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[5]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  module2/module3/cache_data_reg[5]/Q
                         net (fo=2, routed)           0.123     0.322    module2/module3/cache_data[5]
    SLICE_X43Y41         FDRE                                         r  module2/module3/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.220ns (66.243%)  route 0.112ns (33.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[7]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[7]/Q
                         net (fo=2, routed)           0.112     0.332    module2/module3/cache_data[7]
    SLICE_X41Y42         FDRE                                         r  module2/module3/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.220ns (65.444%)  route 0.116ns (34.556%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[4]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[4]/Q
                         net (fo=2, routed)           0.116     0.336    module2/module3/cache_data[4]
    SLICE_X43Y41         FDRE                                         r  module2/module3/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.220ns (57.255%)  route 0.164ns (42.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[6]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[6]/Q
                         net (fo=2, routed)           0.164     0.384    module2/module3/cache_data[6]
    SLICE_X41Y42         FDRE                                         r  module2/module3/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.244ns (59.189%)  route 0.168ns (40.811%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[5]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  module2/module3/cache_data_reg[5]/Q
                         net (fo=2, routed)           0.168     0.367    module2/module3/cache_data[5]
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.412 r  module2/module3/cache_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.412    module2/module3/cache_data[5]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  module2/module3/cache_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.265ns (63.973%)  route 0.149ns (36.027%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[2]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[2]/Q
                         net (fo=2, routed)           0.149     0.369    module2/module3/cache_data[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.414 r  module2/module3/cache_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.414    module2/module3/cache_data[2]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  module2/module3/cache_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.220ns (50.865%)  route 0.213ns (49.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[3]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[3]/Q
                         net (fo=2, routed)           0.213     0.433    module2/module3/cache_data[3]
    SLICE_X41Y41         FDRE                                         r  module2/module3/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.262ns (60.162%)  route 0.173ns (39.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[0]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  module2/module2/bit_ID_reg[0]/Q
                         net (fo=16, routed)          0.173     0.390    module2/module3/Q[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.435 r  module2/module3/cache_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.435    module2/module3/cache_data[7]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  module2/module3/cache_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.262ns (59.887%)  route 0.175ns (40.113%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[0]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  module2/module2/bit_ID_reg[0]/Q
                         net (fo=16, routed)          0.175     0.392    module2/module3/Q[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.437 r  module2/module3/cache_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.437    module2/module3/cache_data[6]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  module2/module3/cache_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.265ns (60.275%)  route 0.175ns (39.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[4]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[4]/Q
                         net (fo=2, routed)           0.175     0.395    module2/module3/cache_data[4]
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.440 r  module2/module3/cache_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.440    module2/module3/cache_data[4]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  module2/module3/cache_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module1/rx_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.305ns (55.308%)  route 3.478ns (44.692%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.754     5.388    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/rx_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     5.866 r  module2/module1/rx_clk_reg/Q
                         net (fo=22, routed)          1.229     7.096    module2/module2/CLK
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.295     7.391 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.249     9.640    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    13.171 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000    13.171    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 4.022ns (70.582%)  route 1.676ns (29.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.755     5.389    module1/CLK
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           1.676     7.522    drive_step_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    11.088 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000    11.088    drive_step
    T15                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.408ns (80.390%)  route 0.343ns (19.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.470    module1/CLK
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           0.343     1.954    drive_step_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.221 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000     3.221    drive_step
    T15                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/rx_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.478ns (57.846%)  route 1.077ns (42.154%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.469    module2/module1/rx_clk_reg_0
    SLICE_X38Y42         FDRE                                         r  module2/module1/rx_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  module2/module1/rx_clk_reg/Q
                         net (fo=22, routed)          0.492     2.109    module2/module2/CLK
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.098     2.207 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.585     2.792    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     4.025 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/drive_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 1.603ns (49.717%)  route 1.621ns (50.283%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.776     2.911    module1/p_1_in
    SLICE_X43Y39         LUT2 (Prop_lut2_I0_O)        0.313     3.224 r  module1/drive_clk_i_1/O
                         net (fo=1, routed)           0.000     3.224    module1/drive_clk_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.577     4.935    module1/CLK
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 1.290ns (45.251%)  route 1.561ns (54.749%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.715     2.851    module1/p_1_in
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578     4.936    module1/CLK
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[17]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 1.290ns (45.251%)  route 1.561ns (54.749%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.715     2.851    module1/p_1_in
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578     4.936    module1/CLK
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[18]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 1.290ns (45.251%)  route 1.561ns (54.749%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.715     2.851    module1/p_1_in
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.578     4.936    module1/CLK
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[19]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.290ns (45.565%)  route 1.541ns (54.435%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     2.831    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576     4.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[1]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.290ns (45.565%)  route 1.541ns (54.435%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     2.831    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576     4.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[2]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.290ns (45.565%)  route 1.541ns (54.435%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     2.831    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576     4.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[3]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.290ns (45.565%)  route 1.541ns (54.435%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.696     2.831    module1/p_1_in
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576     4.934    module1/CLK
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[4]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.827ns  (logic 1.290ns (45.635%)  route 1.537ns (54.365%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.691     2.827    module1/p_1_in
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.576     4.934    module1/CLK
    SLICE_X41Y38         FDRE                                         r  module1/counter_reg[0]/C

Slack:                    inf
  Source:                 module2/module3/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 1.290ns (46.902%)  route 1.460ns (53.098%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  module2/module3/data_reg[1]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.630     0.630 r  module2/module3/data_reg[1]/Q
                         net (fo=1, routed)           0.845     1.475    module1/Q[1]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.599    module1/i__carry__0_i_3_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.135 r  module1/counter0_inferred__0/i__carry__0/CO[2]
                         net (fo=21, routed)          0.615     2.750    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.577     4.935    module1/CLK
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.191ns (41.202%)  route 0.273ns (58.798%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.127     0.464    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[10]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.191ns (41.202%)  route 0.273ns (58.798%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.127     0.464    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[11]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.191ns (41.202%)  route 0.273ns (58.798%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.127     0.464    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[12]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.191ns (41.202%)  route 0.273ns (58.798%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.127     0.464    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.985    module2/module1/rx_clk_reg_0
    SLICE_X38Y40         FDRE                                         r  module2/module1/counter_reg[13]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.912%)  route 0.326ns (63.088%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.181     0.517    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  module2/module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.984    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDRE                                         r  module2/module1/counter_reg[4]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.912%)  route 0.326ns (63.088%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.181     0.517    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.984    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[5]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.912%)  route 0.326ns (63.088%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.181     0.517    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.984    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[6]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.912%)  route 0.326ns (63.088%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.181     0.517    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  module2/module1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.984    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDRE                                         r  module2/module1/counter_reg[7]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.912%)  route 0.326ns (63.088%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.181     0.517    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.984    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[8]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.912%)  route 0.326ns (63.088%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  module2/state_reg/Q
                         net (fo=1, routed)           0.145     0.291    module2/module1/state
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.181     0.517    module2/module1/counter[25]_i_1_n_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.984    module2/module1/rx_clk_reg_0
    SLICE_X38Y39         FDSE                                         r  module2/module1/counter_reg[9]/C





