[2025-09-16 18:38:05] START suite=gap trace=605.mcf_s-782B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-782B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5304147 heartbeat IPC: 1.885 cumulative IPC: 1.885 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 10632226 heartbeat IPC: 1.877 cumulative IPC: 1.881 (Simulation time: 00 hr 02 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 10632226 cumulative IPC: 1.881 (Simulation time: 00 hr 02 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 10632226 cumulative IPC: 1.881 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 121119918 heartbeat IPC: 0.09051 cumulative IPC: 0.09051 (Simulation time: 00 hr 10 min 23 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 229593262 heartbeat IPC: 0.09219 cumulative IPC: 0.09134 (Simulation time: 00 hr 18 min 36 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 341409893 heartbeat IPC: 0.08943 cumulative IPC: 0.0907 (Simulation time: 00 hr 26 min 54 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 447228873 heartbeat IPC: 0.0945 cumulative IPC: 0.09162 (Simulation time: 00 hr 34 min 50 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 552792406 heartbeat IPC: 0.09473 cumulative IPC: 0.09222 (Simulation time: 00 hr 42 min 50 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 658894965 heartbeat IPC: 0.09425 cumulative IPC: 0.09256 (Simulation time: 00 hr 50 min 46 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 770864069 heartbeat IPC: 0.08931 cumulative IPC: 0.09208 (Simulation time: 00 hr 59 min 02 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 880569943 heartbeat IPC: 0.09115 cumulative IPC: 0.09196 (Simulation time: 01 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 992837698 heartbeat IPC: 0.08907 cumulative IPC: 0.09163 (Simulation time: 01 hr 14 min 32 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 1089912151 cumulative IPC: 0.09175 (Simulation time: 01 hr 20 min 07 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 1089912151 cumulative IPC: 0.09175 (Simulation time: 01 hr 20 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-782B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09175 instructions: 100000000 cycles: 1089912151
CPU 0 Branch Prediction Accuracy: 84.35% MPKI: 47.39 Average ROB Occupancy at Mispredict: 3.199
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.9469
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 46.44
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00089
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2195297
LQ_STALL: 931103
SQ_STALL: 375532


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.79702
REPLAY_LOAD: 42.04933
NON_REPLAY_LOAD: 19.972492

== Total ==
ADDR_TRANS: 217211
REPLAY_LOAD: 109959
NON_REPLAY_LOAD: 1868127

== Counts ==
ADDR_TRANS: 2015
REPLAY_LOAD: 2615
NON_REPLAY_LOAD: 93535

cpu0->cpu0_STLB TOTAL        ACCESS:    8563014 HIT:    8449116 MISS:     113898 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    8563014 HIT:    8449116 MISS:     113898 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 439.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15528556 HIT:    2143886 MISS:   13384670 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   15001606 HIT:    1799335 MISS:   13202271 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      39322 HIT:       7050 MISS:      32272 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     336088 HIT:     336057 MISS:         31 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     151540 HIT:       1444 MISS:     150096 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1727373 HIT:    1727373 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1727373 HIT:    1727373 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28170210 HIT:    8084703 MISS:   20085507 MSHR_MERGE:    4893036
cpu0->cpu0_L1D LOAD         ACCESS:   25813321 HIT:    6033996 MISS:   19779325 MSHR_MERGE:    4777716
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2128197 HIT:    1973731 MISS:     154466 MSHR_MERGE:     115144
cpu0->cpu0_L1D TRANSLATION  ACCESS:     228692 HIT:      76976 MISS:     151716 MSHR_MERGE:        176
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1579950 HIT:    1579950 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1579950 HIT:    1579950 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27614613 HIT:   18562164 MISS:    9052449 MSHR_MERGE:     489435
cpu0->cpu0_DTLB LOAD         ACCESS:   27614613 HIT:   18562164 MISS:    9052449 MSHR_MERGE:     489435
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.81 cycles
cpu0->LLC TOTAL        ACCESS:   13693382 HIT:    5861820 MISS:    7831562 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   13202271 HIT:    5505865 MISS:    7696406 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      32272 HIT:      27327 MISS:       4945 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     308743 HIT:     308036 MISS:        707 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     150096 HIT:      20592 MISS:     129504 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.68 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     942373
  ROW_BUFFER_MISS:    6888478
  AVG DBUS CONGESTED CYCLE: 4.095
Channel 0 WQ ROW_BUFFER_HIT:      36168
  ROW_BUFFER_MISS:     114887
  FULL:          0
Channel 0 REFRESHES ISSUED:      90826

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540658      1547001      4540923      2037663
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          115          398         3599       146871
  STLB miss resolved @ L2C                0          141          115         1003          990
  STLB miss resolved @ LLC                0         2254         1479        14346         5177
  STLB miss resolved @ MEM                0          298         1559        19562       114743

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:58:13] END   suite=gap trace=605.mcf_s-782B (rc=0)
