//
// Written by Synplify Pro 
// Product Version "S-2021.09M-SP1"
// Program "Synplify Pro", Mapper "map202109actsp1, Build 056R"
// Tue Feb 28 16:27:27 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\ram128x16bits.vhd "
// file 10 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\serial2parallel.vhd "
// file 11 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\statemachine.vhd "
// file 12 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\cpuconfig.vhd "
// file 13 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\cpuled.vhd "
// file 14 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\component\work\clock_gen\clock_gen_0\clock_gen_clock_gen_0_fccc.vhd "
// file 15 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\generic\smartfusion2.vhd "
// file 16 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\controlio.vhd "
// file 17 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\controloutput.vhd "
// file 18 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\dio8.vhd "
// file 19 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\decode.vhd "
// file 20 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\discovercontrolid.vhd "
// file 21 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\discoverexpansionid.vhd "
// file 22 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\expmoduleled.vhd "
// file 23 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\expansionsigroute.vhd "
// file 24 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\latencycounter.vhd "
// file 25 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\mdssiroute.vhd "
// file 26 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\mdttopsimp.vhd "
// file 27 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd "
// file 28 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\rtdexpidled.vhd "
// file 29 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\ssitop.vhd "
// file 30 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\serial_mem.vhd "
// file 31 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\ticksync.vhd "
// file 32 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\watchdogtimer.vhd "
// file 33 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\databuffer.vhd "
// file 34 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\analog.vhd "
// file 35 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\component\work\clock_gen\clock_gen.vhd "
// file 36 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\clockcontrol.vhd "
// file 37 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\discovercontrol.vhd "
// file 38 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quad.vhd "
// file 39 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\vhd2008\signed.vhd "
// file 40 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\top.vhd "
// file 41 "\c:\microchip\libero_soc_v2022.2\synplifypro\lib\nlconst.dat "
// file 42 "\c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\designer\top\synthesis.fdc "

`timescale 100 ps/100 ps
module Clock_Gen_Clock_Gen_0_FCCC (
  DLLQ1_LOCK,
  H1_CLK_IN,
  SysClk_i,
  SysClk,
  H1_CLK90_i,
  H1_CLK90,
  H1_CLK_i,
  H1_CLK,
  RESET_c
)
;
output DLLQ1_LOCK ;
input H1_CLK_IN ;
output SysClk_i ;
output SysClk ;
output H1_CLK90_i ;
output H1_CLK90 ;
output H1_CLK_i ;
output H1_CLK ;
input RESET_c ;
wire DLLQ1_LOCK ;
wire H1_CLK_IN ;
wire SysClk_i ;
wire SysClk ;
wire H1_CLK90_i ;
wire H1_CLK90 ;
wire H1_CLK_i ;
wire H1_CLK ;
wire RESET_c ;
wire [7:0] PRDATA;
wire RESET_data_i ;
wire GL0_net ;
wire GL2_net ;
wire CLK1_PAD_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL3 ;
  CFG1 CCC_INST_RNO (
	.A(RESET_c),
	.Y(RESET_data_i)
);
defparam CCC_INST_RNO.INIT=2'h1;
  CFG1 GL0_INST_RNI7606 (
	.A(H1_CLK),
	.Y(H1_CLK_i)
);
defparam GL0_INST_RNI7606.INIT=2'h1;
  CFG1 GL1_INST_RNI8BA (
	.A(H1_CLK90),
	.Y(H1_CLK90_i)
);
defparam GL1_INST_RNI8BA.INIT=2'h1;
  CFG1 GL2_INST_RNI9GKA (
	.A(SysClk),
	.Y(SysClk_i)
);
defparam GL2_INST_RNI9GKA.INIT=2'h1;
// @14:125
  CLKINT GL0_INST (
	.Y(H1_CLK),
	.A(GL0_net)
);
// @14:122
  CLKINT GL2_INST (
	.Y(SysClk),
	.A(GL2_net)
);
// @14:113
  INBUF CLK1_PAD_INST (
	.Y(CLK1_PAD_net),
	.PAD(H1_CLK_IN)
);
// @14:110
  CLKINT GL1_INST (
	.Y(H1_CLK90),
	.A(GL1_net)
);
//@35:221
//@35:221
//@35:221
// @14:128
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(DLLQ1_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(RESET_data_i),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(CLK1_PAD_net),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_net),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007DC0000045174001F18C230AC270539DC40404040800101;
defparam CCC_INST.VCOFREQUENCY=960.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Clock_Gen_Clock_Gen_0_FCCC */

module Clock_Gen (
  RESET_c,
  H1_CLK,
  H1_CLK_i,
  H1_CLK90,
  H1_CLK90_i,
  SysClk,
  SysClk_i,
  H1_CLK_IN,
  DLLQ1_LOCK
)
;
input RESET_c ;
output H1_CLK ;
output H1_CLK_i ;
output H1_CLK90 ;
output H1_CLK90_i ;
output SysClk ;
output SysClk_i ;
input H1_CLK_IN ;
output DLLQ1_LOCK ;
wire RESET_c ;
wire H1_CLK ;
wire H1_CLK_i ;
wire H1_CLK90 ;
wire H1_CLK90_i ;
wire SysClk ;
wire SysClk_i ;
wire H1_CLK_IN ;
wire DLLQ1_LOCK ;
wire GND ;
wire VCC ;
// @35:221
  Clock_Gen_Clock_Gen_0_FCCC Clock_Gen_0 (
	.DLLQ1_LOCK(DLLQ1_LOCK),
	.H1_CLK_IN(H1_CLK_IN),
	.SysClk_i(SysClk_i),
	.SysClk(SysClk),
	.H1_CLK90_i(H1_CLK90_i),
	.H1_CLK90(H1_CLK90),
	.H1_CLK_i(H1_CLK_i),
	.H1_CLK(H1_CLK),
	.RESET_c(RESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Clock_Gen */

module ClockControl (
  H1_CLK_IN,
  SysClk_i,
  H1_CLK90_i,
  H1_CLK90,
  H1_CLK_i,
  H1_CLK,
  RESET_c,
  DLL_RST,
  Enable_1z,
  PowerUp_1z,
  SlowEnable_1z,
  DLL_LOCK,
  SysRESET_arst_i,
  SysRESET_i,
  SysRESET_1z,
  SysClk,
  RESET_arst_i
)
;
input H1_CLK_IN ;
output SysClk_i ;
output H1_CLK90_i ;
output H1_CLK90 ;
output H1_CLK_i ;
output H1_CLK ;
input RESET_c ;
input DLL_RST ;
output Enable_1z ;
output PowerUp_1z ;
output SlowEnable_1z ;
output DLL_LOCK ;
output SysRESET_arst_i ;
output SysRESET_i ;
output SysRESET_1z ;
output SysClk ;
input RESET_arst_i ;
wire H1_CLK_IN ;
wire SysClk_i ;
wire H1_CLK90_i ;
wire H1_CLK90 ;
wire H1_CLK_i ;
wire H1_CLK ;
wire RESET_c ;
wire DLL_RST ;
wire Enable_1z ;
wire PowerUp_1z ;
wire SlowEnable_1z ;
wire DLL_LOCK ;
wire SysRESET_arst_i ;
wire SysRESET_i ;
wire SysRESET_1z ;
wire SysClk ;
wire RESET_arst_i ;
wire [1:0] DLL_Rst_ShiftReg_Z;
wire [2:1] EnableCount_Z;
wire [2:1] EnableCount_RNO_Z;
wire [2:0] PowerUpOneShot_Z;
wire [3:0] DLL_Lock_ShiftReg_Z;
wire SysRESET_rep_Z ;
wire GND ;
wire un11_dll_lock_int_Z ;
wire VCC ;
wire SysRESET_arst ;
wire CO0 ;
wire CO0_i ;
wire DLL_LOCK_Int_1_Z ;
wire un9_enablecount_Z ;
wire PowerUp_1_Z ;
wire un7_enablecount_Z ;
wire DLL_RST_sync_Z ;
wire Reset_int_Z ;
wire DLLQ1_LOCK ;
// @36:187
  SLE SysRESET_rep (
	.Q(SysRESET_rep_Z),
	.ADn(GND),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(GND),
	.EN(un11_dll_lock_int_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SysRESET_rep_RNILTM6 (
	.Y(SysRESET_arst),
	.A(SysRESET_rep_Z)
);
  CFG1 SysRESET_RNIFE06 (
	.A(SysRESET_1z),
	.Y(SysRESET_i)
);
defparam SysRESET_RNIFE06.INIT=2'h1;
  CFG1 \EnableCount_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \EnableCount_RNO[0] .INIT=2'h1;
  CFG1 SysRESET_rep_RNILTM6_0 (
	.A(SysRESET_arst),
	.Y(SysRESET_arst_i)
);
defparam SysRESET_rep_RNILTM6_0.INIT=2'h1;
// @36:187
  SLE DLL_LOCK_Int (
	.Q(DLL_LOCK),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_LOCK_Int_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE SlowEnable (
	.Q(SlowEnable_1z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(un9_enablecount_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE PowerUp (
	.Q(PowerUp_1z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(PowerUp_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE Enable (
	.Q(Enable_1z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(un7_enablecount_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
(* cdc_synchronizer=1 *)  SLE DLL_RST_sync (
	.Q(DLL_RST_sync_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_Rst_ShiftReg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE Reset_int (
	.Q(Reset_int_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(VCC),
	.EN(DLL_RST_sync_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE SysRESET (
	.Q(SysRESET_1z),
	.ADn(GND),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(GND),
	.EN(un11_dll_lock_int_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \EnableCount[2]  (
	.Q(EnableCount_Z[2]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(EnableCount_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \EnableCount[1]  (
	.Q(EnableCount_Z[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(EnableCount_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \EnableCount[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \PowerUpOneShot[2]  (
	.Q(PowerUpOneShot_Z[2]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(PowerUpOneShot_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \PowerUpOneShot[1]  (
	.Q(PowerUpOneShot_Z[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(PowerUpOneShot_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \PowerUpOneShot[0]  (
	.Q(PowerUpOneShot_Z[0]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(SysRESET_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \DLL_Lock_ShiftReg[3]  (
	.Q(DLL_Lock_ShiftReg_Z[3]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_Lock_ShiftReg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \DLL_Lock_ShiftReg[2]  (
	.Q(DLL_Lock_ShiftReg_Z[2]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_Lock_ShiftReg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \DLL_Lock_ShiftReg[1]  (
	.Q(DLL_Lock_ShiftReg_Z[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_Lock_ShiftReg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
  SLE \DLL_Lock_ShiftReg[0]  (
	.Q(DLL_Lock_ShiftReg_Z[0]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLLQ1_LOCK),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
(* cdc_synchronizer=1 *)  SLE \DLL_Rst_ShiftReg[1]  (
	.Q(DLL_Rst_ShiftReg_Z[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_Rst_ShiftReg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:187
(* cdc_synchronizer=1 *)  SLE \DLL_Rst_ShiftReg[0]  (
	.Q(DLL_Rst_ShiftReg_Z[0]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(SysClk),
	.D(DLL_RST),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  CFG3 un9_enablecount (
	.A(EnableCount_Z[2]),
	.B(EnableCount_Z[1]),
	.C(CO0),
	.Y(un9_enablecount_Z)
);
defparam un9_enablecount.INIT=8'h01;
// @36:213
  CFG2 un11_dll_lock_int (
	.A(DLL_LOCK),
	.B(Reset_int_Z),
	.Y(un11_dll_lock_int_Z)
);
defparam un11_dll_lock_int.INIT=4'h8;
// @36:227
  CFG2 \EnableCount_RNO[1]  (
	.A(CO0),
	.B(EnableCount_Z[1]),
	.Y(EnableCount_RNO_Z[1])
);
defparam \EnableCount_RNO[1] .INIT=4'h6;
// @36:228
  CFG2 un7_enablecount (
	.A(CO0),
	.B(EnableCount_Z[1]),
	.Y(un7_enablecount_Z)
);
defparam un7_enablecount.INIT=4'h1;
// @36:222
  CFG2 PowerUp_1 (
	.A(PowerUpOneShot_Z[1]),
	.B(PowerUpOneShot_Z[2]),
	.Y(PowerUp_1_Z)
);
defparam PowerUp_1.INIT=4'h2;
// @36:202
  CFG4 DLL_LOCK_Int_1 (
	.A(DLL_Lock_ShiftReg_Z[3]),
	.B(DLL_Lock_ShiftReg_Z[2]),
	.C(DLL_Lock_ShiftReg_Z[1]),
	.D(DLL_Lock_ShiftReg_Z[0]),
	.Y(DLL_LOCK_Int_1_Z)
);
defparam DLL_LOCK_Int_1.INIT=16'h8000;
// @36:227
  CFG3 \EnableCount_RNO[2]  (
	.A(EnableCount_Z[2]),
	.B(EnableCount_Z[1]),
	.C(CO0),
	.Y(EnableCount_RNO_Z[2])
);
defparam \EnableCount_RNO[2] .INIT=8'h6A;
// @36:167
  Clock_Gen clk_1 (
	.RESET_c(RESET_c),
	.H1_CLK(H1_CLK),
	.H1_CLK_i(H1_CLK_i),
	.H1_CLK90(H1_CLK90),
	.H1_CLK90_i(H1_CLK90_i),
	.SysClk(SysClk),
	.SysClk_i(SysClk_i),
	.H1_CLK_IN(H1_CLK_IN),
	.DLLQ1_LOCK(DLLQ1_LOCK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockControl */

module Decode (
  un1_discoverIdDataOut_0_iv_0_d0,
  un1_discoverIdDataOut_0_iv_23,
  un1_discoverIdDataOut_0_iv_20,
  un1_discoverIdDataOut_iv_0,
  SSIDataLatch_0_3,
  SSIDataLatch_0_0,
  un1_discoverIdDataOut_0_iv_0_0,
  Exp3QuadDataOut_m_0,
  un1_discoverIdDataOut_8_0,
  controlIoDataOut_0,
  controlIoDataOut_3,
  cpuConfigDataOut_0,
  FPGAProgDOut_31,
  FPGAProgDOut_8,
  FPGAProgDOut_0,
  FPGAProgDOut_28,
  AnlgDATA_m_0_d0,
  MDTPosition_0_0,
  DataOut_0,
  AnlgDATA_m_0_0,
  serialMemDataOut_0,
  QuadDataOut_1_m2_1_0,
  QuadDataOut_1_m4_1_0,
  QuadDataOut_1_m2_0_0,
  QuadDataOut_1_m2_0_8,
  QuadDataOut_1_m4_0_0,
  QuadDataOut_1_m4_0_8,
  wdtDataOut_8,
  wdtDataOut_0,
  Exp1QuadDataOut_0,
  Exp1QuadDataOut_8,
  QuadDataOut_1_m2_0_d0,
  QuadDataOut_1_m2_8,
  QuadDataOut_1_m4_0_d0,
  QuadDataOut_1_m4_8,
  Exp0LED,
  expLedDataOut_1_m6_0,
  QuadA0DataOut_20,
  QuadA0DataOut_8,
  QuadA0DataOut_0,
  QuadA1DataOut_20,
  QuadA1DataOut_8,
  QuadA1DataOut_0,
  d8DataOut_m6_23,
  d8DataOut_m6_0,
  d8DataOut_m6_20,
  MDTPosition_4,
  MDTPosition_0_d0,
  MDTPosition_8,
  d8DataOut_0,
  Exp0QuadDataOut_0,
  latencyDataOut_31,
  latencyDataOut_28,
  latencyDataOut_0,
  latencyDataOut_8,
  un1_discoverIdDataOut_4_0,
  expLedDataOut_3_m2_0,
  discoverIdDataOut_0,
  discoverIdDataOut_8,
  ssiDataOut1_m_0_28,
  ssiDataOut1_m_0_0,
  SSIDataLatch_31,
  SSIDataLatch_0_d0,
  SSIDataLatch_8,
  SSIDataLatch_28,
  DataLength_0,
  TransducerSelect_0_0,
  ssiDataOut0_m_0_28,
  ssiDataOut0_m_0_0,
  TransducerSelect_4,
  TransducerSelect_0_d0,
  mdtSimpDataOut1_m_0_d0,
  mdtSimpDataOut1_m_0_8,
  mdtSimpDataOut1_m_0_0,
  cpuLedDataOut_0,
  mdtSimpDataOut0_m_0_8,
  mdtSimpDataOut0_m_0_0,
  ExpDIO8DinRead_0,
  ExpDIO8ConfigWrite,
  ControlID,
  M_FAULT_c,
  Exp2Mux,
  Exp1Mux,
  Exp3Mux,
  ExtADDR_c,
  Exp0Mux,
  SSISelect_0,
  QuadA1DataOut_m_0,
  FPGAIDRead_m,
  un164_data,
  un1_data_17_1z,
  un194_data,
  un614_data,
  QuadDataOut_1_sm3_1,
  un1_data_15,
  QuadDataOut_1_sm3_0,
  un1_data_13,
  N_221,
  un1_data_12,
  un1_expleddataout_0,
  N_226,
  un155_data,
  QuadDataOut_1_sm3,
  un1_data_11,
  N_320,
  un159_data,
  un5_ssidataout_i_0,
  un9_data,
  un240_data,
  N_1098,
  un5_ssidataout_i,
  un254_data,
  un2_ssidataout_i_0,
  un177_data,
  un3_mdtsimpdataout_i_0,
  N_269,
  un152_data,
  un10_mdtsimpdataout_i_0,
  un3_mdtsimpdataout_i,
  Exp0QuadLatch1Read,
  un136_data_i,
  N_1040,
  Exp0QuadInputRead,
  Exp3QuadInputRead,
  Exp1QuadInputRead,
  N_878_i,
  Exp1QuadHomeRead,
  Exp0QuadHomeRead,
  Exp1QuadCountRead,
  N_2208,
  N_2295,
  Exp3LEDRead,
  un7_data_i_2,
  Exp0LED1Read,
  Exp2LEDRead,
  N_1964,
  Exp1LED1Read,
  Exp2LED1Read,
  N_1034,
  N_1941,
  N_1371,
  ExpA_CLK,
  un170_data,
  un171_data,
  N_1441,
  N_1962,
  QA1LEDStatusRead,
  Axis1IOWrite,
  MDT_SSIDelayWrite1,
  MDT_SSIDelayWrite0,
  N_1952,
  N_1544,
  M_AX0_MDT_INT,
  M_AX0_SSI_CLK,
  LatencyCounterRead,
  FPGAIDRead,
  un5_m_ax0_0_i_i,
  CPULEDRead_i_1,
  N_1027,
  un7_controliodataout_i,
  N_2248,
  N_2245,
  N_2246,
  un1_CPUConfigRead_1z,
  CPUConfigRead,
  un7_data_i,
  un10_mdtsimpdataout_i,
  N_1078,
  N_1021,
  N_1020,
  N_1077,
  N_1126_i,
  un269_data_1z,
  un255_data,
  un2_ssidataout_i,
  un78_data_0_a2_0,
  N_2244,
  Axis0ControlOutputWrite,
  N_1953,
  Axis0LEDConfigWrite,
  N_1963,
  QA0LEDStatusRead,
  N_1993,
  N_1939,
  WDTConfigRead,
  WDTConfigWrite,
  Axis1LEDConfigWrite,
  Exp0LED1Write,
  Exp1LED1Write,
  N_1988,
  Exp2LED1Write,
  N_1960,
  Exp3LED1Write,
  N_1956,
  SerialMemXfaceWrite,
  SerialMemXfaceRead,
  N_1898,
  Expansion4IDRead,
  N_1144,
  un3_latencycounterread_0_o2_0_1z,
  CS_L_c,
  N_2009,
  N_1959,
  N_1080,
  N_1079,
  N_1961,
  N_1923,
  CPULEDWrite,
  FPGAProgrammedRead,
  N_2277,
  Axis1ControlOutputWrite,
  N_1914,
  CPULEDRead,
  N_1063,
  N_1035,
  N_2219,
  un1_exp0quadinputread_0_a2_0_1z,
  N_1096,
  N_1937,
  Exp3LEDWrite,
  Exp1LEDWrite,
  N_1984,
  Exp0LEDWrite,
  N_1957,
  Exp2LEDWrite,
  N_1958,
  N_1934,
  N_1945,
  N_1904,
  Axis0IOWrite,
  WR_L_c,
  Axis0IORead,
  RD_L_c,
  N_2019,
  N_1007,
  Exp3QuadCountRead,
  N_1985,
  N_1909,
  un1_data_1_1z,
  un186_data,
  un1_data_6_1z,
  QA0InputRead,
  un1_data_2_1z,
  MDT_SSIPositionRead1,
  N_440_i,
  un205_data,
  MDT_SSIStatusRead1,
  un100_data_i,
  un1_data_9_1z,
  QA1InputRead,
  un228_data,
  MDT_SSIPositionRead0,
  MDT_SSIStatusRead0,
  un474_data_1z,
  un112_data_i,
  Exp0LEDRead,
  Exp1LEDRead,
  N_1951,
  N_1085_i,
  N_1085,
  N_1086_i,
  N_1086,
  N_1097_i,
  N_1097,
  N_1087_i,
  N_1087
)
;
output un1_discoverIdDataOut_0_iv_0_d0 ;
output un1_discoverIdDataOut_0_iv_23 ;
output un1_discoverIdDataOut_0_iv_20 ;
output un1_discoverIdDataOut_iv_0 ;
input SSIDataLatch_0_3 ;
input SSIDataLatch_0_0 ;
output un1_discoverIdDataOut_0_iv_0_0 ;
input Exp3QuadDataOut_m_0 ;
input un1_discoverIdDataOut_8_0 ;
input controlIoDataOut_0 ;
input controlIoDataOut_3 ;
input cpuConfigDataOut_0 ;
input FPGAProgDOut_31 ;
input FPGAProgDOut_8 ;
input FPGAProgDOut_0 ;
input FPGAProgDOut_28 ;
input AnlgDATA_m_0_d0 ;
input MDTPosition_0_0 ;
input DataOut_0 ;
input AnlgDATA_m_0_0 ;
input serialMemDataOut_0 ;
input QuadDataOut_1_m2_1_0 ;
input QuadDataOut_1_m4_1_0 ;
input QuadDataOut_1_m2_0_0 ;
input QuadDataOut_1_m2_0_8 ;
input QuadDataOut_1_m4_0_0 ;
input QuadDataOut_1_m4_0_8 ;
input wdtDataOut_8 ;
input wdtDataOut_0 ;
input Exp1QuadDataOut_0 ;
input Exp1QuadDataOut_8 ;
input QuadDataOut_1_m2_0_d0 ;
input QuadDataOut_1_m2_8 ;
input QuadDataOut_1_m4_0_d0 ;
input QuadDataOut_1_m4_8 ;
input [2:1] Exp0LED ;
input expLedDataOut_1_m6_0 ;
input QuadA0DataOut_20 ;
input QuadA0DataOut_8 ;
input QuadA0DataOut_0 ;
input QuadA1DataOut_20 ;
input QuadA1DataOut_8 ;
input QuadA1DataOut_0 ;
input d8DataOut_m6_23 ;
input d8DataOut_m6_0 ;
input d8DataOut_m6_20 ;
input MDTPosition_4 ;
input MDTPosition_0_d0 ;
input MDTPosition_8 ;
input d8DataOut_0 ;
input Exp0QuadDataOut_0 ;
input latencyDataOut_31 ;
input latencyDataOut_28 ;
input latencyDataOut_0 ;
input latencyDataOut_8 ;
output un1_discoverIdDataOut_4_0 ;
input expLedDataOut_3_m2_0 ;
input discoverIdDataOut_0 ;
input discoverIdDataOut_8 ;
output ssiDataOut1_m_0_28 ;
output ssiDataOut1_m_0_0 ;
input SSIDataLatch_31 ;
input SSIDataLatch_0_d0 ;
input SSIDataLatch_8 ;
input SSIDataLatch_28 ;
input DataLength_0 ;
input TransducerSelect_0_0 ;
output ssiDataOut0_m_0_28 ;
output ssiDataOut0_m_0_0 ;
input TransducerSelect_4 ;
input TransducerSelect_0_d0 ;
output mdtSimpDataOut1_m_0_d0 ;
output mdtSimpDataOut1_m_0_8 ;
output mdtSimpDataOut1_m_0_0 ;
input cpuLedDataOut_0 ;
output mdtSimpDataOut0_m_0_8 ;
output mdtSimpDataOut0_m_0_0 ;
output ExpDIO8DinRead_0 ;
output [3:0] ExpDIO8ConfigWrite ;
input [15:9] ControlID ;
input [1:0] M_FAULT_c ;
input [1:0] Exp2Mux ;
input [1:0] Exp1Mux ;
input [1:0] Exp3Mux ;
input [11:2] ExtADDR_c ;
input [1:0] Exp0Mux ;
input SSISelect_0 ;
output QuadA1DataOut_m_0 ;
input FPGAIDRead_m ;
input un164_data ;
output un1_data_17_1z ;
input un194_data ;
input un614_data ;
input QuadDataOut_1_sm3_1 ;
input un1_data_15 ;
input QuadDataOut_1_sm3_0 ;
input un1_data_13 ;
input N_221 ;
input un1_data_12 ;
input un1_expleddataout_0 ;
input N_226 ;
input un155_data ;
input QuadDataOut_1_sm3 ;
input un1_data_11 ;
input N_320 ;
input un159_data ;
input un5_ssidataout_i_0 ;
input un9_data ;
input un240_data ;
output N_1098 ;
input un5_ssidataout_i ;
input un254_data ;
input un2_ssidataout_i_0 ;
input un177_data ;
input un3_mdtsimpdataout_i_0 ;
input N_269 ;
input un152_data ;
input un10_mdtsimpdataout_i_0 ;
input un3_mdtsimpdataout_i ;
output Exp0QuadLatch1Read ;
output un136_data_i ;
input N_1040 ;
output Exp0QuadInputRead ;
output Exp3QuadInputRead ;
output Exp1QuadInputRead ;
output N_878_i ;
output Exp1QuadHomeRead ;
output Exp0QuadHomeRead ;
output Exp1QuadCountRead ;
input N_2208 ;
input N_2295 ;
output Exp3LEDRead ;
output un7_data_i_2 ;
output Exp0LED1Read ;
output Exp2LEDRead ;
input N_1964 ;
output Exp1LED1Read ;
output Exp2LED1Read ;
input N_1034 ;
input N_1941 ;
output N_1371 ;
input ExpA_CLK ;
output un170_data ;
input un171_data ;
input N_1441 ;
output N_1962 ;
output QA1LEDStatusRead ;
output Axis1IOWrite ;
output MDT_SSIDelayWrite1 ;
output MDT_SSIDelayWrite0 ;
input N_1952 ;
output N_1544 ;
input M_AX0_MDT_INT ;
input M_AX0_SSI_CLK ;
output LatencyCounterRead ;
output FPGAIDRead ;
output un5_m_ax0_0_i_i ;
output CPULEDRead_i_1 ;
output N_1027 ;
input un7_controliodataout_i ;
output N_2248 ;
output N_2245 ;
output N_2246 ;
output un1_CPUConfigRead_1z ;
output CPUConfigRead ;
input un7_data_i ;
output un10_mdtsimpdataout_i ;
output N_1078 ;
output N_1021 ;
output N_1020 ;
output N_1077 ;
output N_1126_i ;
output un269_data_1z ;
input un255_data ;
input un2_ssidataout_i ;
output un78_data_0_a2_0 ;
output N_2244 ;
output Axis0ControlOutputWrite ;
output N_1953 ;
output Axis0LEDConfigWrite ;
output N_1963 ;
output QA0LEDStatusRead ;
output N_1993 ;
output N_1939 ;
output WDTConfigRead ;
output WDTConfigWrite ;
output Axis1LEDConfigWrite ;
output Exp0LED1Write ;
output Exp1LED1Write ;
input N_1988 ;
output Exp2LED1Write ;
input N_1960 ;
output Exp3LED1Write ;
input N_1956 ;
output SerialMemXfaceWrite ;
output SerialMemXfaceRead ;
output N_1898 ;
output Expansion4IDRead ;
input N_1144 ;
output un3_latencycounterread_0_o2_0_1z ;
input CS_L_c ;
output N_2009 ;
output N_1959 ;
output N_1080 ;
output N_1079 ;
output N_1961 ;
output N_1923 ;
output CPULEDWrite ;
output FPGAProgrammedRead ;
output N_2277 ;
output Axis1ControlOutputWrite ;
output N_1914 ;
output CPULEDRead ;
output N_1063 ;
output N_1035 ;
output N_2219 ;
output un1_exp0quadinputread_0_a2_0_1z ;
input N_1096 ;
output N_1937 ;
output Exp3LEDWrite ;
output Exp1LEDWrite ;
output N_1984 ;
output Exp0LEDWrite ;
output N_1957 ;
output Exp2LEDWrite ;
output N_1958 ;
output N_1934 ;
output N_1945 ;
output N_1904 ;
output Axis0IOWrite ;
input WR_L_c ;
output Axis0IORead ;
input RD_L_c ;
input N_2019 ;
output N_1007 ;
output Exp3QuadCountRead ;
output N_1985 ;
input N_1909 ;
output un1_data_1_1z ;
input un186_data ;
output un1_data_6_1z ;
output QA0InputRead ;
output un1_data_2_1z ;
output MDT_SSIPositionRead1 ;
input N_440_i ;
input un205_data ;
output MDT_SSIStatusRead1 ;
output un100_data_i ;
output un1_data_9_1z ;
output QA1InputRead ;
input un228_data ;
output MDT_SSIPositionRead0 ;
output MDT_SSIStatusRead0 ;
output un474_data_1z ;
output un112_data_i ;
output Exp0LEDRead ;
output Exp1LEDRead ;
output N_1951 ;
output N_1085_i ;
output N_1085 ;
output N_1086_i ;
output N_1086 ;
output N_1097_i ;
output N_1097 ;
output N_1087_i ;
output N_1087 ;
wire un1_discoverIdDataOut_0_iv_0_d0 ;
wire un1_discoverIdDataOut_0_iv_23 ;
wire un1_discoverIdDataOut_0_iv_20 ;
wire un1_discoverIdDataOut_iv_0 ;
wire SSIDataLatch_0_3 ;
wire SSIDataLatch_0_0 ;
wire un1_discoverIdDataOut_0_iv_0_0 ;
wire Exp3QuadDataOut_m_0 ;
wire un1_discoverIdDataOut_8_0 ;
wire controlIoDataOut_0 ;
wire controlIoDataOut_3 ;
wire cpuConfigDataOut_0 ;
wire FPGAProgDOut_31 ;
wire FPGAProgDOut_8 ;
wire FPGAProgDOut_0 ;
wire FPGAProgDOut_28 ;
wire AnlgDATA_m_0_d0 ;
wire MDTPosition_0_0 ;
wire DataOut_0 ;
wire AnlgDATA_m_0_0 ;
wire serialMemDataOut_0 ;
wire QuadDataOut_1_m2_1_0 ;
wire QuadDataOut_1_m4_1_0 ;
wire QuadDataOut_1_m2_0_0 ;
wire QuadDataOut_1_m2_0_8 ;
wire QuadDataOut_1_m4_0_0 ;
wire QuadDataOut_1_m4_0_8 ;
wire wdtDataOut_8 ;
wire wdtDataOut_0 ;
wire Exp1QuadDataOut_0 ;
wire Exp1QuadDataOut_8 ;
wire QuadDataOut_1_m2_0_d0 ;
wire QuadDataOut_1_m2_8 ;
wire QuadDataOut_1_m4_0_d0 ;
wire QuadDataOut_1_m4_8 ;
wire expLedDataOut_1_m6_0 ;
wire QuadA0DataOut_20 ;
wire QuadA0DataOut_8 ;
wire QuadA0DataOut_0 ;
wire QuadA1DataOut_20 ;
wire QuadA1DataOut_8 ;
wire QuadA1DataOut_0 ;
wire d8DataOut_m6_23 ;
wire d8DataOut_m6_0 ;
wire d8DataOut_m6_20 ;
wire MDTPosition_4 ;
wire MDTPosition_0_d0 ;
wire MDTPosition_8 ;
wire d8DataOut_0 ;
wire Exp0QuadDataOut_0 ;
wire latencyDataOut_31 ;
wire latencyDataOut_28 ;
wire latencyDataOut_0 ;
wire latencyDataOut_8 ;
wire un1_discoverIdDataOut_4_0 ;
wire expLedDataOut_3_m2_0 ;
wire discoverIdDataOut_0 ;
wire discoverIdDataOut_8 ;
wire ssiDataOut1_m_0_28 ;
wire ssiDataOut1_m_0_0 ;
wire SSIDataLatch_31 ;
wire SSIDataLatch_0_d0 ;
wire SSIDataLatch_8 ;
wire SSIDataLatch_28 ;
wire DataLength_0 ;
wire TransducerSelect_0_0 ;
wire ssiDataOut0_m_0_28 ;
wire ssiDataOut0_m_0_0 ;
wire TransducerSelect_4 ;
wire TransducerSelect_0_d0 ;
wire mdtSimpDataOut1_m_0_d0 ;
wire mdtSimpDataOut1_m_0_8 ;
wire mdtSimpDataOut1_m_0_0 ;
wire cpuLedDataOut_0 ;
wire mdtSimpDataOut0_m_0_8 ;
wire mdtSimpDataOut0_m_0_0 ;
wire ExpDIO8DinRead_0 ;
wire SSISelect_0 ;
wire QuadA1DataOut_m_0 ;
wire FPGAIDRead_m ;
wire un164_data ;
wire un1_data_17_1z ;
wire un194_data ;
wire un614_data ;
wire QuadDataOut_1_sm3_1 ;
wire un1_data_15 ;
wire QuadDataOut_1_sm3_0 ;
wire un1_data_13 ;
wire N_221 ;
wire un1_data_12 ;
wire un1_expleddataout_0 ;
wire N_226 ;
wire un155_data ;
wire QuadDataOut_1_sm3 ;
wire un1_data_11 ;
wire N_320 ;
wire un159_data ;
wire un5_ssidataout_i_0 ;
wire un9_data ;
wire un240_data ;
wire N_1098 ;
wire un5_ssidataout_i ;
wire un254_data ;
wire un2_ssidataout_i_0 ;
wire un177_data ;
wire un3_mdtsimpdataout_i_0 ;
wire N_269 ;
wire un152_data ;
wire un10_mdtsimpdataout_i_0 ;
wire un3_mdtsimpdataout_i ;
wire Exp0QuadLatch1Read ;
wire un136_data_i ;
wire N_1040 ;
wire Exp0QuadInputRead ;
wire Exp3QuadInputRead ;
wire Exp1QuadInputRead ;
wire N_878_i ;
wire Exp1QuadHomeRead ;
wire Exp0QuadHomeRead ;
wire Exp1QuadCountRead ;
wire N_2208 ;
wire N_2295 ;
wire Exp3LEDRead ;
wire un7_data_i_2 ;
wire Exp0LED1Read ;
wire Exp2LEDRead ;
wire N_1964 ;
wire Exp1LED1Read ;
wire Exp2LED1Read ;
wire N_1034 ;
wire N_1941 ;
wire N_1371 ;
wire ExpA_CLK ;
wire un170_data ;
wire un171_data ;
wire N_1441 ;
wire N_1962 ;
wire QA1LEDStatusRead ;
wire Axis1IOWrite ;
wire MDT_SSIDelayWrite1 ;
wire MDT_SSIDelayWrite0 ;
wire N_1952 ;
wire N_1544 ;
wire M_AX0_MDT_INT ;
wire M_AX0_SSI_CLK ;
wire LatencyCounterRead ;
wire FPGAIDRead ;
wire un5_m_ax0_0_i_i ;
wire CPULEDRead_i_1 ;
wire N_1027 ;
wire un7_controliodataout_i ;
wire N_2248 ;
wire N_2245 ;
wire N_2246 ;
wire un1_CPUConfigRead_1z ;
wire CPUConfigRead ;
wire un7_data_i ;
wire un10_mdtsimpdataout_i ;
wire N_1078 ;
wire N_1021 ;
wire N_1020 ;
wire N_1077 ;
wire N_1126_i ;
wire un269_data_1z ;
wire un255_data ;
wire un2_ssidataout_i ;
wire un78_data_0_a2_0 ;
wire N_2244 ;
wire Axis0ControlOutputWrite ;
wire N_1953 ;
wire Axis0LEDConfigWrite ;
wire N_1963 ;
wire QA0LEDStatusRead ;
wire N_1993 ;
wire N_1939 ;
wire WDTConfigRead ;
wire WDTConfigWrite ;
wire Axis1LEDConfigWrite ;
wire Exp0LED1Write ;
wire Exp1LED1Write ;
wire N_1988 ;
wire Exp2LED1Write ;
wire N_1960 ;
wire Exp3LED1Write ;
wire N_1956 ;
wire SerialMemXfaceWrite ;
wire SerialMemXfaceRead ;
wire N_1898 ;
wire Expansion4IDRead ;
wire N_1144 ;
wire un3_latencycounterread_0_o2_0_1z ;
wire CS_L_c ;
wire N_2009 ;
wire N_1959 ;
wire N_1080 ;
wire N_1079 ;
wire N_1961 ;
wire N_1923 ;
wire CPULEDWrite ;
wire FPGAProgrammedRead ;
wire N_2277 ;
wire Axis1ControlOutputWrite ;
wire N_1914 ;
wire CPULEDRead ;
wire N_1063 ;
wire N_1035 ;
wire N_2219 ;
wire un1_exp0quadinputread_0_a2_0_1z ;
wire N_1096 ;
wire N_1937 ;
wire Exp3LEDWrite ;
wire Exp1LEDWrite ;
wire N_1984 ;
wire Exp0LEDWrite ;
wire N_1957 ;
wire Exp2LEDWrite ;
wire N_1958 ;
wire N_1934 ;
wire N_1945 ;
wire N_1904 ;
wire Axis0IOWrite ;
wire WR_L_c ;
wire Axis0IORead ;
wire RD_L_c ;
wire N_2019 ;
wire N_1007 ;
wire Exp3QuadCountRead ;
wire N_1985 ;
wire N_1909 ;
wire un1_data_1_1z ;
wire un186_data ;
wire un1_data_6_1z ;
wire QA0InputRead ;
wire un1_data_2_1z ;
wire MDT_SSIPositionRead1 ;
wire N_440_i ;
wire un205_data ;
wire MDT_SSIStatusRead1 ;
wire un100_data_i ;
wire un1_data_9_1z ;
wire QA1InputRead ;
wire un228_data ;
wire MDT_SSIPositionRead0 ;
wire MDT_SSIStatusRead0 ;
wire un474_data_1z ;
wire un112_data_i ;
wire Exp0LEDRead ;
wire Exp1LEDRead ;
wire N_1951 ;
wire N_1085_i ;
wire N_1085 ;
wire N_1086_i ;
wire N_1086 ;
wire N_1097_i ;
wire N_1097 ;
wire N_1087_i ;
wire N_1087 ;
wire [20:20] QuadA0DataOut_m;
wire [0:0] controlIoDataOut_m_0;
wire [0:0] un1_discoverIdDataOut_iv_4_Z;
wire [0:0] mdtSimpDataOut1_m;
wire [31:8] un1_discoverIdDataOut_0_iv_1_Z;
wire [8:0] ssiDataOut0_m;
wire [31:31] un1_discoverIdDataOut_0_iv_2_Z;
wire [0:0] un1_discoverIdDataOut_iv_7_Z;
wire [31:31] un1_discoverIdDataOut_0_iv_4_0_Z;
wire [8:8] un1_discoverIdDataOut_0_iv_3_Z;
wire [3:0] expLedDataOut_m;
wire [0:0] Exp0QuadDataOut_m;
wire [28:8] un1_discoverIdDataOut_0_iv_5_Z;
wire [0:0] un1_discoverIdDataOut_iv_12_Z;
wire [8:8] un1_discoverIdDataOut_0_iv_10_Z;
wire [31:8] un1_discoverIdDataOut_0_iv_6_Z;
wire [0:0] un1_discoverIdDataOut_iv_2_Z;
wire [0:0] un1_discoverIdDataOut_iv_8_Z;
wire [8:0] Exp2QuadDataOut_m;
wire [8:8] un1_discoverIdDataOut_0_iv_8_Z;
wire [0:0] un1_discoverIdDataOut_iv_14_Z;
wire [8:0] Exp3QuadDataOut_m;
wire [0:0] controlIoDataOut_m;
wire [8:8] un1_discoverIdDataOut_0_iv_11_Z;
wire [0:0] un1_discoverIdDataOut_iv_11_Z;
wire [0:0] un1_discoverIdDataOut_iv_1_Z;
wire [8:8] un1_discoverIdDataOut_0_iv_9_Z;
wire [28:28] un1_discoverIdDataOut_0_iv_3_0_Z;
wire [0:0] un1_discoverIdDataOut_iv_13_Z;
wire [0:0] un1_discoverIdDataOut_iv_15_Z;
wire [28:28] un1_discoverIdDataOut_0_iv_0_Z;
wire un1_data_3_Z ;
wire N_2212 ;
wire un87_data_i ;
wire un339_data_Z ;
wire un285_data_Z ;
wire un78_data_i ;
wire N_2211 ;
wire N_2283 ;
wire un215_data_Z ;
wire un5_m_ax0_0_0_o2_1_Z ;
wire N_1924 ;
wire N_1005 ;
wire N_1922 ;
wire N_1921 ;
wire un286_m1_e_2 ;
wire un3_fpgaidread_0_a2_6_Z ;
wire un3_fpgaidread_0_a2_5_Z ;
wire N_1157 ;
wire un141_data_i_4_Z ;
wire un141_data_i_6_Z ;
wire un141_data_i_1_Z ;
wire N_1371_1 ;
wire N_1967 ;
wire un1_data_5_Z ;
wire un320_data ;
wire un380_data ;
wire un1_data_8_Z ;
wire un1_data_17_4_Z ;
wire GND ;
wire VCC ;
  CFG1 un1_exp0analogread_i_o2_RNI8BCE (
	.A(N_1087),
	.Y(N_1087_i)
);
defparam un1_exp0analogread_i_o2_RNI8BCE.INIT=2'h1;
  CFG1 exp1analogread_i_o2_RNIMH77 (
	.A(N_1097),
	.Y(N_1097_i)
);
defparam exp1analogread_i_o2_RNIMH77.INIT=2'h1;
  CFG1 exp2analogread_i_o2_RNIN0H1 (
	.A(N_1086),
	.Y(N_1086_i)
);
defparam exp2analogread_i_o2_RNIN0H1.INIT=2'h1;
  CFG1 N_1085_i_0 (
	.A(N_1085),
	.Y(N_1085_i)
);
defparam N_1085_i_0.INIT=2'h1;
// @40:1853
  CFG4 un474_data (
	.A(N_1951),
	.B(Exp1LEDRead),
	.C(Exp0LEDRead),
	.D(un112_data_i),
	.Y(un474_data_1z)
);
defparam un474_data.INIT=16'h0200;
// @40:1866
  CFG3 un1_data_3 (
	.A(MDT_SSIStatusRead0),
	.B(MDT_SSIPositionRead0),
	.C(un228_data),
	.Y(un1_data_3_Z)
);
defparam un1_data_3.INIT=8'h0E;
// @40:1866
  CFG4 un360_data_i_0_a2_RNI5K3H1 (
	.A(QA1InputRead),
	.B(N_2212),
	.C(QuadA1DataOut_20),
	.D(un87_data_i),
	.Y(QuadA1DataOut_m_0)
);
defparam un360_data_i_0_a2_RNI5K3H1.INIT=16'hC080;
// @40:1866
  CFG4 un1_data_9 (
	.A(QA1InputRead),
	.B(un339_data_Z),
	.C(un87_data_i),
	.D(N_2212),
	.Y(un1_data_9_1z)
);
defparam un1_data_9.INIT=16'hFECC;
// @40:1852
  CFG4 un449_data_0_a2_0 (
	.A(N_2212),
	.B(QA1InputRead),
	.C(un87_data_i),
	.D(un100_data_i),
	.Y(N_1951)
);
defparam un449_data_0_a2_0.INIT=16'h0002;
// @40:1866
  CFG4 un1_data_2 (
	.A(MDT_SSIStatusRead1),
	.B(un205_data),
	.C(N_440_i),
	.D(MDT_SSIPositionRead1),
	.Y(un1_data_2_1z)
);
defparam un1_data_2.INIT=16'h0302;
// @40:1866
  CFG4 un1_data_6 (
	.A(un285_data_Z),
	.B(un78_data_i),
	.C(QA0InputRead),
	.D(N_2211),
	.Y(un1_data_6_1z)
);
defparam un1_data_6.INIT=16'hFEAA;
// @40:1866
  CFG4 un78_data_0_a2_RNI09LN1 (
	.A(QA0InputRead),
	.B(N_2211),
	.C(QuadA0DataOut_20),
	.D(un78_data_i),
	.Y(QuadA0DataOut_m[20])
);
defparam un78_data_0_a2_RNI09LN1.INIT=16'hC080;
// @40:1866
  CFG4 un1_data_1 (
	.A(MDT_SSIStatusRead0),
	.B(un186_data),
	.C(SSISelect_0),
	.D(MDT_SSIPositionRead0),
	.Y(un1_data_1_1z)
);
defparam un1_data_1.INIT=16'h0302;
// @19:606
  CFG4 un1_exp3quadcountread_0_a2 (
	.A(N_1909),
	.B(ExtADDR_c[7]),
	.C(ExtADDR_c[4]),
	.D(N_1985),
	.Y(Exp3QuadCountRead)
);
defparam un1_exp3quadcountread_0_a2.INIT=16'h0800;
// @19:406
  CFG4 un3_axis0x012read_0_a2 (
	.A(ExtADDR_c[6]),
	.B(N_1007),
	.C(N_2019),
	.D(RD_L_c),
	.Y(Axis0IORead)
);
defparam un3_axis0x012read_0_a2.INIT=16'h0020;
// @19:414
  CFG4 un3_axis0x012write_0_a2 (
	.A(ExtADDR_c[6]),
	.B(N_1007),
	.C(N_2019),
	.D(WR_L_c),
	.Y(Axis0IOWrite)
);
defparam un3_axis0x012write_0_a2.INIT=16'h0020;
// @40:1821
  CFG4 un3_cpuledread_0_a2_0_RNI3T6P (
	.A(ExtADDR_c[3]),
	.B(ExtADDR_c[10]),
	.C(N_1904),
	.D(ExtADDR_c[4]),
	.Y(N_1945)
);
defparam un3_cpuledread_0_a2_0_RNI3T6P.INIT=16'h4000;
// @19:599
  CFG4 un1_exp2quadledstatuswrite_0_a2 (
	.A(N_1934),
	.B(ExtADDR_c[4]),
	.C(ExtADDR_c[2]),
	.D(N_1958),
	.Y(Exp2LEDWrite)
);
defparam un1_exp2quadledstatuswrite_0_a2.INIT=16'h2000;
// @19:581
  CFG4 un1_exp0quadledstatuswrite_0_a2 (
	.A(N_1934),
	.B(ExtADDR_c[4]),
	.C(ExtADDR_c[2]),
	.D(N_1957),
	.Y(Exp0LEDWrite)
);
defparam un1_exp0quadledstatuswrite_0_a2.INIT=16'h2000;
// @19:590
  CFG4 un1_exp1quadledstatuswrite_0_a2 (
	.A(N_1934),
	.B(ExtADDR_c[4]),
	.C(ExtADDR_c[2]),
	.D(N_1984),
	.Y(Exp1LEDWrite)
);
defparam un1_exp1quadledstatuswrite_0_a2.INIT=16'h2000;
// @19:608
  CFG4 un1_exp3quadledstatuswrite_0_a2 (
	.A(N_1934),
	.B(ExtADDR_c[4]),
	.C(ExtADDR_c[2]),
	.D(N_1985),
	.Y(Exp3LEDWrite)
);
defparam un1_exp3quadledstatuswrite_0_a2.INIT=16'h2000;
// @19:465
  CFG4 MDT_SSIPositionRead1_0_a2 (
	.A(N_1904),
	.B(N_1937),
	.C(ExtADDR_c[3]),
	.D(N_1096),
	.Y(MDT_SSIPositionRead1)
);
defparam MDT_SSIPositionRead1_0_a2.INIT=16'h0008;
// @19:582
  CFG4 un1_exp0quadinputread_0_a2_0 (
	.A(ExtADDR_c[3]),
	.B(ExtADDR_c[10]),
	.C(N_1904),
	.D(ExtADDR_c[4]),
	.Y(un1_exp0quadinputread_0_a2_0_1z)
);
defparam un1_exp0quadinputread_0_a2_0.INIT=16'h0080;
// @19:603
  CFG4 un1_exp2quadlatch1read_0_a2_0 (
	.A(ExtADDR_c[3]),
	.B(ExtADDR_c[10]),
	.C(N_1904),
	.D(ExtADDR_c[4]),
	.Y(N_2219)
);
defparam un1_exp2quadlatch1read_0_a2_0.INIT=16'h8000;
// @19:477
  CFG4 QA1InputRead_0_a2 (
	.A(ExtADDR_c[3]),
	.B(N_1904),
	.C(N_1937),
	.D(N_1035),
	.Y(QA1InputRead)
);
defparam QA1InputRead_0_a2.INIT=16'h0080;
// @19:363
  CFG3 un3_cpuledread_0_a2 (
	.A(ExtADDR_c[4]),
	.B(N_1063),
	.C(N_1904),
	.Y(CPULEDRead)
);
defparam un3_cpuledread_0_a2.INIT=8'h10;
// @19:437
  CFG3 QA0InputRead_0_a2 (
	.A(N_1035),
	.B(RD_L_c),
	.C(N_2283),
	.Y(QA0InputRead)
);
defparam QA0InputRead_0_a2.INIT=8'h10;
// @19:453
  CFG4 un3_axis1x020write_0_a2 (
	.A(ExtADDR_c[3]),
	.B(N_1937),
	.C(ExtADDR_c[2]),
	.D(N_1914),
	.Y(Axis1ControlOutputWrite)
);
defparam un3_axis1x020write_0_a2.INIT=16'h0400;
// @19:375
  CFG4 un3_fpgaprogrammedread_0_a2 (
	.A(ExtADDR_c[6]),
	.B(N_1007),
	.C(RD_L_c),
	.D(N_2277),
	.Y(FPGAProgrammedRead)
);
defparam un3_fpgaprogrammedread_0_a2.INIT=16'h0100;
// @19:363
  CFG4 un3_cpuledread_0_a2_0 (
	.A(ExtADDR_c[6]),
	.B(N_1007),
	.C(RD_L_c),
	.D(ExtADDR_c[2]),
	.Y(N_1904)
);
defparam un3_cpuledread_0_a2_0.INIT=16'h0001;
// @19:366
  CFG4 un3_cpuledwrite_0_a2 (
	.A(ExtADDR_c[6]),
	.B(N_1007),
	.C(WR_L_c),
	.D(N_2019),
	.Y(CPULEDWrite)
);
defparam un3_cpuledwrite_0_a2.INIT=16'h0100;
// @19:363
  CFG4 un3_cpuledread_0_o2 (
	.A(ExtADDR_c[7]),
	.B(ExtADDR_c[10]),
	.C(ExtADDR_c[8]),
	.D(ExtADDR_c[3]),
	.Y(N_1063)
);
defparam un3_cpuledread_0_o2.INIT=16'hFEFF;
// @40:1809
  CFG4 un7_data_2_0_a2_0 (
	.A(ExtADDR_c[7]),
	.B(ExtADDR_c[10]),
	.C(ExtADDR_c[8]),
	.D(ExtADDR_c[3]),
	.Y(N_1923)
);
defparam un7_data_2_0_a2_0.INIT=16'h0001;
// @19:469
  CFG4 MDT_SSIDelayWrite1_0_a2_1 (
	.A(ExtADDR_c[7]),
	.B(ExtADDR_c[10]),
	.C(ExtADDR_c[8]),
	.D(ExtADDR_c[3]),
	.Y(N_1961)
);
defparam MDT_SSIDelayWrite1_0_a2_1.INIT=16'h0002;
// @19:589
  CFG3 un1_exp1quadledstatusread_0_a2_0 (
	.A(ExtADDR_c[7]),
	.B(ExtADDR_c[8]),
	.C(N_1079),
	.Y(N_1984)
);
defparam un1_exp1quadledstatusread_0_a2_0.INIT=8'h02;
// @19:581
  CFG3 un1_exp0quadledstatuswrite_0_a2_0 (
	.A(ExtADDR_c[7]),
	.B(ExtADDR_c[8]),
	.C(N_1080),
	.Y(N_1957)
);
defparam un1_exp0quadledstatuswrite_0_a2_0.INIT=8'h01;
// @19:547
  CFG4 un1_expa0led1write_0_a2_0 (
	.A(ExtADDR_c[8]),
	.B(ExtADDR_c[7]),
	.C(Exp0Mux[0]),
	.D(Exp0Mux[1]),
	.Y(N_1959)
);
defparam un1_expa0led1write_0_a2_0.INIT=16'h0010;
// @40:1821
  CFG4 \ExpDIO8DinRead_i_i_a2_1[0]  (
	.A(ExtADDR_c[8]),
	.B(ExtADDR_c[7]),
	.C(Exp0Mux[0]),
	.D(Exp0Mux[1]),
	.Y(N_2009)
);
defparam \ExpDIO8DinRead_i_i_a2_1[0] .INIT=16'h0100;
// @19:379
  CFG4 un3_latencycounterread_0_o2_0 (
	.A(CS_L_c),
	.B(ExtADDR_c[11]),
	.C(ExtADDR_c[5]),
	.D(ExtADDR_c[9]),
	.Y(un3_latencycounterread_0_o2_0_1z)
);
defparam un3_latencycounterread_0_o2_0.INIT=16'hFFEF;
// @40:1864
  CFG4 un141_data_i_o2 (
	.A(CS_L_c),
	.B(ExtADDR_c[11]),
	.C(ExtADDR_c[5]),
	.D(ExtADDR_c[9]),
	.Y(N_1007)
);
defparam un141_data_i_o2.INIT=16'hFFFE;
// @19:375
  CFG3 un3_fpgaprogrammedread_0_a2_0 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1063),
	.Y(N_2277)
);
defparam un3_fpgaprogrammedread_0_a2_0.INIT=8'h08;
// @19:398
  CFG4 un5_expansion4idread_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1144),
	.D(N_1923),
	.Y(Expansion4IDRead)
);
defparam un5_expansion4idread_0_a2.INIT=16'h0800;
// @19:385
  CFG4 un3_serialmemxfaceread_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1898),
	.D(N_1923),
	.Y(SerialMemXfaceRead)
);
defparam un3_serialmemxfaceread_0_a2.INIT=16'h8000;
// @19:386
  CFG4 un3_serialmemxfacewrite_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1914),
	.D(N_1923),
	.Y(SerialMemXfaceWrite)
);
defparam un3_serialmemxfacewrite_0_a2.INIT=16'h8000;
// @19:571
  CFG4 un1_expa3led1write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.D(N_1956),
	.Y(Exp3LED1Write)
);
defparam un1_expa3led1write_0_a2.INIT=16'h8000;
// @19:563
  CFG4 un1_expa2led1write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.D(N_1960),
	.Y(Exp2LED1Write)
);
defparam un1_expa2led1write_0_a2.INIT=16'h8000;
// @19:555
  CFG4 un1_expa1led1write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.D(N_1988),
	.Y(Exp1LED1Write)
);
defparam un1_expa1led1write_0_a2.INIT=16'h8000;
// @19:547
  CFG4 un1_expa0led1write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.D(N_1959),
	.Y(Exp0LED1Write)
);
defparam un1_expa0led1write_0_a2.INIT=16'h8000;
// @19:454
  CFG4 un3_axis1x021write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1914),
	.D(N_1961),
	.Y(Axis1LEDConfigWrite)
);
defparam un3_axis1x021write_0_a2.INIT=16'h2000;
// @19:369
  CFG4 un3_wdtconfigwrite_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1063),
	.D(N_1914),
	.Y(WDTConfigWrite)
);
defparam un3_wdtconfigwrite_0_a2.INIT=16'h0200;
// @19:372
  CFG4 un3_wdtconfigread_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1063),
	.D(N_1898),
	.Y(WDTConfigRead)
);
defparam un3_wdtconfigread_0_a2.INIT=16'h0200;
// @19:435
  CFG4 QA0LEDStatusRead_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1939),
	.D(N_1993),
	.Y(QA0LEDStatusRead)
);
defparam QA0LEDStatusRead_0_a2.INIT=16'h2000;
// @19:581
  CFG3 un1_exp0quadledstatuswrite_0_a2_1 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.Y(N_1963)
);
defparam un1_exp0quadledstatuswrite_0_a2_1.INIT=8'h20;
// @19:413
  CFG4 un3_axis0x011write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1939),
	.D(WR_L_c),
	.Y(Axis0LEDConfigWrite)
);
defparam un3_axis0x011write_0_a2.INIT=16'h0020;
// @40:1852
  CFG3 un475_data_i_a2 (
	.A(Exp0LEDRead),
	.B(Exp1LEDRead),
	.C(N_1951),
	.Y(N_1953)
);
defparam un475_data_i_a2.INIT=8'h10;
// @19:412
  CFG4 un3_axis0x010write_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1939),
	.D(WR_L_c),
	.Y(Axis0ControlOutputWrite)
);
defparam un3_axis0x010write_0_a2.INIT=16'h0010;
// @19:507
  CFG4 un4_exp2dio8configwrite_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.D(N_2244),
	.Y(ExpDIO8ConfigWrite[2])
);
defparam un4_exp2dio8configwrite_0_a2.INIT=16'h1000;
// @19:503
  CFG4 un4_exp0dio8configwrite_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1934),
	.D(N_2009),
	.Y(ExpDIO8ConfigWrite[0])
);
defparam un4_exp0dio8configwrite_0_a2.INIT=16'h1000;
// @19:455
  CFG4 un3_axis1x022write_0_a2_0 (
	.A(ExtADDR_c[4]),
	.B(ExtADDR_c[7]),
	.C(ExtADDR_c[10]),
	.D(ExtADDR_c[8]),
	.Y(N_1937)
);
defparam un3_axis1x022write_0_a2_0.INIT=16'h0004;
// @40:1832
  CFG4 un215_data (
	.A(MDT_SSIStatusRead1),
	.B(N_440_i),
	.C(MDT_SSIPositionRead1),
	.D(un205_data),
	.Y(un215_data_Z)
);
defparam un215_data.INIT=16'h0002;
// @40:1841
  CFG4 un78_data_0_a2 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[3]),
	.C(ExtADDR_c[4]),
	.D(un78_data_0_a2_0),
	.Y(un78_data_i)
);
defparam un78_data_0_a2.INIT=16'h7100;
// @19:499
  CFG2 g0 (
	.A(Exp3Mux[1]),
	.B(Exp3Mux[0]),
	.Y(N_1085)
);
defparam g0.INIT=4'hB;
// @40:1866
  CFG3 MDT_SSIPositionRead0_0_a2_RNIRDAQ (
	.A(un228_data),
	.B(un2_ssidataout_i),
	.C(MDT_SSIPositionRead0),
	.Y(ssiDataOut0_m_0_28)
);
defparam MDT_SSIPositionRead0_0_a2_RNIRDAQ.INIT=8'h40;
// @40:1838
  CFG3 un269_data (
	.A(un255_data),
	.B(MDT_SSIStatusRead1),
	.C(MDT_SSIPositionRead1),
	.Y(un269_data_1z)
);
defparam un269_data.INIT=8'h04;
// @40:1049
  CFG2 un5_m_ax0_0_0_o2_1 (
	.A(ControlID[11]),
	.B(ControlID[14]),
	.Y(un5_m_ax0_0_0_o2_1_Z)
);
defparam un5_m_ax0_0_0_o2_1.INIT=4'hE;
// @40:1864
  CFG2 un141_data_i_x2_0 (
	.A(ExtADDR_c[6]),
	.B(ExtADDR_c[7]),
	.Y(N_1126_i)
);
defparam un141_data_i_x2_0.INIT=4'h6;
// @19:495
  CFG2 exp1analogread_i_o2 (
	.A(Exp1Mux[0]),
	.B(Exp1Mux[1]),
	.Y(N_1097)
);
defparam exp1analogread_i_o2.INIT=4'hD;
// @19:493
  CFG2 un1_exp0analogread_i_o2 (
	.A(Exp0Mux[0]),
	.B(Exp0Mux[1]),
	.Y(N_1087)
);
defparam un1_exp0analogread_i_o2.INIT=4'hD;
// @19:497
  CFG2 exp2analogread_i_o2 (
	.A(Exp2Mux[0]),
	.B(Exp2Mux[1]),
	.Y(N_1086)
);
defparam exp2analogread_i_o2.INIT=4'hD;
// @19:522
  CFG2 exp3quadread_i_o2 (
	.A(Exp3Mux[1]),
	.B(Exp3Mux[0]),
	.Y(N_1077)
);
defparam exp3quadread_i_o2.INIT=4'h7;
// @19:354
  CFG2 un3_fpgaidread_2_0_0_a2_0 (
	.A(ExtADDR_c[7]),
	.B(ExtADDR_c[8]),
	.Y(N_1924)
);
defparam un3_fpgaidread_2_0_0_a2_0.INIT=4'h1;
// @19:354
  CFG2 un3_fpgaidread_0_o2 (
	.A(CS_L_c),
	.B(ExtADDR_c[11]),
	.Y(N_1005)
);
defparam un3_fpgaidread_0_o2.INIT=4'hE;
// @19:469
  CFG2 MDT_SSIDelayWrite1_0_a2_0 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.Y(N_1922)
);
defparam MDT_SSIDelayWrite1_0_a2_0.INIT=4'h8;
// @40:1841
  CFG2 un78_data_0_o2_0 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.Y(N_1020)
);
defparam un78_data_0_o2_0.INIT=4'hD;
// @19:518
  CFG2 exp1quadread_i_o2 (
	.A(Exp1Mux[0]),
	.B(Exp1Mux[1]),
	.Y(N_1079)
);
defparam exp1quadread_i_o2.INIT=4'h7;
// @19:516
  CFG2 exp0quadread_i_o2 (
	.A(Exp0Mux[0]),
	.B(Exp0Mux[1]),
	.Y(N_1080)
);
defparam exp0quadread_i_o2.INIT=4'h7;
// @19:509
  CFG2 un4_exp3dio8configwrite_0_a2_0 (
	.A(ExtADDR_c[4]),
	.B(ExtADDR_c[7]),
	.Y(N_1921)
);
defparam un4_exp3dio8configwrite_0_a2_0.INIT=4'h4;
// @40:1864
  CFG2 un141_data_i_o2_0 (
	.A(ExtADDR_c[8]),
	.B(ExtADDR_c[10]),
	.Y(N_1021)
);
defparam un141_data_i_o2_0.INIT=4'hE;
// @19:520
  CFG2 exp2quadread_i_o2 (
	.A(Exp2Mux[0]),
	.B(Exp2Mux[1]),
	.Y(N_1078)
);
defparam exp2quadread_i_o2.INIT=4'h7;
// @40:1832
  CFG2 un53_data (
	.A(MDT_SSIStatusRead1),
	.B(N_440_i),
	.Y(un10_mdtsimpdataout_i)
);
defparam un53_data.INIT=4'h2;
// @40:1838
  CFG3 MDT_SSIStatusRead1_0_a2_RNI5IFN (
	.A(MDT_SSIStatusRead1),
	.B(MDT_SSIStatusRead0),
	.C(MDT_SSIPositionRead1),
	.Y(un286_m1_e_2)
);
defparam MDT_SSIStatusRead1_0_a2_RNI5IFN.INIT=8'h01;
// @40:1811
  CFG3 un1_CPUConfigRead (
	.A(un7_data_i),
	.B(Expansion4IDRead),
	.C(CPUConfigRead),
	.Y(un1_CPUConfigRead_1z)
);
defparam un1_CPUConfigRead.INIT=8'h10;
// @19:509
  CFG3 un4_exp3dio8configwrite_0_a2_2 (
	.A(Exp3Mux[1]),
	.B(ExtADDR_c[8]),
	.C(Exp3Mux[0]),
	.Y(N_2246)
);
defparam un4_exp3dio8configwrite_0_a2_2.INIT=8'h08;
// @19:505
  CFG3 un4_exp1dio8configwrite_0_a2_0 (
	.A(ExtADDR_c[8]),
	.B(Exp1Mux[1]),
	.C(Exp1Mux[0]),
	.Y(N_2245)
);
defparam un4_exp1dio8configwrite_0_a2_0.INIT=8'h04;
// @32:242
  CFG3 FPGAAccess_i_i_a2 (
	.A(WR_L_c),
	.B(RD_L_c),
	.C(CS_L_c),
	.Y(N_2248)
);
defparam FPGAAccess_i_i_a2.INIT=8'h07;
// @19:607
  CFG3 un1_exp3quadledstatusread_0_a2_0 (
	.A(N_1077),
	.B(ExtADDR_c[8]),
	.C(ExtADDR_c[7]),
	.Y(N_1985)
);
defparam un1_exp3quadledstatusread_0_a2_0.INIT=8'h40;
// @19:597
  CFG3 un1_exp2quadcountread_0_a2_0 (
	.A(N_1078),
	.B(ExtADDR_c[8]),
	.C(ExtADDR_c[7]),
	.Y(N_1958)
);
defparam un1_exp2quadcountread_0_a2_0.INIT=8'h04;
// @19:507
  CFG4 un4_exp2dio8configwrite_0_a2_0 (
	.A(ExtADDR_c[8]),
	.B(ExtADDR_c[7]),
	.C(Exp2Mux[1]),
	.D(Exp2Mux[0]),
	.Y(N_2244)
);
defparam un4_exp2dio8configwrite_0_a2_0.INIT=16'h0020;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_13_RNO_0[0]  (
	.A(M_FAULT_c[1]),
	.B(M_FAULT_c[0]),
	.C(un7_controliodataout_i),
	.D(Axis0IORead),
	.Y(controlIoDataOut_m_0[0])
);
defparam \un1_discoverIdDataOut_iv_13_RNO_0[0] .INIT=16'hACA0;
// @19:354
  CFG4 un3_fpgaidread_0_a2_6 (
	.A(N_1005),
	.B(ExtADDR_c[5]),
	.C(ExtADDR_c[4]),
	.D(ExtADDR_c[3]),
	.Y(un3_fpgaidread_0_a2_6_Z)
);
defparam un3_fpgaidread_0_a2_6.INIT=16'h0001;
// @19:354
  CFG4 un3_fpgaidread_0_a2_5 (
	.A(N_1924),
	.B(ExtADDR_c[9]),
	.C(ExtADDR_c[6]),
	.D(ExtADDR_c[2]),
	.Y(un3_fpgaidread_0_a2_5_Z)
);
defparam un3_fpgaidread_0_a2_5.INIT=16'h0002;
// @40:1049
  CFG4 un5_m_ax0_0_0_o2 (
	.A(ControlID[15]),
	.B(ControlID[13]),
	.C(ControlID[12]),
	.D(un5_m_ax0_0_0_o2_1_Z),
	.Y(N_1027)
);
defparam un5_m_ax0_0_0_o2.INIT=16'hFFFB;
// @40:1841
  CFG3 un78_data_0_o2 (
	.A(ExtADDR_c[4]),
	.B(ExtADDR_c[3]),
	.C(ExtADDR_c[2]),
	.Y(N_1157)
);
defparam un78_data_0_o2.INIT=8'h2B;
// @40:1864
  CFG4 un141_data_i_4 (
	.A(RD_L_c),
	.B(N_1007),
	.C(ExtADDR_c[3]),
	.D(ExtADDR_c[2]),
	.Y(un141_data_i_4_Z)
);
defparam un141_data_i_4.INIT=16'hFEEF;
// @19:363
  CFG2 un3_cpuledread_0_a2_1 (
	.A(ExtADDR_c[4]),
	.B(N_1063),
	.Y(CPULEDRead_i_1)
);
defparam un3_cpuledread_0_a2_1.INIT=4'h1;
  CFG2 un5_m_ax0_0_0_o2_RNIC4VN (
	.A(ControlID[9]),
	.B(N_1027),
	.Y(un5_m_ax0_0_i_i)
);
defparam un5_m_ax0_0_0_o2_RNIC4VN.INIT=4'h1;
// @40:1864
  CFG4 un141_data_i_6 (
	.A(ExtADDR_c[4]),
	.B(ExtADDR_c[2]),
	.C(ControlID[9]),
	.D(un141_data_i_4_Z),
	.Y(un141_data_i_6_Z)
);
defparam un141_data_i_6.INIT=16'hFFEA;
// @19:354
  CFG4 un3_fpgaidread_0_a2 (
	.A(RD_L_c),
	.B(ExtADDR_c[10]),
	.C(un3_fpgaidread_0_a2_6_Z),
	.D(un3_fpgaidread_0_a2_5_Z),
	.Y(FPGAIDRead)
);
defparam un3_fpgaidread_0_a2.INIT=16'h1000;
// @19:406
  CFG3 un3_axis0x012read_0_a2_0 (
	.A(N_2019),
	.B(N_1007),
	.C(ExtADDR_c[6]),
	.Y(N_2283)
);
defparam un3_axis0x012read_0_a2_0.INIT=8'h20;
// @19:379
  CFG4 un3_latencycounterread_0_a2 (
	.A(RD_L_c),
	.B(N_2277),
	.C(ExtADDR_c[6]),
	.D(un3_latencycounterread_0_o2_0_1z),
	.Y(LatencyCounterRead)
);
defparam un3_latencycounterread_0_a2.INIT=16'hFFFB;
// @19:357
  CFG3 un5_cpuconfigread_0_a2_0 (
	.A(RD_L_c),
	.B(N_1007),
	.C(ExtADDR_c[6]),
	.Y(N_1898)
);
defparam un5_cpuconfigread_0_a2_0.INIT=8'h01;
// @19:366
  CFG3 un3_cpuledwrite_0_a2_0 (
	.A(WR_L_c),
	.B(N_1007),
	.C(ExtADDR_c[6]),
	.Y(N_1914)
);
defparam un3_cpuledwrite_0_a2_0.INIT=8'h01;
// @19:429
  CFG3 MDT_SSIDelayWrite0_0_a2_0 (
	.A(N_1923),
	.B(N_1007),
	.C(ExtADDR_c[6]),
	.Y(N_1939)
);
defparam MDT_SSIDelayWrite0_0_a2_0.INIT=8'h20;
// @40:1864
  CFG3 un141_data_i_o2_2 (
	.A(N_1027),
	.B(ControlID[10]),
	.C(ControlID[9]),
	.Y(N_1035)
);
defparam un141_data_i_o2_2.INIT=8'hEF;
// @40:1864
  CFG4 un141_data_i_1 (
	.A(N_1027),
	.B(N_1021),
	.C(ExtADDR_c[3]),
	.D(ControlID[10]),
	.Y(un141_data_i_1_Z)
);
defparam un141_data_i_1.INIT=16'hCECF;
// @19:509
  CFG3 un4_exp3dio8configwrite_0_a2_1 (
	.A(N_1914),
	.B(ExtADDR_c[10]),
	.C(ExtADDR_c[3]),
	.Y(N_1934)
);
defparam un4_exp3dio8configwrite_0_a2_1.INIT=8'h08;
// @19:435
  CFG2 QA0LEDStatusRead_0_a2_1 (
	.A(N_1035),
	.B(RD_L_c),
	.Y(N_1993)
);
defparam QA0LEDStatusRead_0_a2_1.INIT=4'h1;
// @40:1049
  CFG4 un1_ExpA_CLK_i_m2_1_0 (
	.A(SSISelect_0),
	.B(N_1096),
	.C(M_AX0_SSI_CLK),
	.D(M_AX0_MDT_INT),
	.Y(N_1371_1)
);
defparam un1_ExpA_CLK_i_m2_1_0.INIT=16'h3120;
// @40:1809
  CFG4 un7_data_2_0_a2 (
	.A(N_1923),
	.B(N_1144),
	.C(ExtADDR_c[4]),
	.D(ExtADDR_c[2]),
	.Y(N_1544)
);
defparam un7_data_2_0_a2.INIT=16'h0020;
// @19:357
  CFG4 un5_cpuconfigread_0_a2 (
	.A(WR_L_c),
	.B(N_1923),
	.C(N_1898),
	.D(N_1020),
	.Y(CPUConfigRead)
);
defparam un5_cpuconfigread_0_a2.INIT=16'h0080;
// @19:466
  CFG4 MDT_SSIStatusRead1_0_a2 (
	.A(N_1961),
	.B(N_1898),
	.C(N_1096),
	.D(N_1020),
	.Y(MDT_SSIStatusRead1)
);
defparam MDT_SSIStatusRead1_0_a2.INIT=16'h0008;
// @40:1845
  CFG4 un87_data_0_a2 (
	.A(N_1952),
	.B(N_1898),
	.C(N_1157),
	.D(N_1035),
	.Y(un87_data_i)
);
defparam un87_data_0_a2.INIT=16'h0080;
// @19:429
  CFG4 MDT_SSIDelayWrite0_0_a2 (
	.A(WR_L_c),
	.B(N_1939),
	.C(N_1922),
	.D(N_1096),
	.Y(MDT_SSIDelayWrite0)
);
defparam MDT_SSIDelayWrite0_0_a2.INIT=16'h0040;
// @19:469
  CFG4 MDT_SSIDelayWrite1_0_a2 (
	.A(N_1961),
	.B(N_1922),
	.C(N_1914),
	.D(N_1096),
	.Y(MDT_SSIDelayWrite1)
);
defparam MDT_SSIDelayWrite1_0_a2.INIT=16'h0080;
// @19:455
  CFG4 un3_axis1x022write_0_a2 (
	.A(N_1937),
	.B(N_1914),
	.C(ExtADDR_c[3]),
	.D(ExtADDR_c[2]),
	.Y(Axis1IOWrite)
);
defparam un3_axis1x022write_0_a2.INIT=16'h0080;
// @19:475
  CFG4 QA1LEDStatusRead_0_a2 (
	.A(N_1961),
	.B(N_1898),
	.C(N_1035),
	.D(N_1020),
	.Y(QA1LEDStatusRead)
);
defparam QA1LEDStatusRead_0_a2.INIT=16'h0008;
// @19:602
  CFG4 un1_exp2quadlatch0read_0_a2_0 (
	.A(N_1922),
	.B(N_1898),
	.C(ExtADDR_c[10]),
	.D(ExtADDR_c[3]),
	.Y(N_1962)
);
defparam un1_exp2quadlatch0read_0_a2_0.INIT=16'h0080;
// @40:1821
  CFG2 un170_data_0_a2 (
	.A(N_1441),
	.B(un171_data),
	.Y(un170_data)
);
defparam un170_data_0_a2.INIT=4'h2;
// @40:1049
  CFG3 un1_ExpA_CLK_i_m2 (
	.A(N_1371_1),
	.B(N_1096),
	.C(ExpA_CLK),
	.Y(N_1371)
);
defparam un1_ExpA_CLK_i_m2.INIT=8'hEA;
// @19:425
  CFG4 MDT_SSIPositionRead0_0_a2 (
	.A(RD_L_c),
	.B(N_1941),
	.C(N_1939),
	.D(N_1096),
	.Y(MDT_SSIPositionRead0)
);
defparam MDT_SSIPositionRead0_0_a2.INIT=16'h0040;
// @40:1841
  CFG4 un78_data_0_a2_0_0 (
	.A(N_1993),
	.B(N_1034),
	.C(N_1007),
	.D(ExtADDR_c[6]),
	.Y(un78_data_0_a2_0)
);
defparam un78_data_0_a2_0_0.INIT=16'h0200;
// @19:562
  CFG2 un1_expa2led1read_0_a2 (
	.A(N_1960),
	.B(N_1962),
	.Y(Exp2LED1Read)
);
defparam un1_expa2led1read_0_a2.INIT=4'h8;
// @19:554
  CFG2 un1_expa1led1read_0_a2 (
	.A(N_1962),
	.B(N_1988),
	.Y(Exp1LED1Read)
);
defparam un1_expa1led1read_0_a2.INIT=4'h8;
// @19:589
  CFG2 un1_exp1quadledstatusread_0_a2 (
	.A(N_1964),
	.B(N_1984),
	.Y(Exp1LEDRead)
);
defparam un1_exp1quadledstatusread_0_a2.INIT=4'h8;
// @19:598
  CFG2 un1_exp2quadledstatusread_0_a2 (
	.A(N_1958),
	.B(N_1964),
	.Y(Exp2LEDRead)
);
defparam un1_exp2quadledstatusread_0_a2.INIT=4'h8;
// @19:546
  CFG2 un1_expa0led1read_0_a2 (
	.A(N_1959),
	.B(N_1962),
	.Y(Exp0LED1Read)
);
defparam un1_expa0led1read_0_a2.INIT=4'h8;
// @40:1809
  CFG4 un7_data_2_0 (
	.A(N_1544),
	.B(N_1144),
	.C(N_1063),
	.D(N_1020),
	.Y(un7_data_i_2)
);
defparam un7_data_2_0.INIT=16'hAAAB;
// @19:607
  CFG2 un1_exp3quadledstatusread_0_a2 (
	.A(N_1964),
	.B(N_1985),
	.Y(Exp3LEDRead)
);
defparam un1_exp3quadledstatusread_0_a2.INIT=4'h8;
// @19:580
  CFG2 un1_exp0quadledstatusread_0_a2 (
	.A(N_1957),
	.B(N_1964),
	.Y(Exp0LEDRead)
);
defparam un1_exp0quadledstatusread_0_a2.INIT=4'h8;
// @19:600
  CFG3 un1_exp2quadinputread_0_a2_0 (
	.A(N_1904),
	.B(ExtADDR_c[10]),
	.C(ExtADDR_c[3]),
	.Y(N_1967)
);
defparam un1_exp2quadinputread_0_a2_0.INIT=8'h80;
// @19:426
  CFG2 MDT_SSIStatusRead0_0_a2 (
	.A(N_1096),
	.B(N_2295),
	.Y(MDT_SSIStatusRead0)
);
defparam MDT_SSIStatusRead0_0_a2.INIT=4'h4;
// @19:588
  CFG3 un1_exp1quadcountread_0_a2 (
	.A(N_2208),
	.B(N_1079),
	.C(ExtADDR_c[8]),
	.Y(Exp1QuadCountRead)
);
defparam un1_exp1quadcountread_0_a2.INIT=8'h02;
// @19:505
  CFG4 un4_exp1dio8configwrite_0_a2 (
	.A(N_2245),
	.B(N_1934),
	.C(N_1921),
	.D(ExtADDR_c[2]),
	.Y(ExpDIO8ConfigWrite[1])
);
defparam un4_exp1dio8configwrite_0_a2.INIT=16'h0080;
// @19:509
  CFG4 un4_exp3dio8configwrite_0_a2 (
	.A(N_2246),
	.B(N_1934),
	.C(N_1921),
	.D(ExtADDR_c[2]),
	.Y(ExpDIO8ConfigWrite[3])
);
defparam un4_exp3dio8configwrite_0_a2.INIT=16'h0080;
// @19:583
  CFG2 un1_exp0quadhomeread_0_a2 (
	.A(N_1945),
	.B(N_1957),
	.Y(Exp0QuadHomeRead)
);
defparam un1_exp0quadhomeread_0_a2.INIT=4'h8;
// @40:1821
  CFG2 un3_cpuledread_0_a2_0_RNIC6QB6 (
	.A(N_1945),
	.B(N_2009),
	.Y(ExpDIO8DinRead_0)
);
defparam un3_cpuledread_0_a2_0_RNIC6QB6.INIT=4'h8;
// @19:592
  CFG2 un1_exp1quadhomeread_0_a2 (
	.A(N_1945),
	.B(N_1984),
	.Y(Exp1QuadHomeRead)
);
defparam un1_exp1quadhomeread_0_a2.INIT=4'h8;
// @40:1866
  CFG4 un141_data_i_1_RNIU2ID1 (
	.A(N_1126_i),
	.B(N_1035),
	.C(un141_data_i_6_Z),
	.D(un141_data_i_1_Z),
	.Y(N_878_i)
);
defparam un141_data_i_1_RNIU2ID1.INIT=16'h0008;
// @19:591
  CFG4 un1_exp1quadinputread_0_a2 (
	.A(N_1967),
	.B(N_1921),
	.C(N_1079),
	.D(ExtADDR_c[8]),
	.Y(Exp1QuadInputRead)
);
defparam un1_exp1quadinputread_0_a2.INIT=16'h0008;
// @19:609
  CFG4 un1_exp3quadinputread_0_a2 (
	.A(N_1967),
	.B(N_1921),
	.C(N_1077),
	.D(ExtADDR_c[8]),
	.Y(Exp3QuadInputRead)
);
defparam un1_exp3quadinputread_0_a2.INIT=16'h0800;
// @19:582
  CFG2 un1_exp0quadinputread_0_a2 (
	.A(un1_exp0quadinputread_0_a2_0_1z),
	.B(N_1957),
	.Y(Exp0QuadInputRead)
);
defparam un1_exp0quadinputread_0_a2.INIT=4'h8;
// @40:1861
  CFG3 un136_data_0 (
	.A(N_1985),
	.B(N_1040),
	.C(Exp3LEDRead),
	.Y(un136_data_i)
);
defparam un136_data_0.INIT=8'hF8;
// @40:1849
  CFG3 un100_data_0 (
	.A(N_1957),
	.B(N_1040),
	.C(Exp0LEDRead),
	.Y(un100_data_i)
);
defparam un100_data_0.INIT=8'hF8;
// @19:585
  CFG2 un1_exp0quadlatch1read_0_a2 (
	.A(N_1957),
	.B(N_2219),
	.Y(Exp0QuadLatch1Read)
);
defparam un1_exp0quadlatch1read_0_a2.INIT=4'h8;
// @40:1853
  CFG3 un112_data_0 (
	.A(N_1984),
	.B(N_1040),
	.C(Exp1LEDRead),
	.Y(un112_data_i)
);
defparam un112_data_0.INIT=8'hF8;
// @40:1840
  CFG4 un285_data (
	.A(un186_data),
	.B(QA0LEDStatusRead),
	.C(MDT_SSIPositionRead0),
	.D(un286_m1_e_2),
	.Y(un285_data_Z)
);
defparam un285_data.INIT=16'h0400;
// @40:1840
  CFG4 un303_data_i_0_a2 (
	.A(un186_data),
	.B(QA0LEDStatusRead),
	.C(MDT_SSIPositionRead0),
	.D(un286_m1_e_2),
	.Y(N_2211)
);
defparam un303_data_i_0_a2.INIT=16'h0100;
// @40:1866
  CFG2 un1_data_1_RNIQLDU (
	.A(un3_mdtsimpdataout_i),
	.B(un1_data_1_1z),
	.Y(mdtSimpDataOut0_m_0_8)
);
defparam un1_data_1_RNIQLDU.INIT=4'h8;
// @40:1866
  CFG3 un1_data_1_RNI0C7A1 (
	.A(un1_data_1_1z),
	.B(un10_mdtsimpdataout_i_0),
	.C(un3_mdtsimpdataout_i),
	.Y(mdtSimpDataOut0_m_0_0)
);
defparam un1_data_1_RNI0C7A1.INIT=8'hA8;
// @40:1866
  CFG3 un1_data_5 (
	.A(un285_data_Z),
	.B(un78_data_i),
	.C(N_2211),
	.Y(un1_data_5_Z)
);
defparam un1_data_5.INIT=8'hEA;
// @40:1842
  CFG3 un320_data_0_a2 (
	.A(un78_data_i),
	.B(QA0InputRead),
	.C(N_2211),
	.Y(un320_data)
);
defparam un320_data_0_a2.INIT=8'h40;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_4[0]  (
	.A(un152_data),
	.B(cpuLedDataOut_0),
	.C(N_269),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_iv_4_Z[0])
);
defparam \un1_discoverIdDataOut_iv_4[0] .INIT=16'hF888;
// @40:1866
  CFG2 un1_data_2_RNIS8PS (
	.A(un3_mdtsimpdataout_i_0),
	.B(un1_data_2_1z),
	.Y(mdtSimpDataOut1_m_0_8)
);
defparam un1_data_2_RNIS8PS.INIT=4'h8;
// @40:1866
  CFG3 un53_data_RNI20S71 (
	.A(un1_data_2_1z),
	.B(un10_mdtsimpdataout_i),
	.C(un3_mdtsimpdataout_i_0),
	.Y(mdtSimpDataOut1_m_0_0)
);
defparam un53_data_RNI20S71.INIT=8'hA8;
// @40:1844
  CFG4 un339_data (
	.A(un78_data_i),
	.B(QA1LEDStatusRead),
	.C(QA0InputRead),
	.D(N_2211),
	.Y(un339_data_Z)
);
defparam un339_data.INIT=16'h0400;
// @40:1844
  CFG4 un360_data_i_0_a2 (
	.A(un78_data_i),
	.B(QA1LEDStatusRead),
	.C(QA0InputRead),
	.D(N_2211),
	.Y(N_2212)
);
defparam un360_data_i_0_a2.INIT=16'h0100;
// @40:1866
  CFG4 un53_data_RNIP0DB2 (
	.A(un3_mdtsimpdataout_i_0),
	.B(TransducerSelect_4),
	.C(MDTPosition_4),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(mdtSimpDataOut1_m_0_d0)
);
defparam un53_data_RNIP0DB2.INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_12_RNO[0]  (
	.A(un3_mdtsimpdataout_i_0),
	.B(TransducerSelect_0_d0),
	.C(MDTPosition_0_d0),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(mdtSimpDataOut1_m[0])
);
defparam \un1_discoverIdDataOut_iv_12_RNO[0] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[31]  (
	.A(un177_data),
	.B(latencyDataOut_31),
	.C(SSIDataLatch_31),
	.D(ssiDataOut0_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[31])
);
defparam \un1_discoverIdDataOut_0_iv_1[31] .INIT=16'hF888;
// @40:1866
  CFG2 \ssiDataOut1_m_0[28]  (
	.A(un2_ssidataout_i_0),
	.B(un254_data),
	.Y(ssiDataOut1_m_0_28)
);
defparam \ssiDataOut1_m_0[28] .INIT=4'h8;
// @40:1866
  CFG3 un1_data_3_RNIEC731 (
	.A(un1_data_3_Z),
	.B(un5_ssidataout_i),
	.C(un2_ssidataout_i),
	.Y(ssiDataOut0_m_0_0)
);
defparam un1_data_3_RNIEC731.INIT=8'hA8;
// @40:1846
  CFG3 un380_data_0_a2 (
	.A(un87_data_i),
	.B(QA1InputRead),
	.C(N_2212),
	.Y(un380_data)
);
defparam un380_data_0_a2.INIT=8'h40;
// @40:1848
  CFG3 un360_data_i_0_a2_RNI03V21 (
	.A(un87_data_i),
	.B(QA1InputRead),
	.C(N_2212),
	.Y(N_1098)
);
defparam un360_data_i_0_a2_RNI03V21.INIT=8'hEF;
// @40:1866
  CFG3 un1_data_8 (
	.A(un339_data_Z),
	.B(un87_data_i),
	.C(N_2212),
	.Y(un1_data_8_Z)
);
defparam un1_data_8.INIT=8'hEA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_15_RNO[0]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_0_0),
	.C(SSIDataLatch_0_d0),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[0])
);
defparam \un1_discoverIdDataOut_iv_15_RNO[0] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[8]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_8),
	.C(DataLength_0),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[8])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[8] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[31]  (
	.A(un170_data),
	.B(SSIDataLatch_0_3),
	.C(ssiDataOut1_m_0_28),
	.D(d8DataOut_m6_23),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[31])
);
defparam \un1_discoverIdDataOut_0_iv_2[31] .INIT=16'hEAC0;
// @40:1866
  CFG4 un1_data_17_4 (
	.A(un339_data_Z),
	.B(un285_data_Z),
	.C(un269_data_1z),
	.D(un240_data),
	.Y(un1_data_17_4_Z)
);
defparam un1_data_17_4.INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[28]  (
	.A(un177_data),
	.B(latencyDataOut_28),
	.C(SSIDataLatch_28),
	.D(ssiDataOut1_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[28])
);
defparam \un1_discoverIdDataOut_0_iv_1[28] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_7[0]  (
	.A(un177_data),
	.B(un9_data),
	.C(latencyDataOut_0),
	.D(discoverIdDataOut_0),
	.Y(un1_discoverIdDataOut_iv_7_Z[0])
);
defparam \un1_discoverIdDataOut_iv_7[0] .INIT=16'hECA0;
// @40:1866
  CFG4 un269_data_RNIRKJC1 (
	.A(un269_data_1z),
	.B(un254_data),
	.C(un5_ssidataout_i_0),
	.D(un2_ssidataout_i_0),
	.Y(ssiDataOut1_m_0_0)
);
defparam un269_data_RNIRKJC1.INIT=16'hEEE0;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_4_0[31]  (
	.A(un159_data),
	.B(QuadA1DataOut_m_0),
	.C(FPGAProgDOut_31),
	.Y(un1_discoverIdDataOut_0_iv_4_0_Z[31])
);
defparam \un1_discoverIdDataOut_0_iv_4_0[31] .INIT=8'hEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[8]  (
	.A(un170_data),
	.B(un9_data),
	.C(discoverIdDataOut_8),
	.D(d8DataOut_m6_0),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_3[8] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5_RNO[28]  (
	.A(N_320),
	.B(expLedDataOut_3_m2_0),
	.C(Exp0LED[2]),
	.D(Exp0LEDRead),
	.Y(expLedDataOut_m[0])
);
defparam \un1_discoverIdDataOut_0_iv_5_RNO[28] .INIT=16'h5044;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_15_RNO_0[0]  (
	.A(un1_data_11),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m4_0_d0),
	.D(QuadDataOut_1_m2_0_d0),
	.Y(Exp0QuadDataOut_m[0])
);
defparam \un1_discoverIdDataOut_iv_15_RNO_0[0] .INIT=16'hA280;
// @40:1866
  CFG2 \un1_discoverIdDataOut_0_iv_4[27]  (
	.A(QuadA0DataOut_m[20]),
	.B(QuadA1DataOut_m_0),
	.Y(un1_discoverIdDataOut_4_0)
);
defparam \un1_discoverIdDataOut_0_iv_4[27] .INIT=4'hE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[8]  (
	.A(wdtDataOut_8),
	.B(un155_data),
	.C(N_226),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_5[8] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[8]  (
	.A(un177_data),
	.B(un1_data_11),
	.C(latencyDataOut_8),
	.D(Exp0QuadDataOut_0),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_1[8] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_12[0]  (
	.A(un170_data),
	.B(mdtSimpDataOut1_m[0]),
	.C(d8DataOut_0),
	.D(un1_discoverIdDataOut_iv_4_Z[0]),
	.Y(un1_discoverIdDataOut_iv_12_Z[0])
);
defparam \un1_discoverIdDataOut_iv_12[0] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[8]  (
	.A(ssiDataOut0_m[8]),
	.B(MDTPosition_8),
	.C(un1_discoverIdDataOut_0_iv_5_Z[8]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_10[8] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[8]  (
	.A(un1_data_9_1z),
	.B(un1_data_6_1z),
	.C(QuadA1DataOut_8),
	.D(QuadA0DataOut_8),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_6[8] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[28]  (
	.A(un170_data),
	.B(expLedDataOut_m[0]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[28]),
	.D(d8DataOut_m6_20),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[28])
);
defparam \un1_discoverIdDataOut_0_iv_5[28] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_2[0]  (
	.A(un1_data_8_Z),
	.B(un1_data_5_Z),
	.C(QuadA1DataOut_0),
	.D(QuadA0DataOut_0),
	.Y(un1_discoverIdDataOut_iv_2_Z[0])
);
defparam \un1_discoverIdDataOut_iv_2[0] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6_RNO[31]  (
	.A(N_320),
	.B(un1_expleddataout_0),
	.C(expLedDataOut_1_m6_0),
	.D(Exp0LED[1]),
	.Y(expLedDataOut_m[3])
);
defparam \un1_discoverIdDataOut_0_iv_6_RNO[31] .INIT=16'h5410;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_8[0]  (
	.A(un1_data_12),
	.B(N_221),
	.C(Exp1QuadDataOut_0),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_iv_8_Z[0])
);
defparam \un1_discoverIdDataOut_iv_8[0] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[8]  (
	.A(un1_data_13),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_8),
	.D(QuadDataOut_1_m2_8),
	.Y(Exp2QuadDataOut_m[8])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[8] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_14_RNO[0]  (
	.A(un1_data_13),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_0_0),
	.D(QuadDataOut_1_m2_0_0),
	.Y(Exp2QuadDataOut_m[0])
);
defparam \un1_discoverIdDataOut_iv_14_RNO[0] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[8]  (
	.A(un1_data_12),
	.B(Exp2QuadDataOut_m[8]),
	.C(Exp1QuadDataOut_8),
	.D(un1_discoverIdDataOut_0_iv_1_Z[8]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_8[8] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_14[0]  (
	.A(wdtDataOut_0),
	.B(un155_data),
	.C(Exp2QuadDataOut_m[0]),
	.D(un1_discoverIdDataOut_iv_8_Z[0]),
	.Y(un1_discoverIdDataOut_iv_14_Z[0])
);
defparam \un1_discoverIdDataOut_iv_14[0] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[8]  (
	.A(un1_data_15),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_0_8),
	.D(QuadDataOut_1_m2_0_8),
	.Y(Exp3QuadDataOut_m[8])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[8] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_11_RNO[0]  (
	.A(un1_data_15),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_1_0),
	.D(QuadDataOut_1_m2_1_0),
	.Y(Exp3QuadDataOut_m[0])
);
defparam \un1_discoverIdDataOut_iv_11_RNO[0] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_13_RNO[0]  (
	.A(un614_data),
	.B(un380_data),
	.C(un320_data),
	.D(controlIoDataOut_m_0[0]),
	.Y(controlIoDataOut_m[0])
);
defparam \un1_discoverIdDataOut_iv_13_RNO[0] .INIT=16'hFE00;
// @40:1866
  CFG4 un1_data_17 (
	.A(un614_data),
	.B(un215_data_Z),
	.C(un194_data),
	.D(un1_data_17_4_Z),
	.Y(un1_data_17_1z)
);
defparam un1_data_17.INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[8]  (
	.A(un159_data),
	.B(FPGAProgDOut_8),
	.C(Exp3QuadDataOut_m[8]),
	.D(un1_discoverIdDataOut_0_iv_6_Z[8]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_11[8] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_11[0]  (
	.A(un159_data),
	.B(FPGAProgDOut_0),
	.C(Exp3QuadDataOut_m[0]),
	.D(un1_discoverIdDataOut_iv_2_Z[0]),
	.Y(un1_discoverIdDataOut_iv_11_Z[0])
);
defparam \un1_discoverIdDataOut_iv_11[0] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_1[0]  (
	.A(un164_data),
	.B(serialMemDataOut_0),
	.C(AnlgDATA_m_0_0),
	.D(DataOut_0),
	.Y(un1_discoverIdDataOut_iv_1_Z[0])
);
defparam \un1_discoverIdDataOut_iv_1[0] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[8]  (
	.A(MDTPosition_0_0),
	.B(un1_discoverIdDataOut_0_iv_3_Z[8]),
	.C(mdtSimpDataOut0_m_0_8),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[8])
);
defparam \un1_discoverIdDataOut_0_iv_9[8] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3_0[28]  (
	.A(un159_data),
	.B(un1_data_17_1z),
	.C(controlIoDataOut_0),
	.D(FPGAProgDOut_28),
	.Y(un1_discoverIdDataOut_0_iv_3_0_Z[28])
);
defparam \un1_discoverIdDataOut_0_iv_3_0[28] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_13[0]  (
	.A(un1_CPUConfigRead_1z),
	.B(cpuConfigDataOut_0),
	.C(controlIoDataOut_m[0]),
	.D(un1_discoverIdDataOut_iv_7_Z[0]),
	.Y(un1_discoverIdDataOut_iv_13_Z[0])
);
defparam \un1_discoverIdDataOut_iv_13[0] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[31]  (
	.A(un1_data_17_1z),
	.B(expLedDataOut_m[3]),
	.C(controlIoDataOut_3),
	.D(un1_discoverIdDataOut_0_iv_2_Z[31]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[31])
);
defparam \un1_discoverIdDataOut_0_iv_6[31] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[31]  (
	.A(un1_discoverIdDataOut_8_0),
	.B(QuadA0DataOut_m[20]),
	.C(FPGAIDRead_m),
	.D(Exp3QuadDataOut_m_0),
	.Y(un1_discoverIdDataOut_0_iv_0_0)
);
defparam \un1_discoverIdDataOut_0_iv_0[31] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_15[0]  (
	.A(ssiDataOut0_m[0]),
	.B(Exp0QuadDataOut_m[0]),
	.C(un1_discoverIdDataOut_iv_11_Z[0]),
	.D(un1_discoverIdDataOut_iv_1_Z[0]),
	.Y(un1_discoverIdDataOut_iv_15_Z[0])
);
defparam \un1_discoverIdDataOut_iv_15[0] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[28]  (
	.A(un1_discoverIdDataOut_8_0),
	.B(un1_discoverIdDataOut_4_0),
	.C(SSIDataLatch_0_0),
	.D(ssiDataOut0_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[28])
);
defparam \un1_discoverIdDataOut_0_iv_0[28] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv[8]  (
	.A(un1_discoverIdDataOut_0_iv_11_Z[8]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[8]),
	.C(un1_discoverIdDataOut_0_iv_9_Z[8]),
	.D(un1_discoverIdDataOut_0_iv_8_Z[8]),
	.Y(un1_discoverIdDataOut_0_iv_0_d0)
);
defparam \un1_discoverIdDataOut_0_iv[8] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv[0]  (
	.A(un1_discoverIdDataOut_iv_15_Z[0]),
	.B(un1_discoverIdDataOut_iv_14_Z[0]),
	.C(un1_discoverIdDataOut_iv_13_Z[0]),
	.D(un1_discoverIdDataOut_iv_12_Z[0]),
	.Y(un1_discoverIdDataOut_iv_0)
);
defparam \un1_discoverIdDataOut_iv[0] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv[31]  (
	.A(un1_discoverIdDataOut_0_iv_6_Z[31]),
	.B(un1_discoverIdDataOut_0_iv_4_0_Z[31]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[31]),
	.D(un1_discoverIdDataOut_0_iv_0_0),
	.Y(un1_discoverIdDataOut_0_iv_23)
);
defparam \un1_discoverIdDataOut_0_iv[31] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv[28]  (
	.A(Exp3QuadDataOut_m_0),
	.B(un1_discoverIdDataOut_0_iv_5_Z[28]),
	.C(un1_discoverIdDataOut_0_iv_3_0_Z[28]),
	.D(un1_discoverIdDataOut_0_iv_0_Z[28]),
	.Y(un1_discoverIdDataOut_0_iv_20)
);
defparam \un1_discoverIdDataOut_0_iv[28] .INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Decode */

module MDTSSIRoute (
  M_AX1_INT_CLK_c,
  M_AX1_MDT_INT,
  M_AX1_SSI_CLK,
  N_440_i
)
;
output M_AX1_INT_CLK_c ;
input M_AX1_MDT_INT ;
input M_AX1_SSI_CLK ;
input N_440_i ;
wire M_AX1_INT_CLK_c ;
wire M_AX1_MDT_INT ;
wire M_AX1_SSI_CLK ;
wire N_440_i ;
wire GND ;
wire VCC ;
// @25:48
  CFG3 M_AX1_INT_CLK (
	.A(N_440_i),
	.B(M_AX1_SSI_CLK),
	.C(M_AX1_MDT_INT),
	.Y(M_AX1_INT_CLK_c)
);
defparam M_AX1_INT_CLK.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MDTSSIRoute */

module MDTTopSimp (
  un1_discoverIdDataOut_0_iv,
  un1_discoverIdDataOut_0_iv_0_0,
  un1_discoverIdDataOut_iv_0,
  SSIDataLatch_0_28,
  SSIDataLatch_0_26,
  SSIDataLatch_0_3,
  SSIDataLatch_0_14,
  SSIDataLatch_0_12,
  SSIDataLatch_0_0,
  SSIDataLatch_0_24,
  SSIDataLatch_0_16,
  SSIDataLatch_0_19,
  SSIDataLatch_0_17,
  SSIDataLatch_0_18,
  SSIDataLatch_0_15,
  SSIDataLatch_0_6,
  SSIDataLatch_0_21,
  SSIDataLatch_0_22,
  SSIDataLatch_0_5,
  SSIDataLatch_0_4,
  SSIDataLatch_0_29,
  SSIDataLatch_0_23,
  QuadA1DataOut_2_d0,
  QuadA1DataOut_4,
  QuadA1DataOut_1_d0,
  QuadA1DataOut_19,
  QuadA1DataOut_0,
  QuadA1DataOut_3,
  QuadA1DataOut_5,
  QuadA1DataOut_23,
  QuadA1DataOut_8,
  QuadA1DataOut_10,
  QuadA1DataOut_9,
  QuadA1DataOut_11,
  QuadA1DataOut_6,
  QuadA1DataOut_14,
  QuadA1DataOut_13,
  controlIoDataOut_3,
  controlIoDataOut_0,
  controlIoDataOut_2,
  un1_discoverIdDataOut_8_0,
  wdtDataOut,
  Exp1QuadDataOut_2,
  d8DataOut_m6,
  DataOut_3,
  DataOut_9,
  DataOut_0,
  DataOut_8,
  DataOut_7,
  Exp2QuadDataOut_2_0,
  Exp2QuadDataOut_2_4,
  Exp2QuadDataOut_m_0,
  Exp3QuadDataOut_m_17,
  Exp3QuadDataOut_m_0,
  QuadA0DataOut_m_0,
  FPGAProgDOut,
  QuadA0DataOut_2_0,
  QuadA0DataOut_2_5,
  QuadA0DataOut_2_6,
  un1_discoverIdDataOut_4_0,
  Exp0QuadDataOut_2_5,
  Exp0QuadDataOut_2_6,
  Exp0QuadDataOut_2_1,
  Exp0QuadDataOut_2_2,
  Exp0QuadDataOut_2_0,
  Exp0QuadDataOut_2_8,
  QuadA0DataOut_3,
  QuadA0DataOut_5,
  QuadA0DataOut_4,
  QuadA0DataOut_0,
  QuadA0DataOut_19,
  QuadA0DataOut_8,
  QuadA0DataOut_6,
  QuadA0DataOut_10,
  QuadA0DataOut_9,
  QuadA0DataOut_11,
  QuadA0DataOut_13,
  QuadA0DataOut_15,
  QuadA0DataOut_12,
  QuadA0DataOut_1_d0,
  Exp0QuadDataOut_19,
  Exp0QuadDataOut_3,
  Exp0QuadDataOut_5,
  Exp0QuadDataOut_4,
  Exp0QuadDataOut_0,
  Exp0QuadDataOut_2_d0,
  Exp0QuadDataOut_11,
  latencyDataOut,
  Exp3QuadDataOut_19,
  Exp3QuadDataOut_1_d0,
  Exp3QuadDataOut_3,
  Exp3QuadDataOut_18,
  Exp3QuadDataOut_4,
  Exp3QuadDataOut_0,
  Exp3QuadDataOut_17,
  DataOut0_3,
  DataOut0_1,
  DataOut0_8,
  DataOut0_12,
  DataOut0_6,
  DataOut0_4,
  DataOut0_0,
  DataOut0_13,
  DataOut0_14,
  DataOut1_3,
  DataOut1_1,
  DataOut1_8,
  DataOut1_12,
  DataOut1_6,
  DataOut1_4,
  DataOut1_0,
  DataOut1_13,
  DataOut1_14,
  AnlgDATA_m_0_0,
  QuadDataOut_1_m2_1,
  QuadDataOut_1_m4_1,
  QuadDataOut_1_m2_2_6,
  QuadDataOut_1_m2_2_7,
  QuadDataOut_1_m2_2_0,
  QuadDataOut_1_m4_2_6,
  QuadDataOut_1_m4_2_7,
  QuadDataOut_1_m4_2_0,
  Exp3QuadDataOut_1_0,
  Exp1QuadDataOut_0,
  Exp1QuadDataOut_1_d0,
  Exp1QuadDataOut_3,
  Exp1QuadDataOut_4,
  Exp1QuadDataOut_8,
  Exp1QuadDataOut_10,
  Exp1QuadDataOut_9,
  Exp2QuadDataOut_19,
  Exp2QuadDataOut_3,
  Exp2QuadDataOut_4,
  Exp2QuadDataOut_15,
  Exp2QuadDataOut_0,
  Exp2QuadDataOut_17,
  QuadDataOut_1_m3_0_0,
  QuadDataOut_1_m4_0_12,
  QuadDataOut_1_m4_0_5,
  QuadDataOut_1_m4_0_11,
  QuadDataOut_1_m4_0_4,
  QuadDataOut_1_m4_0_8,
  QuadDataOut_1_m4_0_10,
  QuadDataOut_1_m4_0_9,
  QuadDataOut_1_m4_0_7,
  QuadDataOut_1_m4_0_0,
  QuadDataOut_1_m2_0,
  Exp2QuadDataOut_1_0,
  Exp1QuadDataOut_m_18,
  Exp1QuadDataOut_m_0,
  QuadA1DataOut_2_4,
  QuadA1DataOut_2_5,
  QuadA1DataOut_2_0,
  QuadA1DataOut_2_12,
  QuadA1DataOut_2_3,
  Exp0QuadDataOut_m_0,
  Exp1QuadDataOut_1_0,
  Exp0QuadDataOut_1_0,
  Exp0LED_0,
  expLedDataOut_1_m6_0,
  QuadDataOut_1_m2,
  QuadDataOut_1_m4_12,
  QuadDataOut_1_m4_5,
  QuadDataOut_1_m4_8,
  QuadDataOut_1_m4_9,
  QuadDataOut_1_m4_11,
  QuadDataOut_1_m4_7,
  QuadDataOut_1_m4_0_d0,
  QuadDataOut_1_m4_4,
  QuadDataOut_1_m4_10,
  QuadDataOut_1_m3_13,
  QuadDataOut_1_m3_0_d0,
  QuadA0DataOut_1_0,
  QuadA1DataOut_1_2,
  QuadA1DataOut_1_0,
  cpuLedDataOut_0,
  SSIDataLatch,
  discoverIdDataOut,
  MDTPosition_0,
  mdtSimpDataOut1_m_0_d0,
  expLedDataOut_0,
  TransducerSelect_1_3,
  TransducerSelect_1_0,
  DataLength_0_0,
  ClockRate_0_0,
  ssiDataOut1_m_0_28,
  ssiDataOut1_m_0_5,
  ssiDataOut1_m_0_0,
  serialMemDataOut_0,
  serialMemDataOut_23,
  serialMemDataOut_17,
  serialMemDataOut_2,
  serialMemDataOut_6,
  serialMemDataOut_14,
  serialMemDataOut_1,
  serialMemDataOut_13,
  serialMemDataOut_15,
  serialMemDataOut_12,
  serialMemDataOut_19,
  serialMemDataOut_21,
  serialMemDataOut_22,
  serialMemDataOut_5,
  serialMemDataOut_18,
  serialMemDataOut_16,
  serialMemDataOut_3,
  serialMemDataOut_4,
  d8DataOut_0,
  QuadA1DataOut_m_0,
  D8InputReg0,
  ExpDIO8DinRead_0,
  DataLength,
  ClockRate,
  TransducerSelect_0_4,
  TransducerSelect_0_5,
  TransducerSelect_0_3,
  TransducerSelect_0_0,
  ssiDataOut0_m_0_5,
  ssiDataOut0_m_0_28,
  ssiDataOut0_m_0_0,
  d8DataOut_m2_8,
  d8DataOut_m2_0,
  d8DataOut_m5_8,
  d8DataOut_m5_0,
  LoopTime,
  mdtSimpDataOut1_m_0_0,
  mdtSimpDataOut1_m_0_8,
  mdtSimpDataOut0_m_0_0,
  mdtSimpDataOut0_m_0_8,
  ExtADDR_c_7,
  ExtADDR_c_1,
  ExtADDR_c_0,
  ControlID,
  SSISelect_0,
  AnlgDATA_m_0_d0,
  MDTPosition_0_d0,
  DATA_in,
  SSI_Data_i_0,
  SSI_Data_0,
  un425_data,
  un1_data_17,
  BankSelect,
  QuadDataOut_1_17_3,
  QuadDataOut_1_13_0,
  N_1527_i,
  un18_anlgdata_0_o2,
  QuadDataOut_1_21,
  QuadDataOut_1_1_1,
  QuadDataOut_1_5_2,
  QuadDataOut_1_2_4,
  QuadDataOut_1_9_2,
  QuadDataOut_1_sm3_3,
  N_222,
  un614_data,
  N_878_i,
  un136_data_i,
  DLL_LOCK,
  QuadDataOut_1_1_0,
  QuadDataOut_1_5_1,
  QuadDataOut_1_9_1,
  QuadDataOut_1_2_3,
  QuadDataOut_1_17_2,
  QuadDataOut_1_sm3_2,
  N_2197,
  QuadDataOut_1_1,
  QuadDataOut_1_29,
  QuadDataOut_1_5_0,
  QuadDataOut_1_33,
  QuadDataOut_1_25,
  QuadDataOut_1_5,
  QuadDataOut_1_9_0,
  QuadDataOut_1_2_2,
  QuadDataOut_1_13,
  QuadDataOut_1_2_0,
  QuadDataOut_1_17_1,
  un1_expleddataout_0,
  N_235,
  QuadDataOut_1_41,
  QuadDataOut_1_45,
  N_1953,
  QuadDataOut_1_61,
  QuadDataOut_1_17_0,
  QuadDataOut_1_2,
  QuadDataOut_1_73_0,
  QuadDataOut_1_2_1,
  QuadDataOut_1_sm3_1,
  un474_data,
  un152_data,
  N_223_0,
  N_230,
  N_228,
  N_229,
  N_224_0,
  N_227_0,
  QuadDataOut_1_17,
  QuadDataOut_1_9,
  QuadDataOut_1_10,
  QuadDataOut_1_73,
  QuadDataOut_1_sm3_0,
  DataValid_2,
  NoXducer_1,
  N_270_0,
  N_223,
  un159_data,
  N_224,
  N_227,
  DataValid_1_1z,
  N_239,
  un170_data,
  N_271,
  un1_CPUConfigRead,
  un1_data_6,
  N_272,
  DataValid_0_1z,
  NoXducer_0,
  un1_data_2,
  un1_data_1,
  CounterOverFlow_0,
  un3_mdtsimpdataout_i_0,
  un10_mdtsimpdataout_i_0,
  N_440_i,
  un205_data,
  un185_data,
  N_1958,
  CPULEDRead_i_1,
  N_1144,
  un177_data,
  N_1544,
  N_1502,
  N_1040,
  N_1904,
  MDT_SSIConfigWrite0,
  un155_data,
  un164_data,
  N_1898,
  N_1027,
  un10_mdtsimpdataout_i,
  N_269,
  un9_data_1z,
  QuadDataOut_1_sm3,
  un1_data_9,
  Exp2LEDRead,
  Exp3LEDRead,
  N_320,
  N_1541,
  un1_data_13_1z,
  FPGAIDRead,
  un7_data_i,
  Expansion4IDRead,
  un3_mdtsimpdataout_i,
  FPGAProgrammedRead,
  un156_data,
  WDTConfigRead,
  SysRESET,
  N_1096,
  Axis0LEDConfigWrite,
  MDT_SSIPositionRead1,
  un1_data_11_1z,
  N_1098,
  un100_data_i,
  un2_ssidataout_i_0,
  MDT_SSIStatusRead0,
  un228_data,
  un269_data,
  un254_data_1z,
  un2_ssidataout_i,
  un1_data_12_1z,
  N_1951,
  Exp1LEDRead,
  Exp0LEDRead,
  un112_data_i,
  FPGAIDRead_m,
  un1_data_15_1z,
  H1_CLK_i,
  H1_CLK90,
  M_AX0_RET_DATA_c,
  H1_CLK90_i,
  SynchedTick60,
  MDT_SSIPositionRead0,
  M_AX0_MDT_INT,
  H1_CLK,
  SysRESET_i,
  H1_CLKWR_c
)
;
output [30:2] un1_discoverIdDataOut_0_iv ;
input un1_discoverIdDataOut_0_iv_0_0 ;
output un1_discoverIdDataOut_iv_0 ;
input SSIDataLatch_0_28 ;
input SSIDataLatch_0_26 ;
input SSIDataLatch_0_3 ;
input SSIDataLatch_0_14 ;
input SSIDataLatch_0_12 ;
input SSIDataLatch_0_0 ;
input SSIDataLatch_0_24 ;
input SSIDataLatch_0_16 ;
input SSIDataLatch_0_19 ;
input SSIDataLatch_0_17 ;
input SSIDataLatch_0_18 ;
input SSIDataLatch_0_15 ;
input SSIDataLatch_0_6 ;
input SSIDataLatch_0_21 ;
input SSIDataLatch_0_22 ;
input SSIDataLatch_0_5 ;
input SSIDataLatch_0_4 ;
input SSIDataLatch_0_29 ;
input SSIDataLatch_0_23 ;
input QuadA1DataOut_2_d0 ;
input QuadA1DataOut_4 ;
input QuadA1DataOut_1_d0 ;
input QuadA1DataOut_19 ;
input QuadA1DataOut_0 ;
input QuadA1DataOut_3 ;
input QuadA1DataOut_5 ;
input QuadA1DataOut_23 ;
input QuadA1DataOut_8 ;
input QuadA1DataOut_10 ;
input QuadA1DataOut_9 ;
input QuadA1DataOut_11 ;
input QuadA1DataOut_6 ;
input QuadA1DataOut_14 ;
input QuadA1DataOut_13 ;
input controlIoDataOut_3 ;
input controlIoDataOut_0 ;
input controlIoDataOut_2 ;
output un1_discoverIdDataOut_8_0 ;
input [17:1] wdtDataOut ;
input [17:15] Exp1QuadDataOut_2 ;
input [30:1] d8DataOut_m6 ;
input DataOut_3 ;
input DataOut_9 ;
input DataOut_0 ;
input DataOut_8 ;
input DataOut_7 ;
input Exp2QuadDataOut_2_0 ;
input Exp2QuadDataOut_2_4 ;
input Exp2QuadDataOut_m_0 ;
output Exp3QuadDataOut_m_17 ;
input Exp3QuadDataOut_m_0 ;
input QuadA0DataOut_m_0 ;
input [30:1] FPGAProgDOut ;
input QuadA0DataOut_2_0 ;
input QuadA0DataOut_2_5 ;
input QuadA0DataOut_2_6 ;
input un1_discoverIdDataOut_4_0 ;
input Exp0QuadDataOut_2_5 ;
input Exp0QuadDataOut_2_6 ;
input Exp0QuadDataOut_2_1 ;
input Exp0QuadDataOut_2_2 ;
input Exp0QuadDataOut_2_0 ;
input Exp0QuadDataOut_2_8 ;
input QuadA0DataOut_3 ;
input QuadA0DataOut_5 ;
input QuadA0DataOut_4 ;
input QuadA0DataOut_0 ;
input QuadA0DataOut_19 ;
input QuadA0DataOut_8 ;
input QuadA0DataOut_6 ;
input QuadA0DataOut_10 ;
input QuadA0DataOut_9 ;
input QuadA0DataOut_11 ;
input QuadA0DataOut_13 ;
input QuadA0DataOut_15 ;
input QuadA0DataOut_12 ;
input QuadA0DataOut_1_d0 ;
input Exp0QuadDataOut_19 ;
input Exp0QuadDataOut_3 ;
input Exp0QuadDataOut_5 ;
input Exp0QuadDataOut_4 ;
input Exp0QuadDataOut_0 ;
input Exp0QuadDataOut_2_d0 ;
input Exp0QuadDataOut_11 ;
input [30:1] latencyDataOut ;
input Exp3QuadDataOut_19 ;
input Exp3QuadDataOut_1_d0 ;
input Exp3QuadDataOut_3 ;
input Exp3QuadDataOut_18 ;
input Exp3QuadDataOut_4 ;
input Exp3QuadDataOut_0 ;
input Exp3QuadDataOut_17 ;
input DataOut0_3 ;
input DataOut0_1 ;
input DataOut0_8 ;
input DataOut0_12 ;
input DataOut0_6 ;
input DataOut0_4 ;
input DataOut0_0 ;
input DataOut0_13 ;
input DataOut0_14 ;
input DataOut1_3 ;
input DataOut1_1 ;
input DataOut1_8 ;
input DataOut1_12 ;
input DataOut1_6 ;
input DataOut1_4 ;
input DataOut1_0 ;
input DataOut1_13 ;
input DataOut1_14 ;
input AnlgDATA_m_0_0 ;
input [14:6] QuadDataOut_1_m2_1 ;
input [14:6] QuadDataOut_1_m4_1 ;
input QuadDataOut_1_m2_2_6 ;
input QuadDataOut_1_m2_2_7 ;
input QuadDataOut_1_m2_2_0 ;
input QuadDataOut_1_m4_2_6 ;
input QuadDataOut_1_m4_2_7 ;
input QuadDataOut_1_m4_2_0 ;
input Exp3QuadDataOut_1_0 ;
input Exp1QuadDataOut_0 ;
input Exp1QuadDataOut_1_d0 ;
input Exp1QuadDataOut_3 ;
input Exp1QuadDataOut_4 ;
input Exp1QuadDataOut_8 ;
input Exp1QuadDataOut_10 ;
input Exp1QuadDataOut_9 ;
input Exp2QuadDataOut_19 ;
input Exp2QuadDataOut_3 ;
input Exp2QuadDataOut_4 ;
input Exp2QuadDataOut_15 ;
input Exp2QuadDataOut_0 ;
input Exp2QuadDataOut_17 ;
input QuadDataOut_1_m3_0_0 ;
input QuadDataOut_1_m4_0_12 ;
input QuadDataOut_1_m4_0_5 ;
input QuadDataOut_1_m4_0_11 ;
input QuadDataOut_1_m4_0_4 ;
input QuadDataOut_1_m4_0_8 ;
input QuadDataOut_1_m4_0_10 ;
input QuadDataOut_1_m4_0_9 ;
input QuadDataOut_1_m4_0_7 ;
input QuadDataOut_1_m4_0_0 ;
input [14:6] QuadDataOut_1_m2_0 ;
input Exp2QuadDataOut_1_0 ;
output Exp1QuadDataOut_m_18 ;
input Exp1QuadDataOut_m_0 ;
input QuadA1DataOut_2_4 ;
input QuadA1DataOut_2_5 ;
input QuadA1DataOut_2_0 ;
input QuadA1DataOut_2_12 ;
input QuadA1DataOut_2_3 ;
output Exp0QuadDataOut_m_0 ;
input Exp1QuadDataOut_1_0 ;
input Exp0QuadDataOut_1_0 ;
input Exp0LED_0 ;
input expLedDataOut_1_m6_0 ;
input [15:6] QuadDataOut_1_m2 ;
input QuadDataOut_1_m4_12 ;
input QuadDataOut_1_m4_5 ;
input QuadDataOut_1_m4_8 ;
input QuadDataOut_1_m4_9 ;
input QuadDataOut_1_m4_11 ;
input QuadDataOut_1_m4_7 ;
input QuadDataOut_1_m4_0_d0 ;
input QuadDataOut_1_m4_4 ;
input QuadDataOut_1_m4_10 ;
input QuadDataOut_1_m3_13 ;
input QuadDataOut_1_m3_0_d0 ;
input QuadA0DataOut_1_0 ;
input QuadA1DataOut_1_2 ;
input QuadA1DataOut_1_0 ;
input cpuLedDataOut_0 ;
input [30:1] SSIDataLatch ;
input [16:1] discoverIdDataOut ;
input [19:5] MDTPosition_0 ;
input mdtSimpDataOut1_m_0_d0 ;
input expLedDataOut_0 ;
input TransducerSelect_1_3 ;
input TransducerSelect_1_0 ;
input DataLength_0_0 ;
input ClockRate_0_0 ;
input ssiDataOut1_m_0_28 ;
output ssiDataOut1_m_0_5 ;
input ssiDataOut1_m_0_0 ;
input serialMemDataOut_0 ;
input serialMemDataOut_23 ;
input serialMemDataOut_17 ;
input serialMemDataOut_2 ;
input serialMemDataOut_6 ;
input serialMemDataOut_14 ;
input serialMemDataOut_1 ;
input serialMemDataOut_13 ;
input serialMemDataOut_15 ;
input serialMemDataOut_12 ;
input serialMemDataOut_19 ;
input serialMemDataOut_21 ;
input serialMemDataOut_22 ;
input serialMemDataOut_5 ;
input serialMemDataOut_18 ;
input serialMemDataOut_16 ;
input serialMemDataOut_3 ;
input serialMemDataOut_4 ;
input d8DataOut_0 ;
input QuadA1DataOut_m_0 ;
input [7:1] D8InputReg0 ;
input ExpDIO8DinRead_0 ;
input [5:2] DataLength ;
input [1:0] ClockRate ;
input TransducerSelect_0_4 ;
input TransducerSelect_0_5 ;
input TransducerSelect_0_3 ;
input TransducerSelect_0_0 ;
output ssiDataOut0_m_0_5 ;
input ssiDataOut0_m_0_28 ;
input ssiDataOut0_m_0_0 ;
input d8DataOut_m2_8 ;
input d8DataOut_m2_0 ;
input d8DataOut_m5_8 ;
input d8DataOut_m5_0 ;
input [2:0] LoopTime ;
input mdtSimpDataOut1_m_0_0 ;
input mdtSimpDataOut1_m_0_8 ;
input mdtSimpDataOut0_m_0_0 ;
input mdtSimpDataOut0_m_0_8 ;
input ExtADDR_c_7 ;
input ExtADDR_c_1 ;
input ExtADDR_c_0 ;
input [10:9] ControlID ;
input SSISelect_0 ;
output AnlgDATA_m_0_d0 ;
output MDTPosition_0_d0 ;
input [6:0] DATA_in ;
output SSI_Data_i_0 ;
output SSI_Data_0 ;
input un425_data ;
input un1_data_17 ;
input BankSelect ;
input QuadDataOut_1_17_3 ;
input QuadDataOut_1_13_0 ;
output N_1527_i ;
input un18_anlgdata_0_o2 ;
input QuadDataOut_1_21 ;
input QuadDataOut_1_1_1 ;
input QuadDataOut_1_5_2 ;
input QuadDataOut_1_2_4 ;
input QuadDataOut_1_9_2 ;
input QuadDataOut_1_sm3_3 ;
input N_222 ;
output un614_data ;
input N_878_i ;
input un136_data_i ;
input DLL_LOCK ;
input QuadDataOut_1_1_0 ;
input QuadDataOut_1_5_1 ;
input QuadDataOut_1_9_1 ;
input QuadDataOut_1_2_3 ;
input QuadDataOut_1_17_2 ;
input QuadDataOut_1_sm3_2 ;
output N_2197 ;
input QuadDataOut_1_1 ;
input QuadDataOut_1_29 ;
input QuadDataOut_1_5_0 ;
input QuadDataOut_1_33 ;
input QuadDataOut_1_25 ;
input QuadDataOut_1_5 ;
input QuadDataOut_1_9_0 ;
input QuadDataOut_1_2_2 ;
input QuadDataOut_1_13 ;
input QuadDataOut_1_2_0 ;
input QuadDataOut_1_17_1 ;
input un1_expleddataout_0 ;
input N_235 ;
input QuadDataOut_1_41 ;
input QuadDataOut_1_45 ;
input N_1953 ;
input QuadDataOut_1_61 ;
input QuadDataOut_1_17_0 ;
input QuadDataOut_1_2 ;
input QuadDataOut_1_73_0 ;
input QuadDataOut_1_2_1 ;
input QuadDataOut_1_sm3_1 ;
input un474_data ;
input un152_data ;
input N_223_0 ;
input N_230 ;
input N_228 ;
input N_229 ;
input N_224_0 ;
input N_227_0 ;
input QuadDataOut_1_17 ;
input QuadDataOut_1_9 ;
input QuadDataOut_1_10 ;
input QuadDataOut_1_73 ;
input QuadDataOut_1_sm3_0 ;
input DataValid_2 ;
input NoXducer_1 ;
input N_270_0 ;
input N_223 ;
input un159_data ;
input N_224 ;
input N_227 ;
input DataValid_1_1z ;
input N_239 ;
input un170_data ;
input N_271 ;
input un1_CPUConfigRead ;
input un1_data_6 ;
input N_272 ;
input DataValid_0_1z ;
input NoXducer_0 ;
input un1_data_2 ;
input un1_data_1 ;
input CounterOverFlow_0 ;
input un3_mdtsimpdataout_i_0 ;
input un10_mdtsimpdataout_i_0 ;
input N_440_i ;
input un205_data ;
input un185_data ;
input N_1958 ;
input CPULEDRead_i_1 ;
input N_1144 ;
input un177_data ;
input N_1544 ;
input N_1502 ;
output N_1040 ;
input N_1904 ;
output MDT_SSIConfigWrite0 ;
input un155_data ;
input un164_data ;
input N_1898 ;
input N_1027 ;
input un10_mdtsimpdataout_i ;
output N_269 ;
output un9_data_1z ;
input QuadDataOut_1_sm3 ;
input un1_data_9 ;
input Exp2LEDRead ;
input Exp3LEDRead ;
output N_320 ;
input N_1541 ;
output un1_data_13_1z ;
input FPGAIDRead ;
output un7_data_i ;
input Expansion4IDRead ;
output un3_mdtsimpdataout_i ;
input FPGAProgrammedRead ;
input un156_data ;
input WDTConfigRead ;
input SysRESET ;
output N_1096 ;
input Axis0LEDConfigWrite ;
input MDT_SSIPositionRead1 ;
output un1_data_11_1z ;
input N_1098 ;
input un100_data_i ;
input un2_ssidataout_i_0 ;
input MDT_SSIStatusRead0 ;
input un228_data ;
input un269_data ;
output un254_data_1z ;
input un2_ssidataout_i ;
output un1_data_12_1z ;
input N_1951 ;
input Exp1LEDRead ;
input Exp0LEDRead ;
input un112_data_i ;
output FPGAIDRead_m ;
output un1_data_15_1z ;
input H1_CLK_i ;
input H1_CLK90 ;
input M_AX0_RET_DATA_c ;
input H1_CLK90_i ;
input SynchedTick60 ;
input MDT_SSIPositionRead0 ;
output M_AX0_MDT_INT ;
input H1_CLK ;
input SysRESET_i ;
input H1_CLKWR_c ;
wire un1_discoverIdDataOut_0_iv_0_0 ;
wire un1_discoverIdDataOut_iv_0 ;
wire SSIDataLatch_0_28 ;
wire SSIDataLatch_0_26 ;
wire SSIDataLatch_0_3 ;
wire SSIDataLatch_0_14 ;
wire SSIDataLatch_0_12 ;
wire SSIDataLatch_0_0 ;
wire SSIDataLatch_0_24 ;
wire SSIDataLatch_0_16 ;
wire SSIDataLatch_0_19 ;
wire SSIDataLatch_0_17 ;
wire SSIDataLatch_0_18 ;
wire SSIDataLatch_0_15 ;
wire SSIDataLatch_0_6 ;
wire SSIDataLatch_0_21 ;
wire SSIDataLatch_0_22 ;
wire SSIDataLatch_0_5 ;
wire SSIDataLatch_0_4 ;
wire SSIDataLatch_0_29 ;
wire SSIDataLatch_0_23 ;
wire QuadA1DataOut_2_d0 ;
wire QuadA1DataOut_4 ;
wire QuadA1DataOut_1_d0 ;
wire QuadA1DataOut_19 ;
wire QuadA1DataOut_0 ;
wire QuadA1DataOut_3 ;
wire QuadA1DataOut_5 ;
wire QuadA1DataOut_23 ;
wire QuadA1DataOut_8 ;
wire QuadA1DataOut_10 ;
wire QuadA1DataOut_9 ;
wire QuadA1DataOut_11 ;
wire QuadA1DataOut_6 ;
wire QuadA1DataOut_14 ;
wire QuadA1DataOut_13 ;
wire controlIoDataOut_3 ;
wire controlIoDataOut_0 ;
wire controlIoDataOut_2 ;
wire un1_discoverIdDataOut_8_0 ;
wire DataOut_3 ;
wire DataOut_9 ;
wire DataOut_0 ;
wire DataOut_8 ;
wire DataOut_7 ;
wire Exp2QuadDataOut_2_0 ;
wire Exp2QuadDataOut_2_4 ;
wire Exp2QuadDataOut_m_0 ;
wire Exp3QuadDataOut_m_17 ;
wire Exp3QuadDataOut_m_0 ;
wire QuadA0DataOut_m_0 ;
wire QuadA0DataOut_2_0 ;
wire QuadA0DataOut_2_5 ;
wire QuadA0DataOut_2_6 ;
wire un1_discoverIdDataOut_4_0 ;
wire Exp0QuadDataOut_2_5 ;
wire Exp0QuadDataOut_2_6 ;
wire Exp0QuadDataOut_2_1 ;
wire Exp0QuadDataOut_2_2 ;
wire Exp0QuadDataOut_2_0 ;
wire Exp0QuadDataOut_2_8 ;
wire QuadA0DataOut_3 ;
wire QuadA0DataOut_5 ;
wire QuadA0DataOut_4 ;
wire QuadA0DataOut_0 ;
wire QuadA0DataOut_19 ;
wire QuadA0DataOut_8 ;
wire QuadA0DataOut_6 ;
wire QuadA0DataOut_10 ;
wire QuadA0DataOut_9 ;
wire QuadA0DataOut_11 ;
wire QuadA0DataOut_13 ;
wire QuadA0DataOut_15 ;
wire QuadA0DataOut_12 ;
wire QuadA0DataOut_1_d0 ;
wire Exp0QuadDataOut_19 ;
wire Exp0QuadDataOut_3 ;
wire Exp0QuadDataOut_5 ;
wire Exp0QuadDataOut_4 ;
wire Exp0QuadDataOut_0 ;
wire Exp0QuadDataOut_2_d0 ;
wire Exp0QuadDataOut_11 ;
wire Exp3QuadDataOut_19 ;
wire Exp3QuadDataOut_1_d0 ;
wire Exp3QuadDataOut_3 ;
wire Exp3QuadDataOut_18 ;
wire Exp3QuadDataOut_4 ;
wire Exp3QuadDataOut_0 ;
wire Exp3QuadDataOut_17 ;
wire DataOut0_3 ;
wire DataOut0_1 ;
wire DataOut0_8 ;
wire DataOut0_12 ;
wire DataOut0_6 ;
wire DataOut0_4 ;
wire DataOut0_0 ;
wire DataOut0_13 ;
wire DataOut0_14 ;
wire DataOut1_3 ;
wire DataOut1_1 ;
wire DataOut1_8 ;
wire DataOut1_12 ;
wire DataOut1_6 ;
wire DataOut1_4 ;
wire DataOut1_0 ;
wire DataOut1_13 ;
wire DataOut1_14 ;
wire AnlgDATA_m_0_0 ;
wire QuadDataOut_1_m2_2_6 ;
wire QuadDataOut_1_m2_2_7 ;
wire QuadDataOut_1_m2_2_0 ;
wire QuadDataOut_1_m4_2_6 ;
wire QuadDataOut_1_m4_2_7 ;
wire QuadDataOut_1_m4_2_0 ;
wire Exp3QuadDataOut_1_0 ;
wire Exp1QuadDataOut_0 ;
wire Exp1QuadDataOut_1_d0 ;
wire Exp1QuadDataOut_3 ;
wire Exp1QuadDataOut_4 ;
wire Exp1QuadDataOut_8 ;
wire Exp1QuadDataOut_10 ;
wire Exp1QuadDataOut_9 ;
wire Exp2QuadDataOut_19 ;
wire Exp2QuadDataOut_3 ;
wire Exp2QuadDataOut_4 ;
wire Exp2QuadDataOut_15 ;
wire Exp2QuadDataOut_0 ;
wire Exp2QuadDataOut_17 ;
wire QuadDataOut_1_m3_0_0 ;
wire QuadDataOut_1_m4_0_12 ;
wire QuadDataOut_1_m4_0_5 ;
wire QuadDataOut_1_m4_0_11 ;
wire QuadDataOut_1_m4_0_4 ;
wire QuadDataOut_1_m4_0_8 ;
wire QuadDataOut_1_m4_0_10 ;
wire QuadDataOut_1_m4_0_9 ;
wire QuadDataOut_1_m4_0_7 ;
wire QuadDataOut_1_m4_0_0 ;
wire Exp2QuadDataOut_1_0 ;
wire Exp1QuadDataOut_m_18 ;
wire Exp1QuadDataOut_m_0 ;
wire QuadA1DataOut_2_4 ;
wire QuadA1DataOut_2_5 ;
wire QuadA1DataOut_2_0 ;
wire QuadA1DataOut_2_12 ;
wire QuadA1DataOut_2_3 ;
wire Exp0QuadDataOut_m_0 ;
wire Exp1QuadDataOut_1_0 ;
wire Exp0QuadDataOut_1_0 ;
wire Exp0LED_0 ;
wire expLedDataOut_1_m6_0 ;
wire QuadDataOut_1_m4_12 ;
wire QuadDataOut_1_m4_5 ;
wire QuadDataOut_1_m4_8 ;
wire QuadDataOut_1_m4_9 ;
wire QuadDataOut_1_m4_11 ;
wire QuadDataOut_1_m4_7 ;
wire QuadDataOut_1_m4_0_d0 ;
wire QuadDataOut_1_m4_4 ;
wire QuadDataOut_1_m4_10 ;
wire QuadDataOut_1_m3_13 ;
wire QuadDataOut_1_m3_0_d0 ;
wire QuadA0DataOut_1_0 ;
wire QuadA1DataOut_1_2 ;
wire QuadA1DataOut_1_0 ;
wire cpuLedDataOut_0 ;
wire mdtSimpDataOut1_m_0_d0 ;
wire expLedDataOut_0 ;
wire TransducerSelect_1_3 ;
wire TransducerSelect_1_0 ;
wire DataLength_0_0 ;
wire ClockRate_0_0 ;
wire ssiDataOut1_m_0_28 ;
wire ssiDataOut1_m_0_5 ;
wire ssiDataOut1_m_0_0 ;
wire serialMemDataOut_0 ;
wire serialMemDataOut_23 ;
wire serialMemDataOut_17 ;
wire serialMemDataOut_2 ;
wire serialMemDataOut_6 ;
wire serialMemDataOut_14 ;
wire serialMemDataOut_1 ;
wire serialMemDataOut_13 ;
wire serialMemDataOut_15 ;
wire serialMemDataOut_12 ;
wire serialMemDataOut_19 ;
wire serialMemDataOut_21 ;
wire serialMemDataOut_22 ;
wire serialMemDataOut_5 ;
wire serialMemDataOut_18 ;
wire serialMemDataOut_16 ;
wire serialMemDataOut_3 ;
wire serialMemDataOut_4 ;
wire d8DataOut_0 ;
wire QuadA1DataOut_m_0 ;
wire ExpDIO8DinRead_0 ;
wire TransducerSelect_0_4 ;
wire TransducerSelect_0_5 ;
wire TransducerSelect_0_3 ;
wire TransducerSelect_0_0 ;
wire ssiDataOut0_m_0_5 ;
wire ssiDataOut0_m_0_28 ;
wire ssiDataOut0_m_0_0 ;
wire d8DataOut_m2_8 ;
wire d8DataOut_m2_0 ;
wire d8DataOut_m5_8 ;
wire d8DataOut_m5_0 ;
wire mdtSimpDataOut1_m_0_0 ;
wire mdtSimpDataOut1_m_0_8 ;
wire mdtSimpDataOut0_m_0_0 ;
wire mdtSimpDataOut0_m_0_8 ;
wire ExtADDR_c_7 ;
wire ExtADDR_c_1 ;
wire ExtADDR_c_0 ;
wire SSISelect_0 ;
wire AnlgDATA_m_0_d0 ;
wire MDTPosition_0_d0 ;
wire SSI_Data_i_0 ;
wire SSI_Data_0 ;
wire un425_data ;
wire un1_data_17 ;
wire BankSelect ;
wire QuadDataOut_1_17_3 ;
wire QuadDataOut_1_13_0 ;
wire N_1527_i ;
wire un18_anlgdata_0_o2 ;
wire QuadDataOut_1_21 ;
wire QuadDataOut_1_1_1 ;
wire QuadDataOut_1_5_2 ;
wire QuadDataOut_1_2_4 ;
wire QuadDataOut_1_9_2 ;
wire QuadDataOut_1_sm3_3 ;
wire N_222 ;
wire un614_data ;
wire N_878_i ;
wire un136_data_i ;
wire DLL_LOCK ;
wire QuadDataOut_1_1_0 ;
wire QuadDataOut_1_5_1 ;
wire QuadDataOut_1_9_1 ;
wire QuadDataOut_1_2_3 ;
wire QuadDataOut_1_17_2 ;
wire QuadDataOut_1_sm3_2 ;
wire N_2197 ;
wire QuadDataOut_1_1 ;
wire QuadDataOut_1_29 ;
wire QuadDataOut_1_5_0 ;
wire QuadDataOut_1_33 ;
wire QuadDataOut_1_25 ;
wire QuadDataOut_1_5 ;
wire QuadDataOut_1_9_0 ;
wire QuadDataOut_1_2_2 ;
wire QuadDataOut_1_13 ;
wire QuadDataOut_1_2_0 ;
wire QuadDataOut_1_17_1 ;
wire un1_expleddataout_0 ;
wire N_235 ;
wire QuadDataOut_1_41 ;
wire QuadDataOut_1_45 ;
wire N_1953 ;
wire QuadDataOut_1_61 ;
wire QuadDataOut_1_17_0 ;
wire QuadDataOut_1_2 ;
wire QuadDataOut_1_73_0 ;
wire QuadDataOut_1_2_1 ;
wire QuadDataOut_1_sm3_1 ;
wire un474_data ;
wire un152_data ;
wire N_223_0 ;
wire N_230 ;
wire N_228 ;
wire N_229 ;
wire N_224_0 ;
wire N_227_0 ;
wire QuadDataOut_1_17 ;
wire QuadDataOut_1_9 ;
wire QuadDataOut_1_10 ;
wire QuadDataOut_1_73 ;
wire QuadDataOut_1_sm3_0 ;
wire DataValid_2 ;
wire NoXducer_1 ;
wire N_270_0 ;
wire N_223 ;
wire un159_data ;
wire N_224 ;
wire N_227 ;
wire DataValid_1_1z ;
wire N_239 ;
wire un170_data ;
wire N_271 ;
wire un1_CPUConfigRead ;
wire un1_data_6 ;
wire N_272 ;
wire DataValid_0_1z ;
wire NoXducer_0 ;
wire un1_data_2 ;
wire un1_data_1 ;
wire CounterOverFlow_0 ;
wire un3_mdtsimpdataout_i_0 ;
wire un10_mdtsimpdataout_i_0 ;
wire N_440_i ;
wire un205_data ;
wire un185_data ;
wire N_1958 ;
wire CPULEDRead_i_1 ;
wire N_1144 ;
wire un177_data ;
wire N_1544 ;
wire N_1502 ;
wire N_1040 ;
wire N_1904 ;
wire MDT_SSIConfigWrite0 ;
wire un155_data ;
wire un164_data ;
wire N_1898 ;
wire N_1027 ;
wire un10_mdtsimpdataout_i ;
wire N_269 ;
wire un9_data_1z ;
wire QuadDataOut_1_sm3 ;
wire un1_data_9 ;
wire Exp2LEDRead ;
wire Exp3LEDRead ;
wire N_320 ;
wire N_1541 ;
wire un1_data_13_1z ;
wire FPGAIDRead ;
wire un7_data_i ;
wire Expansion4IDRead ;
wire un3_mdtsimpdataout_i ;
wire FPGAProgrammedRead ;
wire un156_data ;
wire WDTConfigRead ;
wire SysRESET ;
wire N_1096 ;
wire Axis0LEDConfigWrite ;
wire MDT_SSIPositionRead1 ;
wire un1_data_11_1z ;
wire N_1098 ;
wire un100_data_i ;
wire un2_ssidataout_i_0 ;
wire MDT_SSIStatusRead0 ;
wire un228_data ;
wire un269_data ;
wire un254_data_1z ;
wire un2_ssidataout_i ;
wire un1_data_12_1z ;
wire N_1951 ;
wire Exp1LEDRead ;
wire Exp0LEDRead ;
wire un112_data_i ;
wire FPGAIDRead_m ;
wire un1_data_15_1z ;
wire H1_CLK_i ;
wire H1_CLK90 ;
wire M_AX0_RET_DATA_c ;
wire H1_CLK90_i ;
wire SynchedTick60 ;
wire MDT_SSIPositionRead0 ;
wire M_AX0_MDT_INT ;
wire H1_CLK ;
wire SysRESET_i ;
wire H1_CLKWR_c ;
wire [11:0] Delay_Z;
wire [10:0] Delay_s;
wire [17:0] CountRA_Z;
wire [16:0] CountRA_s;
wire [4:0] State_Z;
wire [1:1] State_i;
wire [1:0] TransducerSelect;
wire [6:2] TransducerSelect_Z;
wire [17:17] CountRA_s_Z;
wire [11:11] Delay_s_Z;
wire [5:5] State_i_Z;
wire [4:4] State_nss;
wire [19:0] MDTPosition_Z;
wire [19:1] MDTPosition_1_Z;
wire [2:0] Edge_Z;
wire [3:1] RisingB_Z;
wire [3:1] FallingA_Z;
wire [3:1] FallingB_Z;
wire [1:1] LeadingCount_Z;
wire [1:0] LeadingCountDecode;
wire [1:0] TrailingCount_Z;
wire [1:0] TrailingCountDecode;
wire [3:2] RisingA_Z;
wire [10:1] Delay_cry_Z;
wire [10:1] Delay_cry_Y_0;
wire [11:11] Delay_s_FCO_0;
wire [11:11] Delay_s_Y_0;
wire [16:1] CountRA_cry_Z;
wire [16:1] CountRA_cry_Y_0;
wire [17:17] CountRA_s_FCO_0;
wire [17:17] CountRA_s_Y_0;
wire [20:20] un1_discoverIdDataOut_7;
wire [30:6] un1_discoverIdDataOut_0_iv_0_Z;
wire [26:1] ssiDataOut1_m;
wire [24:22] FPGAProgDOut_m;
wire [20:20] un1_discoverIdDataOut_0_iv_7_1_Z;
wire [25:6] Exp1QuadDataOut_m;
wire [23:17] QuadA1DataOut_m;
wire [0:0] State_nss_i_i_a3_0_2_Z;
wire [27:25] mdtSimpDataOut0_m_0;
wire [0:0] State_nss_i_i_0_Z;
wire [0:0] State_nss_i_i_1_Z;
wire [1:1] un1_discoverIdDataOut_iv_6_Z;
wire [24:24] un1_discoverIdDataOut_0_iv_0_0_Z;
wire [30:4] un1_discoverIdDataOut_0_iv_3_Z;
wire [27:5] mdtSimpDataOut1_m;
wire [3:2] mdtSimpDataOut0_m;
wire [30:2] un1_discoverIdDataOut_0_iv_5_Z;
wire [30:4] un1_discoverIdDataOut_0_iv_1_Z;
wire [29:2] un1_discoverIdDataOut_0_iv_4_Z;
wire [29:4] un1_discoverIdDataOut_0_iv_6_Z;
wire [1:1] un1_discoverIdDataOut_iv_3_Z;
wire [26:1] d8DataOut_m;
wire [25:1] ssiDataOut0_m;
wire [29:2] un1_discoverIdDataOut_0_iv_2_Z;
wire [27:2] un1_discoverIdDataOut_0_iv_8_Z;
wire [25:2] un1_discoverIdDataOut_0_iv_7_Z;
wire [19:2] un1_discoverIdDataOut_0_iv_11_Z;
wire [1:1] un1_discoverIdDataOut_iv_4_Z;
wire [1:1] un1_discoverIdDataOut_iv_1_Z;
wire [16:2] Exp0QuadDataOut_m;
wire [2:1] expLedDataOut_m;
wire [15:3] un1_discoverIdDataOut_0_iv_12_Z;
wire [19:3] un1_discoverIdDataOut_0_iv_10_Z;
wire [1:1] un1_discoverIdDataOut_iv_10_Z;
wire [25:15] QuadA0DataOut_m;
wire [17:2] un1_discoverIdDataOut_0_iv_13_Z;
wire [1:1] un1_discoverIdDataOut_iv_7_Z;
wire [25:2] un1_discoverIdDataOut_0_iv_9_Z;
wire [28:28] un1_discoverIdDataOut_0_iv_8_1_Z;
wire [25:2] Exp2QuadDataOut_m;
wire [1:1] un1_discoverIdDataOut_iv_8_Z;
wire [25:2] Exp3QuadDataOut_m;
wire [1:1] un1_discoverIdDataOut_iv_5_Z;
wire [14:1] AnlgDATA_m;
wire [1:1] un1_discoverIdDataOut_iv_15_Z;
wire [1:1] un1_discoverIdDataOut_iv_14_Z;
wire [5:5] un1_discoverIdDataOut_0_iv_15_Z;
wire [16:16] un1_discoverIdDataOut_0_iv_14_Z;
wire ClearCounter_Z ;
wire ClearCounter_i ;
wire VCC ;
wire ParamWrite_or ;
wire GND ;
wire CounterOverFlowRetrigger_Z ;
wire State_1_sqmuxa ;
wire N_42_i ;
wire RetPulseDelayEnable_Z ;
wire N_105_i ;
wire N_126_i ;
wire StartInterrogation_Z ;
wire StartInterrogation_1 ;
wire N_4_0_i ;
wire SendInterrogationPulse_Z ;
wire N_127_i ;
wire RisingACountEnableLatch_RNISISC_Z ;
wire CountRAe ;
wire un17_retpulsedelayenable_RNI7JAM_Z ;
wire Delaye ;
wire State ;
wire State_0 ;
wire DelayCountEnable_Z ;
wire N_103_i ;
wire RisingACountEnablePipe_Z ;
wire RisingACountEnablePipe_RNO_Z ;
wire RisingACountDisablePipe_Z ;
wire N_55_mux_i ;
wire RisingACountEnableLatch_1_Z ;
wire MDTRead1_Z ;
wire MDTRead_Z ;
wire PWMMagnetFaultLatch_Z ;
wire PWMMagnetFaultLatch_1_Z ;
wire N_21_0 ;
wire N_97_i ;
wire CounterOverFlow_Z ;
wire CounterOverFlow_1_0 ;
wire SetDataValid_Z ;
wire SetDataValid_1 ;
wire ClearCounter_2 ;
wire intCounterOverFlow_Z ;
wire intCounterOverFlowce_Z ;
wire intNoXducer_Z ;
wire intNoXducer_3 ;
wire NoXducer_Z ;
wire intDataValid_Z ;
wire intDataValid_2_0 ;
wire DataValid_Z ;
wire DataValid_1_0 ;
wire N_972_i ;
wire MDTPosition_1_axb_0_i ;
wire MDTPosition_1 ;
wire MDTPosition_1_cry_0_Z ;
wire MDTPosition_1_cry_0_S ;
wire MDTPosition_1_cry_0_Y ;
wire MDTPosition_1_cry_1_Z ;
wire MDTPosition_1_cry_1_Y ;
wire MDTPosition_1_cry_2_Z ;
wire MDTPosition_1_cry_2_Y ;
wire MDTPosition_1_cry_3_Z ;
wire MDTPosition_1_cry_3_Y ;
wire MDTPosition_1_cry_4_Z ;
wire MDTPosition_1_cry_4_Y ;
wire MDTPosition_1_cry_5_Z ;
wire MDTPosition_1_cry_5_Y ;
wire MDTPosition_1_cry_6_Z ;
wire MDTPosition_1_cry_6_Y ;
wire MDTPosition_1_cry_7_Z ;
wire MDTPosition_1_cry_7_Y ;
wire MDTPosition_1_cry_8_Z ;
wire MDTPosition_1_cry_8_Y ;
wire MDTPosition_1_cry_9_Z ;
wire MDTPosition_1_cry_9_Y ;
wire MDTPosition_1_cry_10_Z ;
wire MDTPosition_1_cry_10_Y ;
wire MDTPosition_1_cry_11_Z ;
wire MDTPosition_1_cry_11_Y ;
wire MDTPosition_1_cry_12_Z ;
wire MDTPosition_1_cry_12_Y ;
wire MDTPosition_1_cry_13_Z ;
wire MDTPosition_1_cry_13_Y ;
wire MDTPosition_1_cry_14_Z ;
wire MDTPosition_1_cry_14_Y ;
wire MDTPosition_1_cry_15_Z ;
wire MDTPosition_1_cry_15_Y ;
wire MDTPosition_1_cry_16_Z ;
wire MDTPosition_1_cry_16_Y ;
wire MDTPosition_1_cry_17_Z ;
wire MDTPosition_1_cry_17_Y ;
wire MDTPosition_1_s_19_FCO ;
wire MDTPosition_1_s_19_Y ;
wire MDTPosition_1_cry_18_Z ;
wire MDTPosition_1_cry_18_Y ;
wire Delay_s_1601_FCO ;
wire Delay_s_1601_S ;
wire Delay_s_1601_Y ;
wire CountRA_s_1602_FCO ;
wire CountRA_s_1602_S ;
wire CountRA_s_1602_Y ;
wire N_1942 ;
wire un1_data_14_i_1_0_Z ;
wire un124_data_i ;
wire un11_pwmmagnetfault_2_Z ;
wire N_30 ;
wire N_11 ;
wire N_47_i ;
wire N_109 ;
wire N_270 ;
wire N_275 ;
wire N_188 ;
wire N_274 ;
wire N_273 ;
wire RetPulseDelayEnable_1_sqmuxa_i_a2_5_Z ;
wire RetPulseDelayEnable_1_sqmuxa_i_a2_4_Z ;
wire delaydone_0_a3_5_Z ;
wire delaydone_0_a3_4_Z ;
wire N_1725 ;
wire N_19_0 ;
wire un11_pwmmagnetfault_3_Z ;
wire N_151_i ;
wire N_45 ;
wire delaydone ;
wire N_13_0 ;
wire N_1915 ;
wire un7_data_0_0_Z ;
wire un204_data_Z ;
wire N_1971 ;
wire N_31 ;
wire N_30_0 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
  CFG1 \Delay_RNO[0]  (
	.A(Delay_Z[0]),
	.Y(Delay_s[0])
);
defparam \Delay_RNO[0] .INIT=2'h1;
  CFG1 \CountRA_RNO[0]  (
	.A(CountRA_Z[0]),
	.Y(CountRA_s[0])
);
defparam \CountRA_RNO[0] .INIT=2'h1;
  CFG1 intCounterOverFlow_RNO (
	.A(State_Z[1]),
	.Y(State_i[1])
);
defparam intCounterOverFlow_RNO.INIT=2'h1;
  CFG1 \RisingA_RNICR36[1]  (
	.A(SSI_Data_0),
	.Y(SSI_Data_i_0)
);
defparam \RisingA_RNICR36[1] .INIT=2'h1;
  CFG1 ClearCounter_RNITJFA (
	.A(ClearCounter_Z),
	.Y(ClearCounter_i)
);
defparam ClearCounter_RNITJFA.INIT=2'h1;
// @26:178
  SLE \TransducerSelect_2[0]  (
	.Q(TransducerSelect[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect_2[1]  (
	.Q(TransducerSelect[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[2]  (
	.Q(TransducerSelect_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[3]  (
	.Q(TransducerSelect_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[4]  (
	.Q(TransducerSelect_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[5]  (
	.Q(TransducerSelect_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[6]  (
	.Q(TransducerSelect_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:196
  SLE CounterOverFlowRetrigger (
	.Q(CounterOverFlowRetrigger_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_1_sqmuxa),
	.EN(N_42_i),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:196
  SLE RetPulseDelayEnable (
	.Q(RetPulseDelayEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_105_i),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:196
  SLE StartInterrogation (
	.Q(StartInterrogation_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(StartInterrogation_1),
	.EN(N_4_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:196
  SLE SendInterrogationPulse (
	.Q(SendInterrogationPulse_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_Z[4]),
	.EN(N_127_i),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:349
  SLE \CountRA[0]  (
	.Q(CountRA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[0]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[1]  (
	.Q(CountRA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[1]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[2]  (
	.Q(CountRA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[2]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[3]  (
	.Q(CountRA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[3]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[4]  (
	.Q(CountRA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[4]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[5]  (
	.Q(CountRA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[5]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[6]  (
	.Q(CountRA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[6]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[7]  (
	.Q(CountRA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[7]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[8]  (
	.Q(CountRA_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[8]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[9]  (
	.Q(CountRA_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[9]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[10]  (
	.Q(CountRA_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[10]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[11]  (
	.Q(CountRA_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[11]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[12]  (
	.Q(CountRA_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[12]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[13]  (
	.Q(CountRA_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[13]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[14]  (
	.Q(CountRA_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[14]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[15]  (
	.Q(CountRA_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[15]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[16]  (
	.Q(CountRA_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[16]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[17]  (
	.Q(CountRA_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s_Z[17]),
	.EN(RisingACountEnableLatch_RNISISC_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
  CFG2 RisingACountEnableLatch_RNISISC (
	.A(ClearCounter_Z),
	.B(CountRAe),
	.Y(RisingACountEnableLatch_RNISISC_Z)
);
defparam RisingACountEnableLatch_RNISISC.INIT=4'hE;
// @26:288
  SLE \Delay[0]  (
	.Q(Delay_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[0]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[1]  (
	.Q(Delay_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[1]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[2]  (
	.Q(Delay_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[2]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[3]  (
	.Q(Delay_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[3]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[4]  (
	.Q(Delay_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[4]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[5]  (
	.Q(Delay_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[5]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[6]  (
	.Q(Delay_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[6]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[7]  (
	.Q(Delay_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[7]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[8]  (
	.Q(Delay_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[8]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[9]  (
	.Q(Delay_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[9]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[10]  (
	.Q(Delay_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[10]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[11]  (
	.Q(Delay_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s_Z[11]),
	.EN(un17_retpulsedelayenable_RNI7JAM_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
  CFG2 un17_retpulsedelayenable_RNI7JAM (
	.A(Delaye),
	.B(ClearCounter_Z),
	.Y(un17_retpulsedelayenable_RNI7JAM_Z)
);
defparam un17_retpulsedelayenable_RNI7JAM.INIT=4'hE;
// @26:196
  SLE \State[3]  (
	.Q(State_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[4]  (
	.Q(State_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:274
  SLE DelayCountEnable (
	.Q(M_AX0_MDT_INT),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DelayCountEnable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \State_i[5]  (
	.Q(State_i_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_103_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:338
  SLE RisingACountEnablePipe (
	.Q(RisingACountEnablePipe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingACountEnablePipe_RNO_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:338
  SLE RisingACountDisablePipe (
	.Q(RisingACountDisablePipe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_55_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:338
  SLE RisingACountEnableLatch (
	.Q(CountRAe),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingACountEnableLatch_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE MDTRead1 (
	.Q(MDTRead1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTRead_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE MDTRead (
	.Q(MDTRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDT_SSIPositionRead0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:313
  SLE PWMMagnetFaultLatch (
	.Q(PWMMagnetFaultLatch_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(PWMMagnetFaultLatch_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[0]  (
	.Q(State_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_21_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_nss[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[2]  (
	.Q(State_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_97_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE CounterOverFlow (
	.Q(CounterOverFlow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CounterOverFlow_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE SetDataValid (
	.Q(SetDataValid_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(SetDataValid_1),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE ClearCounter (
	.Q(ClearCounter_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(ClearCounter_2),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE intCounterOverFlow (
	.Q(intCounterOverFlow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_i[1]),
	.EN(intCounterOverFlowce_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE intNoXducer (
	.Q(intNoXducer_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intNoXducer_3),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE NoXducer (
	.Q(NoXducer_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intNoXducer_Z),
	.EN(SynchedTick60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE intDataValid (
	.Q(intDataValid_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intDataValid_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE DataValid (
	.Q(DataValid_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DataValid_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[6]  (
	.Q(MDTPosition_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[6]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[5]  (
	.Q(MDTPosition_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[5]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[4]  (
	.Q(MDTPosition_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[4]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[3]  (
	.Q(MDTPosition_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[3]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[2]  (
	.Q(MDTPosition_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[2]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[1]  (
	.Q(MDTPosition_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[1]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[0]  (
	.Q(MDTPosition_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_axb_0_i),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[19]  (
	.Q(MDTPosition_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[19]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[18]  (
	.Q(MDTPosition_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[18]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[17]  (
	.Q(MDTPosition_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[17]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[16]  (
	.Q(MDTPosition_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[16]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[15]  (
	.Q(MDTPosition_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[15]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[14]  (
	.Q(MDTPosition_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[14]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[13]  (
	.Q(MDTPosition_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[13]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[12]  (
	.Q(MDTPosition_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[12]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[11]  (
	.Q(MDTPosition_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[11]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[10]  (
	.Q(MDTPosition_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[10]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[9]  (
	.Q(MDTPosition_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[9]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[8]  (
	.Q(MDTPosition_0_d0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[8]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition[7]  (
	.Q(MDTPosition_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[7]),
	.EN(N_972_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:426
  SLE \Edge[2]  (
	.Q(Edge_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingB_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:426
  SLE \Edge[1]  (
	.Q(Edge_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(FallingA_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:426
  SLE \Edge[0]  (
	.Q(Edge_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(FallingB_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:417
  SLE \FallingB[3]  (
	.Q(FallingB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90_i),
	.D(FallingB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:417
  SLE \FallingB[2]  (
	.Q(FallingB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90_i),
	.D(FallingB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:417
  SLE \FallingB[1]  (
	.Q(FallingB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90_i),
	.D(M_AX0_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:381
  SLE \LeadingCount[1]  (
	.Q(LeadingCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(LeadingCountDecode[1]),
	.EN(RisingACountEnablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:381
  SLE \LeadingCount[0]  (
	.Q(MDTPosition_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(LeadingCountDecode[0]),
	.EN(RisingACountEnablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:391
  SLE \TrailingCount[1]  (
	.Q(TrailingCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(TrailingCountDecode[1]),
	.EN(RisingACountDisablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:391
  SLE \TrailingCount[0]  (
	.Q(TrailingCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(TrailingCountDecode[0]),
	.EN(RisingACountDisablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:409
  SLE \RisingB[3]  (
	.Q(RisingB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90),
	.D(RisingB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:409
  SLE \RisingB[2]  (
	.Q(RisingB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90),
	.D(RisingB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:409
  SLE \RisingB[1]  (
	.Q(RisingB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90),
	.D(M_AX0_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:401
  SLE \FallingA[3]  (
	.Q(FallingA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(FallingA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:401
  SLE \FallingA[2]  (
	.Q(FallingA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(FallingA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:401
  SLE \FallingA[1]  (
	.Q(FallingA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(M_AX0_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:321
  SLE \RisingA[3]  (
	.Q(RisingA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:321
  SLE \RisingA[2]  (
	.Q(RisingA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(SSI_Data_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:321
  SLE \RisingA[1]  (
	.Q(SSI_Data_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(M_AX0_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:436
  ARI1 MDTPosition_1_cry_0 (
	.FCO(MDTPosition_1_cry_0_Z),
	.S(MDTPosition_1_cry_0_S),
	.Y(MDTPosition_1_cry_0_Y),
	.B(TrailingCount_Z[0]),
	.C(GND),
	.D(GND),
	.A(MDTPosition_1),
	.FCI(VCC)
);
defparam MDTPosition_1_cry_0.INIT=20'h5AA55;
// @26:436
  ARI1 MDTPosition_1_cry_1 (
	.FCO(MDTPosition_1_cry_1_Z),
	.S(MDTPosition_1_Z[1]),
	.Y(MDTPosition_1_cry_1_Y),
	.B(TrailingCount_Z[1]),
	.C(GND),
	.D(GND),
	.A(LeadingCount_Z[1]),
	.FCI(MDTPosition_1_cry_0_Z)
);
defparam MDTPosition_1_cry_1.INIT=20'h5AA55;
// @26:436
  ARI1 MDTPosition_1_cry_2 (
	.FCO(MDTPosition_1_cry_2_Z),
	.S(MDTPosition_1_Z[2]),
	.Y(MDTPosition_1_cry_2_Y),
	.B(CountRA_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_1_Z)
);
defparam MDTPosition_1_cry_2.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_3 (
	.FCO(MDTPosition_1_cry_3_Z),
	.S(MDTPosition_1_Z[3]),
	.Y(MDTPosition_1_cry_3_Y),
	.B(CountRA_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_2_Z)
);
defparam MDTPosition_1_cry_3.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_4 (
	.FCO(MDTPosition_1_cry_4_Z),
	.S(MDTPosition_1_Z[4]),
	.Y(MDTPosition_1_cry_4_Y),
	.B(CountRA_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_3_Z)
);
defparam MDTPosition_1_cry_4.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_5 (
	.FCO(MDTPosition_1_cry_5_Z),
	.S(MDTPosition_1_Z[5]),
	.Y(MDTPosition_1_cry_5_Y),
	.B(CountRA_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_4_Z)
);
defparam MDTPosition_1_cry_5.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_6 (
	.FCO(MDTPosition_1_cry_6_Z),
	.S(MDTPosition_1_Z[6]),
	.Y(MDTPosition_1_cry_6_Y),
	.B(CountRA_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_5_Z)
);
defparam MDTPosition_1_cry_6.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_7 (
	.FCO(MDTPosition_1_cry_7_Z),
	.S(MDTPosition_1_Z[7]),
	.Y(MDTPosition_1_cry_7_Y),
	.B(CountRA_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_6_Z)
);
defparam MDTPosition_1_cry_7.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_8 (
	.FCO(MDTPosition_1_cry_8_Z),
	.S(MDTPosition_1_Z[8]),
	.Y(MDTPosition_1_cry_8_Y),
	.B(CountRA_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_7_Z)
);
defparam MDTPosition_1_cry_8.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_9 (
	.FCO(MDTPosition_1_cry_9_Z),
	.S(MDTPosition_1_Z[9]),
	.Y(MDTPosition_1_cry_9_Y),
	.B(CountRA_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_8_Z)
);
defparam MDTPosition_1_cry_9.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_10 (
	.FCO(MDTPosition_1_cry_10_Z),
	.S(MDTPosition_1_Z[10]),
	.Y(MDTPosition_1_cry_10_Y),
	.B(CountRA_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_9_Z)
);
defparam MDTPosition_1_cry_10.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_11 (
	.FCO(MDTPosition_1_cry_11_Z),
	.S(MDTPosition_1_Z[11]),
	.Y(MDTPosition_1_cry_11_Y),
	.B(CountRA_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_10_Z)
);
defparam MDTPosition_1_cry_11.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_12 (
	.FCO(MDTPosition_1_cry_12_Z),
	.S(MDTPosition_1_Z[12]),
	.Y(MDTPosition_1_cry_12_Y),
	.B(CountRA_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_11_Z)
);
defparam MDTPosition_1_cry_12.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_13 (
	.FCO(MDTPosition_1_cry_13_Z),
	.S(MDTPosition_1_Z[13]),
	.Y(MDTPosition_1_cry_13_Y),
	.B(CountRA_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_12_Z)
);
defparam MDTPosition_1_cry_13.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_14 (
	.FCO(MDTPosition_1_cry_14_Z),
	.S(MDTPosition_1_Z[14]),
	.Y(MDTPosition_1_cry_14_Y),
	.B(CountRA_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_13_Z)
);
defparam MDTPosition_1_cry_14.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_15 (
	.FCO(MDTPosition_1_cry_15_Z),
	.S(MDTPosition_1_Z[15]),
	.Y(MDTPosition_1_cry_15_Y),
	.B(CountRA_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_14_Z)
);
defparam MDTPosition_1_cry_15.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_16 (
	.FCO(MDTPosition_1_cry_16_Z),
	.S(MDTPosition_1_Z[16]),
	.Y(MDTPosition_1_cry_16_Y),
	.B(CountRA_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_15_Z)
);
defparam MDTPosition_1_cry_16.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_17 (
	.FCO(MDTPosition_1_cry_17_Z),
	.S(MDTPosition_1_Z[17]),
	.Y(MDTPosition_1_cry_17_Y),
	.B(CountRA_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_16_Z)
);
defparam MDTPosition_1_cry_17.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_s_19 (
	.FCO(MDTPosition_1_s_19_FCO),
	.S(MDTPosition_1_Z[19]),
	.Y(MDTPosition_1_s_19_Y),
	.B(CountRA_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_18_Z)
);
defparam MDTPosition_1_s_19.INIT=20'h45500;
// @26:436
  ARI1 MDTPosition_1_cry_18 (
	.FCO(MDTPosition_1_cry_18_Z),
	.S(MDTPosition_1_Z[18]),
	.Y(MDTPosition_1_cry_18_Y),
	.B(CountRA_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_17_Z)
);
defparam MDTPosition_1_cry_18.INIT=20'h65500;
// @26:288
  ARI1 Delay_s_1601 (
	.FCO(Delay_s_1601_FCO),
	.S(Delay_s_1601_S),
	.Y(Delay_s_1601_Y),
	.B(Delay_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Delay_s_1601.INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[1]  (
	.FCO(Delay_cry_Z[1]),
	.S(Delay_s[1]),
	.Y(Delay_cry_Y_0[1]),
	.B(Delay_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_s_1601_FCO)
);
defparam \Delay_cry[1] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[2]  (
	.FCO(Delay_cry_Z[2]),
	.S(Delay_s[2]),
	.Y(Delay_cry_Y_0[2]),
	.B(Delay_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[1])
);
defparam \Delay_cry[2] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[3]  (
	.FCO(Delay_cry_Z[3]),
	.S(Delay_s[3]),
	.Y(Delay_cry_Y_0[3]),
	.B(Delay_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[2])
);
defparam \Delay_cry[3] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[4]  (
	.FCO(Delay_cry_Z[4]),
	.S(Delay_s[4]),
	.Y(Delay_cry_Y_0[4]),
	.B(Delay_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[3])
);
defparam \Delay_cry[4] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[5]  (
	.FCO(Delay_cry_Z[5]),
	.S(Delay_s[5]),
	.Y(Delay_cry_Y_0[5]),
	.B(Delay_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[4])
);
defparam \Delay_cry[5] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[6]  (
	.FCO(Delay_cry_Z[6]),
	.S(Delay_s[6]),
	.Y(Delay_cry_Y_0[6]),
	.B(Delay_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[5])
);
defparam \Delay_cry[6] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[7]  (
	.FCO(Delay_cry_Z[7]),
	.S(Delay_s[7]),
	.Y(Delay_cry_Y_0[7]),
	.B(Delay_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[6])
);
defparam \Delay_cry[7] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[8]  (
	.FCO(Delay_cry_Z[8]),
	.S(Delay_s[8]),
	.Y(Delay_cry_Y_0[8]),
	.B(Delay_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[7])
);
defparam \Delay_cry[8] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[9]  (
	.FCO(Delay_cry_Z[9]),
	.S(Delay_s[9]),
	.Y(Delay_cry_Y_0[9]),
	.B(Delay_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[8])
);
defparam \Delay_cry[9] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_s[11]  (
	.FCO(Delay_s_FCO_0[11]),
	.S(Delay_s_Z[11]),
	.Y(Delay_s_Y_0[11]),
	.B(Delay_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[10])
);
defparam \Delay_s[11] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[10]  (
	.FCO(Delay_cry_Z[10]),
	.S(Delay_s[10]),
	.Y(Delay_cry_Y_0[10]),
	.B(Delay_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[9])
);
defparam \Delay_cry[10] .INIT=20'h4AA00;
// @26:349
  ARI1 CountRA_s_1602 (
	.FCO(CountRA_s_1602_FCO),
	.S(CountRA_s_1602_S),
	.Y(CountRA_s_1602_Y),
	.B(CountRA_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam CountRA_s_1602.INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[1]  (
	.FCO(CountRA_cry_Z[1]),
	.S(CountRA_s[1]),
	.Y(CountRA_cry_Y_0[1]),
	.B(CountRA_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_s_1602_FCO)
);
defparam \CountRA_cry[1] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[2]  (
	.FCO(CountRA_cry_Z[2]),
	.S(CountRA_s[2]),
	.Y(CountRA_cry_Y_0[2]),
	.B(CountRA_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[1])
);
defparam \CountRA_cry[2] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[3]  (
	.FCO(CountRA_cry_Z[3]),
	.S(CountRA_s[3]),
	.Y(CountRA_cry_Y_0[3]),
	.B(CountRA_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[2])
);
defparam \CountRA_cry[3] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[4]  (
	.FCO(CountRA_cry_Z[4]),
	.S(CountRA_s[4]),
	.Y(CountRA_cry_Y_0[4]),
	.B(CountRA_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[3])
);
defparam \CountRA_cry[4] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[5]  (
	.FCO(CountRA_cry_Z[5]),
	.S(CountRA_s[5]),
	.Y(CountRA_cry_Y_0[5]),
	.B(CountRA_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[4])
);
defparam \CountRA_cry[5] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[6]  (
	.FCO(CountRA_cry_Z[6]),
	.S(CountRA_s[6]),
	.Y(CountRA_cry_Y_0[6]),
	.B(CountRA_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[5])
);
defparam \CountRA_cry[6] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[7]  (
	.FCO(CountRA_cry_Z[7]),
	.S(CountRA_s[7]),
	.Y(CountRA_cry_Y_0[7]),
	.B(CountRA_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[6])
);
defparam \CountRA_cry[7] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[8]  (
	.FCO(CountRA_cry_Z[8]),
	.S(CountRA_s[8]),
	.Y(CountRA_cry_Y_0[8]),
	.B(CountRA_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[7])
);
defparam \CountRA_cry[8] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[9]  (
	.FCO(CountRA_cry_Z[9]),
	.S(CountRA_s[9]),
	.Y(CountRA_cry_Y_0[9]),
	.B(CountRA_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[8])
);
defparam \CountRA_cry[9] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[10]  (
	.FCO(CountRA_cry_Z[10]),
	.S(CountRA_s[10]),
	.Y(CountRA_cry_Y_0[10]),
	.B(CountRA_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[9])
);
defparam \CountRA_cry[10] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[11]  (
	.FCO(CountRA_cry_Z[11]),
	.S(CountRA_s[11]),
	.Y(CountRA_cry_Y_0[11]),
	.B(CountRA_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[10])
);
defparam \CountRA_cry[11] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[12]  (
	.FCO(CountRA_cry_Z[12]),
	.S(CountRA_s[12]),
	.Y(CountRA_cry_Y_0[12]),
	.B(CountRA_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[11])
);
defparam \CountRA_cry[12] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[13]  (
	.FCO(CountRA_cry_Z[13]),
	.S(CountRA_s[13]),
	.Y(CountRA_cry_Y_0[13]),
	.B(CountRA_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[12])
);
defparam \CountRA_cry[13] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[14]  (
	.FCO(CountRA_cry_Z[14]),
	.S(CountRA_s[14]),
	.Y(CountRA_cry_Y_0[14]),
	.B(CountRA_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[13])
);
defparam \CountRA_cry[14] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[15]  (
	.FCO(CountRA_cry_Z[15]),
	.S(CountRA_s[15]),
	.Y(CountRA_cry_Y_0[15]),
	.B(CountRA_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[14])
);
defparam \CountRA_cry[15] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_s[17]  (
	.FCO(CountRA_s_FCO_0[17]),
	.S(CountRA_s_Z[17]),
	.Y(CountRA_s_Y_0[17]),
	.B(CountRA_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[16])
);
defparam \CountRA_s[17] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[16]  (
	.FCO(CountRA_cry_Z[16]),
	.S(CountRA_s[16]),
	.Y(CountRA_cry_Y_0[16]),
	.B(CountRA_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[15])
);
defparam \CountRA_cry[16] .INIT=20'h4AA00;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[24]  (
	.A(Exp3QuadDataOut_19),
	.B(un1_data_15_1z),
	.C(FPGAIDRead_m),
	.D(un1_discoverIdDataOut_7[20]),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[24])
);
defparam \un1_discoverIdDataOut_0_iv_0[24] .INIT=16'hFFF8;
// @40:1866
  CFG4 un1_data_12 (
	.A(un112_data_i),
	.B(Exp0LEDRead),
	.C(Exp1LEDRead),
	.D(N_1951),
	.Y(un1_data_12_1z)
);
defparam un1_data_12.INIT=16'h3200;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[18]  (
	.A(un2_ssidataout_i),
	.B(un254_data_1z),
	.C(un269_data),
	.D(SSIDataLatch[18]),
	.Y(ssiDataOut1_m[18])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[18] .INIT=16'hA800;
// @40:1866
  CFG4 \ssiDataOut0_m_0[5]  (
	.A(un228_data),
	.B(MDT_SSIPositionRead0),
	.C(MDT_SSIStatusRead0),
	.D(un2_ssidataout_i_0),
	.Y(ssiDataOut0_m_0_5)
);
defparam \ssiDataOut0_m_0[5] .INIT=16'h5400;
// @40:1866
  CFG3 un1_data_11 (
	.A(un100_data_i),
	.B(Exp0LEDRead),
	.C(N_1098),
	.Y(un1_data_11_1z)
);
defparam un1_data_11.INIT=8'h0E;
// @40:1837
  CFG4 un254_data (
	.A(MDT_SSIPositionRead0),
	.B(MDT_SSIStatusRead0),
	.C(un228_data),
	.D(MDT_SSIPositionRead1),
	.Y(un254_data_1z)
);
defparam un254_data.INIT=16'h0100;
// @40:1271
  CFG3 ParamWrite_or_0 (
	.A(Axis0LEDConfigWrite),
	.B(N_1096),
	.C(SysRESET),
	.Y(ParamWrite_or)
);
defparam ParamWrite_or_0.INIT=8'hF2;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[15]  (
	.A(WDTConfigRead),
	.B(un156_data),
	.C(AnlgDATA_m_0_d0),
	.D(wdtDataOut[15]),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_0[15] .INIT=16'hF2F0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[16]  (
	.A(WDTConfigRead),
	.B(un156_data),
	.C(AnlgDATA_m_0_d0),
	.D(wdtDataOut[16]),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_0[16] .INIT=16'hF2F0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_0[22]  (
	.A(FPGAProgrammedRead),
	.B(WDTConfigRead),
	.C(un156_data),
	.D(FPGAProgDOut[22]),
	.Y(FPGAProgDOut_m[22])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_0[22] .INIT=16'h0200;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_0[23]  (
	.A(FPGAProgrammedRead),
	.B(WDTConfigRead),
	.C(un156_data),
	.D(FPGAProgDOut[23]),
	.Y(FPGAProgDOut_m[23])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_0[23] .INIT=16'h0200;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_RNO_0[24]  (
	.A(FPGAProgrammedRead),
	.B(WDTConfigRead),
	.C(un156_data),
	.D(FPGAProgDOut[24]),
	.Y(FPGAProgDOut_m[24])
);
defparam \un1_discoverIdDataOut_0_iv_RNO_0[24] .INIT=16'h0200;
// @26:135
  CFG4 un3_mdtsimpdataout (
	.A(TransducerSelect[0]),
	.B(TransducerSelect[1]),
	.C(MDT_SSIPositionRead0),
	.D(SSISelect_0),
	.Y(un3_mdtsimpdataout_i)
);
defparam un3_mdtsimpdataout.INIT=16'h00E0;
// @40:1866
  CFG3 un7_data_0_RNI3PBK (
	.A(Expansion4IDRead),
	.B(un7_data_i),
	.C(FPGAIDRead),
	.Y(FPGAIDRead_m)
);
defparam un7_data_0_RNI3PBK.INIT=8'hE0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[20]  (
	.A(un1_data_13_1z),
	.B(un1_discoverIdDataOut_0_iv_7_1_Z[20]),
	.C(Exp2QuadDataOut_19),
	.D(Exp1QuadDataOut_m[24]),
	.Y(un1_discoverIdDataOut_7[20])
);
defparam \un1_discoverIdDataOut_0_iv_7[20] .INIT=16'hFFB3;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_7_1[20]  (
	.A(un1_data_11_1z),
	.B(Exp0QuadDataOut_19),
	.C(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_7_1_Z[20])
);
defparam \un1_discoverIdDataOut_0_iv_7_1[20] .INIT=8'h07;
// @40:1866
  CFG4 un1_data_14_i (
	.A(N_1942),
	.B(N_1541),
	.C(N_1098),
	.D(un1_data_14_i_1_0_Z),
	.Y(N_320)
);
defparam un1_data_14_i.INIT=16'hFCFE;
// @40:1866
  CFG4 un1_data_14_i_1_0 (
	.A(un124_data_i),
	.B(un112_data_i),
	.C(Exp3LEDRead),
	.D(Exp2LEDRead),
	.Y(un1_data_14_i_1_0_Z)
);
defparam un1_data_14_i_1_0.INIT=16'h3310;
// @26:436
  CFG2 MDTPosition_1_axb_0_i_0 (
	.A(MDTPosition_1),
	.B(TrailingCount_Z[0]),
	.Y(MDTPosition_1_axb_0_i)
);
defparam MDTPosition_1_axb_0_i_0.INIT=4'h6;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2_RNO[17]  (
	.A(un1_data_9),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m3_13),
	.D(QuadA1DataOut_2_4),
	.Y(QuadA1DataOut_m[17])
);
defparam \un1_discoverIdDataOut_0_iv_2_RNO[17] .INIT=16'hAA20;
// @26:196
  CFG2 \State_r[3]  (
	.A(State_Z[4]),
	.B(SysRESET),
	.Y(State)
);
defparam \State_r[3] .INIT=4'h2;
// @26:308
  CFG2 un11_pwmmagnetfault_2 (
	.A(CounterOverFlow_Z),
	.B(RisingA_Z[3]),
	.Y(un11_pwmmagnetfault_2_Z)
);
defparam un11_pwmmagnetfault_2.INIT=4'h8;
  CFG2 \StateMachine.StartInterrogation_1_RNO  (
	.A(TransducerSelect[0]),
	.B(TransducerSelect[1]),
	.Y(N_30)
);
defparam \StateMachine.StartInterrogation_1_RNO .INIT=4'h1;
// @40:1866
  CFG2 un1_data_14_i_a2_2 (
	.A(Exp0LEDRead),
	.B(Exp1LEDRead),
	.Y(N_1942)
);
defparam un1_data_14_i_a2_2.INIT=4'h1;
// @26:291
  CFG2 un17_retpulsedelayenable (
	.A(M_AX0_MDT_INT),
	.B(RetPulseDelayEnable_Z),
	.Y(Delaye)
);
defparam un17_retpulsedelayenable.INIT=4'hE;
// @26:359
  CFG2 \LeadingCountDecode_1_0_.m3  (
	.A(Edge_Z[1]),
	.B(Edge_Z[2]),
	.Y(N_11)
);
defparam \LeadingCountDecode_1_0_.m3 .INIT=4'h6;
// @2:881
  CFG2 RetPulseDelayEnable_1_sqmuxa_i_o3 (
	.A(N_47_i),
	.B(State_Z[2]),
	.Y(N_109)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_o3.INIT=4'hB;
// @40:1809
  CFG2 un9_data (
	.A(Expansion4IDRead),
	.B(un7_data_i),
	.Y(un9_data_1z)
);
defparam un9_data.INIT=4'hE;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[1]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect[1]),
	.C(MDTPosition_Z[1]),
	.Y(N_270)
);
defparam \mdtSimpDataOut_1_0[1] .INIT=8'hE4;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[6]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[6]),
	.C(MDTPosition_Z[6]),
	.Y(N_275)
);
defparam \mdtSimpDataOut_1_0[6] .INIT=8'hE4;
// @26:146
  CFG3 DataValid_0 (
	.A(DataValid_Z),
	.B(intDataValid_Z),
	.C(SynchedTick60),
	.Y(N_188)
);
defparam DataValid_0.INIT=8'hCA;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[0]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect[0]),
	.C(MDTPosition_Z[0]),
	.Y(N_269)
);
defparam \mdtSimpDataOut_1_0[0] .INIT=8'hE4;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[5]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[5]),
	.C(MDTPosition_Z[5]),
	.Y(N_274)
);
defparam \mdtSimpDataOut_1_0[5] .INIT=8'hE4;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[4]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[4]),
	.C(MDTPosition_Z[4]),
	.Y(N_273)
);
defparam \mdtSimpDataOut_1_0[4] .INIT=8'hE4;
// @26:196
  CFG3 \State_r[4]  (
	.A(State_i_Z[5]),
	.B(SysRESET),
	.C(StartInterrogation_Z),
	.Y(State_0)
);
defparam \State_r[4] .INIT=8'h10;
// @2:881
  CFG4 RetPulseDelayEnable_1_sqmuxa_i_a2_5 (
	.A(Delay_Z[11]),
	.B(Delay_Z[9]),
	.C(Delay_Z[8]),
	.D(Delay_Z[7]),
	.Y(RetPulseDelayEnable_1_sqmuxa_i_a2_5_Z)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_a2_5.INIT=16'h8000;
// @2:881
  CFG4 RetPulseDelayEnable_1_sqmuxa_i_a2_4 (
	.A(Delay_Z[6]),
	.B(Delay_Z[4]),
	.C(Delay_Z[3]),
	.D(Delay_Z[2]),
	.Y(RetPulseDelayEnable_1_sqmuxa_i_a2_4_Z)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_a2_4.INIT=16'h0040;
// @26:298
  CFG4 delaydone_0_a3_5 (
	.A(Delay_Z[11]),
	.B(Delay_Z[9]),
	.C(Delay_Z[8]),
	.D(Delay_Z[7]),
	.Y(delaydone_0_a3_5_Z)
);
defparam delaydone_0_a3_5.INIT=16'h0001;
// @26:298
  CFG4 delaydone_0_a3_4 (
	.A(Delay_Z[6]),
	.B(Delay_Z[4]),
	.C(Delay_Z[3]),
	.D(Delay_Z[2]),
	.Y(delaydone_0_a3_4_Z)
);
defparam delaydone_0_a3_4.INIT=16'h0200;
// @26:196
  CFG3 \State_nss_i_i_a3_0_2[0]  (
	.A(State_Z[3]),
	.B(StartInterrogation_Z),
	.C(State_Z[4]),
	.Y(State_nss_i_i_a3_0_2_Z[0])
);
defparam \State_nss_i_i_a3_0_2[0] .INIT=8'h01;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_3_RNO[27]  (
	.A(un10_mdtsimpdataout_i),
	.B(un3_mdtsimpdataout_i),
	.C(CounterOverFlow_Z),
	.Y(mdtSimpDataOut0_m_0[27])
);
defparam \un1_discoverIdDataOut_0_iv_3_RNO[27] .INIT=8'h20;
  CFG3 \State_RNILE6L[0]  (
	.A(SynchedTick60),
	.B(N_47_i),
	.C(State_Z[0]),
	.Y(State_1_sqmuxa)
);
defparam \State_RNILE6L[0] .INIT=8'h80;
// @26:298
  CFG4 delaydone_0_a2 (
	.A(Delay_Z[10]),
	.B(Delay_Z[5]),
	.C(Delay_Z[1]),
	.D(Delay_Z[0]),
	.Y(N_1725)
);
defparam delaydone_0_a2.INIT=16'h0004;
// @26:196
  CFG3 intCounterOverFlowce (
	.A(State_1_sqmuxa),
	.B(SysRESET),
	.C(State_Z[1]),
	.Y(intCounterOverFlowce_Z)
);
defparam intCounterOverFlowce.INIT=8'h32;
  CFG3 SetDataValid_RNO (
	.A(SetDataValid_Z),
	.B(State_Z[1]),
	.C(State_i_Z[5]),
	.Y(SetDataValid_1)
);
defparam SetDataValid_RNO.INIT=8'hE0;
// @26:342
  CFG3 RisingACountEnableLatch_1 (
	.A(RisingACountEnablePipe_Z),
	.B(RisingACountDisablePipe_Z),
	.C(CountRAe),
	.Y(RisingACountEnableLatch_1_Z)
);
defparam RisingACountEnableLatch_1.INIT=8'hBA;
  CFG3 \State_RNO_0[0]  (
	.A(SynchedTick60),
	.B(SysRESET),
	.C(State_Z[0]),
	.Y(N_19_0)
);
defparam \State_RNO_0[0] .INIT=8'h10;
  CFG3 \State_RNO[1]  (
	.A(SysRESET),
	.B(State_Z[0]),
	.C(N_47_i),
	.Y(State_nss[4])
);
defparam \State_RNO[1] .INIT=8'h04;
// @26:146
  CFG3 CounterOverFlow_1 (
	.A(CounterOverFlow_Z),
	.B(SynchedTick60),
	.C(intCounterOverFlow_Z),
	.Y(CounterOverFlow_1_0)
);
defparam CounterOverFlow_1.INIT=8'hF2;
// @26:196
  CFG2 StartInterrogation_RNO (
	.A(State_i_Z[5]),
	.B(SysRESET),
	.Y(N_4_0_i)
);
defparam StartInterrogation_RNO.INIT=4'hD;
// @26:434
  CFG2 intDataValid_RNIKVPC (
	.A(SynchedTick60),
	.B(intDataValid_Z),
	.Y(N_972_i)
);
defparam intDataValid_RNIKVPC.INIT=4'h8;
// @26:204
  CFG2 PWMMagnetFaultLatch_RNIDHD2 (
	.A(CountRAe),
	.B(PWMMagnetFaultLatch_Z),
	.Y(N_47_i)
);
defparam PWMMagnetFaultLatch_RNIDHD2.INIT=4'hE;
// @26:146
  CFG3 DataValid_1 (
	.A(MDTRead_Z),
	.B(N_188),
	.C(MDTRead1_Z),
	.Y(DataValid_1_0)
);
defparam DataValid_1.INIT=8'h8C;
// @26:308
  CFG4 un11_pwmmagnetfault_3 (
	.A(TransducerSelect[1]),
	.B(TransducerSelect[0]),
	.C(SendInterrogationPulse_Z),
	.D(RisingA_Z[2]),
	.Y(un11_pwmmagnetfault_3_Z)
);
defparam un11_pwmmagnetfault_3.INIT=16'h8000;
// @26:146
  CFG4 intDataValid_2 (
	.A(PWMMagnetFaultLatch_Z),
	.B(SynchedTick60),
	.C(SetDataValid_Z),
	.D(intDataValid_Z),
	.Y(intDataValid_2_0)
);
defparam intDataValid_2.INIT=16'h1110;
// @26:208
  CFG4 \StateMachine.StartInterrogation_1  (
	.A(CounterOverFlowRetrigger_Z),
	.B(N_30),
	.C(SynchedTick60),
	.D(RetPulseDelayEnable_Z),
	.Y(StartInterrogation_1)
);
defparam \StateMachine.StartInterrogation_1 .INIT=16'h2232;
// @26:196
  CFG4 SendInterrogationPulse_RNO (
	.A(State_Z[4]),
	.B(SysRESET),
	.C(State_i_Z[5]),
	.D(State_Z[3]),
	.Y(N_127_i)
);
defparam SendInterrogationPulse_RNO.INIT=16'hFFEF;
// @26:196
  CFG3 RetPulseDelayEnable_RNO_0 (
	.A(State_i_Z[5]),
	.B(SysRESET),
	.C(State_Z[2]),
	.Y(N_126_i)
);
defparam RetPulseDelayEnable_RNO_0.INIT=8'hFD;
// @26:196
  CFG2 RetPulseDelayEnable_RNO (
	.A(N_109),
	.B(N_151_i),
	.Y(N_105_i)
);
defparam RetPulseDelayEnable_RNO.INIT=4'h1;
// @26:196
  CFG3 CounterOverFlowRetrigger_RNO (
	.A(SysRESET),
	.B(State_i_Z[5]),
	.C(State_1_sqmuxa),
	.Y(N_42_i)
);
defparam CounterOverFlowRetrigger_RNO.INIT=8'hFB;
  CFG4 RisingACountEnablePipe_RNO_0 (
	.A(TransducerSelect[1]),
	.B(TransducerSelect[0]),
	.C(RisingA_Z[3]),
	.D(RisingA_Z[2]),
	.Y(N_45)
);
defparam RisingACountEnablePipe_RNO_0.INIT=16'h0C20;
// @26:359
  CFG4 \LeadingCountDecode_1_0_.m5  (
	.A(TransducerSelect[0]),
	.B(TransducerSelect[1]),
	.C(N_11),
	.D(Edge_Z[0]),
	.Y(LeadingCountDecode[0])
);
defparam \LeadingCountDecode_1_0_.m5 .INIT=16'h0A04;
// @26:359
  CFG4 \LeadingCountDecode_1_0_.m8  (
	.A(TransducerSelect[1]),
	.B(TransducerSelect[0]),
	.C(Edge_Z[1]),
	.D(Edge_Z[0]),
	.Y(LeadingCountDecode[1])
);
defparam \LeadingCountDecode_1_0_.m8 .INIT=16'hC002;
// @26:369
  CFG4 \TrailingCountDecode_1_0_.m5  (
	.A(TransducerSelect[0]),
	.B(TransducerSelect[1]),
	.C(N_11),
	.D(Edge_Z[0]),
	.Y(TrailingCountDecode[0])
);
defparam \TrailingCountDecode_1_0_.m5 .INIT=16'h020C;
// @26:369
  CFG4 \TrailingCountDecode_1_0_.m8  (
	.A(TransducerSelect[1]),
	.B(TransducerSelect[0]),
	.C(Edge_Z[1]),
	.D(Edge_Z[0]),
	.Y(TrailingCountDecode[1])
);
defparam \TrailingCountDecode_1_0_.m8 .INIT=16'h400A;
  CFG4 ClearCounter_RNO (
	.A(State_i_Z[5]),
	.B(ClearCounter_Z),
	.C(StartInterrogation_Z),
	.D(State_Z[4]),
	.Y(ClearCounter_2)
);
defparam ClearCounter_RNO.INIT=16'h00D8;
// @26:196
  CFG4 \State_nss_i_i_0[0]  (
	.A(State_Z[2]),
	.B(State_nss_i_i_a3_0_2_Z[0]),
	.C(SysRESET),
	.D(State_Z[0]),
	.Y(State_nss_i_i_0_Z[0])
);
defparam \State_nss_i_i_0[0] .INIT=16'hF0F4;
// @2:881
  CFG3 RetPulseDelayEnable_1_sqmuxa_i_a2 (
	.A(RetPulseDelayEnable_1_sqmuxa_i_a2_4_Z),
	.B(N_1725),
	.C(RetPulseDelayEnable_1_sqmuxa_i_a2_5_Z),
	.Y(N_151_i)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_a2.INIT=8'h80;
// @26:298
  CFG3 delaydone_0_a3 (
	.A(delaydone_0_a3_4_Z),
	.B(delaydone_0_a3_5_Z),
	.C(N_1725),
	.Y(delaydone)
);
defparam delaydone_0_a3.INIT=8'h80;
// @26:204
  CFG4 \StateMachine.intNoXducer_3_f0  (
	.A(intNoXducer_Z),
	.B(State_Z[2]),
	.C(N_47_i),
	.D(N_151_i),
	.Y(intNoXducer_3)
);
defparam \StateMachine.intNoXducer_3_f0 .INIT=16'h2E2A;
  CFG2 RisingACountEnablePipe_RNO (
	.A(N_45),
	.B(CountRAe),
	.Y(RisingACountEnablePipe_RNO_Z)
);
defparam RisingACountEnablePipe_RNO.INIT=4'h2;
  CFG4 \State_RNO[0]  (
	.A(SysRESET),
	.B(State_Z[2]),
	.C(N_19_0),
	.D(N_47_i),
	.Y(N_21_0)
);
defparam \State_RNO[0] .INIT=16'h7400;
// @26:196
  CFG4 \State_nss_i_i_1[0]  (
	.A(State_Z[3]),
	.B(State_Z[1]),
	.C(State_1_sqmuxa),
	.D(State_nss_i_i_0_Z[0]),
	.Y(State_nss_i_i_1_Z[0])
);
defparam \State_nss_i_i_1[0] .INIT=16'hFF54;
// @40:1271
  CFG3 ParamWrite_or_0_o2 (
	.A(N_1027),
	.B(ControlID[10]),
	.C(ControlID[9]),
	.Y(N_1096)
);
defparam ParamWrite_or_0_o2.INIT=8'hFE;
// @26:314
  CFG4 PWMMagnetFaultLatch_1 (
	.A(ClearCounter_Z),
	.B(PWMMagnetFaultLatch_Z),
	.C(un11_pwmmagnetfault_3_Z),
	.D(un11_pwmmagnetfault_2_Z),
	.Y(PWMMagnetFaultLatch_1_Z)
);
defparam PWMMagnetFaultLatch_1.INIT=16'hF444;
// @26:196
  CFG4 \State_RNO[2]  (
	.A(SysRESET),
	.B(State_Z[3]),
	.C(N_151_i),
	.D(N_109),
	.Y(N_97_i)
);
defparam \State_RNO[2] .INIT=16'h4445;
  CFG4 RisingACountDisablePipe_RNO_0 (
	.A(TransducerSelect[1]),
	.B(TransducerSelect[0]),
	.C(RisingA_Z[3]),
	.D(RisingA_Z[2]),
	.Y(N_13_0)
);
defparam RisingACountDisablePipe_RNO_0.INIT=16'h04A0;
// @26:274
  CFG4 DelayCountEnable_r (
	.A(SendInterrogationPulse_Z),
	.B(M_AX0_MDT_INT),
	.C(ClearCounter_Z),
	.D(delaydone),
	.Y(DelayCountEnable_Z)
);
defparam DelayCountEnable_r.INIT=16'h0A0E;
// @40:1857
  CFG4 un124_data_0_a2_0 (
	.A(N_1898),
	.B(ExtADDR_c_7),
	.C(ExtADDR_c_1),
	.D(ExtADDR_c_0),
	.Y(N_1915)
);
defparam un124_data_0_a2_0.INIT=16'h0080;
// @26:196
  CFG4 \State_i_RNO[5]  (
	.A(N_109),
	.B(State_nss_i_i_1_Z[0]),
	.C(State_Z[3]),
	.D(N_151_i),
	.Y(N_103_i)
);
defparam \State_i_RNO[5] .INIT=16'h3233;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_6[1]  (
	.A(wdtDataOut[1]),
	.B(un164_data),
	.C(un155_data),
	.D(serialMemDataOut_0),
	.Y(un1_discoverIdDataOut_iv_6_Z[1])
);
defparam \un1_discoverIdDataOut_iv_6[1] .INIT=16'hECA0;
// @40:1271
  CFG2 ParamWrite_or_0_a2 (
	.A(Axis0LEDConfigWrite),
	.B(N_1096),
	.Y(MDT_SSIConfigWrite0)
);
defparam ParamWrite_or_0_a2.INIT=4'h2;
// @40:1857
  CFG3 un124_data_0_o2 (
	.A(N_1915),
	.B(N_1904),
	.C(ExtADDR_c_7),
	.Y(N_1040)
);
defparam un124_data_0_o2.INIT=8'hEA;
// @26:338
  CFG3 RisingACountDisablePipe_RNO (
	.A(ClearCounter_Z),
	.B(N_13_0),
	.C(CountRAe),
	.Y(N_55_mux_i)
);
defparam RisingACountDisablePipe_RNO.INIT=8'hEA;
// @40:1809
  CFG2 un7_data_0_0 (
	.A(N_1502),
	.B(N_1544),
	.Y(un7_data_0_0_Z)
);
defparam un7_data_0_0.INIT=4'hE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0_0[24]  (
	.A(un177_data),
	.B(un164_data),
	.C(serialMemDataOut_23),
	.D(latencyDataOut[24]),
	.Y(un1_discoverIdDataOut_0_iv_0_0_Z[24])
);
defparam \un1_discoverIdDataOut_0_iv_0_0[24] .INIT=16'hEAC0;
// @40:1809
  CFG4 un7_data_0 (
	.A(N_1144),
	.B(un7_data_0_0_Z),
	.C(FPGAIDRead),
	.D(CPULEDRead_i_1),
	.Y(un7_data_i)
);
defparam un7_data_0.INIT=16'hFDFC;
// @40:1857
  CFG3 un124_data_0 (
	.A(N_1958),
	.B(N_1040),
	.C(Exp2LEDRead),
	.Y(un124_data_i)
);
defparam un124_data_0.INIT=8'hF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[27]  (
	.A(un185_data),
	.B(un177_data),
	.C(latencyDataOut[27]),
	.D(mdtSimpDataOut0_m_0[27]),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[27])
);
defparam \un1_discoverIdDataOut_0_iv_3[27] .INIT=16'hEAC0;
// @40:1831
  CFG3 un204_data (
	.A(un205_data),
	.B(N_440_i),
	.C(MDT_SSIPositionRead1),
	.Y(un204_data_Z)
);
defparam un204_data.INIT=8'h10;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[27]  (
	.A(un204_data_Z),
	.B(un10_mdtsimpdataout_i_0),
	.C(un3_mdtsimpdataout_i_0),
	.D(CounterOverFlow_0),
	.Y(mdtSimpDataOut1_m[27])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[27] .INIT=16'h0800;
// @40:1866
  CFG3 un3_mdtsimpdataout_RNI0C7A1 (
	.A(un1_data_1),
	.B(un10_mdtsimpdataout_i),
	.C(un3_mdtsimpdataout_i),
	.Y(mdtSimpDataOut0_m_0[25])
);
defparam un3_mdtsimpdataout_RNI0C7A1.INIT=8'h08;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[3]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[3]),
	.C(MDTPosition_Z[3]),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(mdtSimpDataOut0_m[3])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[3] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO[2]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[2]),
	.C(MDTPosition_Z[2]),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(mdtSimpDataOut0_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO[2] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[9]  (
	.A(un177_data),
	.B(latencyDataOut[9]),
	.C(MDTPosition_Z[9]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_3[9] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[18]  (
	.A(un177_data),
	.B(latencyDataOut[18]),
	.C(MDTPosition_Z[18]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_5[18] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[11]  (
	.A(un177_data),
	.B(latencyDataOut[11]),
	.C(MDTPosition_Z[11]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_3[11] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[10]  (
	.A(un177_data),
	.B(latencyDataOut[10]),
	.C(MDTPosition_Z[10]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_3[10] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[12]  (
	.A(un177_data),
	.B(latencyDataOut[12]),
	.C(MDTPosition_Z[12]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_3[12] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[26]  (
	.A(un177_data),
	.B(latencyDataOut[26]),
	.C(mdtSimpDataOut0_m_0[25]),
	.D(NoXducer_Z),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[26])
);
defparam \un1_discoverIdDataOut_0_iv_1[26] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[5]  (
	.A(un3_mdtsimpdataout_i_0),
	.B(TransducerSelect_0_4),
	.C(MDTPosition_0[5]),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(mdtSimpDataOut1_m[5])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[5] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_RNO[26]  (
	.A(un1_data_2),
	.B(un10_mdtsimpdataout_i_0),
	.C(un3_mdtsimpdataout_i_0),
	.D(NoXducer_0),
	.Y(mdtSimpDataOut1_m[26])
);
defparam \un1_discoverIdDataOut_0_iv_RNO[26] .INIT=16'h0800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[6]  (
	.A(un3_mdtsimpdataout_i_0),
	.B(TransducerSelect_0_5),
	.C(MDTPosition_0[6]),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(mdtSimpDataOut1_m[6])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[6] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[25]  (
	.A(un1_data_2),
	.B(un10_mdtsimpdataout_i_0),
	.C(un3_mdtsimpdataout_i_0),
	.D(DataValid_0_1z),
	.Y(mdtSimpDataOut1_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[25] .INIT=16'h0800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[18]  (
	.A(un164_data),
	.B(serialMemDataOut_17),
	.C(MDTPosition_0[18]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_3[18] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[3]  (
	.A(un164_data),
	.B(serialMemDataOut_2),
	.C(N_272),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_4[3] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[7]  (
	.A(un164_data),
	.B(serialMemDataOut_6),
	.C(MDTPosition_0[7]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_4[7] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[29]  (
	.A(un177_data),
	.B(latencyDataOut[29]),
	.C(SSIDataLatch[29]),
	.D(ssiDataOut0_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[29])
);
defparam \un1_discoverIdDataOut_0_iv_1[29] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[4]  (
	.A(un1_data_6),
	.B(un1_CPUConfigRead),
	.C(QuadA0DataOut_3),
	.D(LoopTime[0]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_6[4] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[6]  (
	.A(un1_data_6),
	.B(un1_CPUConfigRead),
	.C(QuadA0DataOut_5),
	.D(LoopTime[2]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_6[6] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[15]  (
	.A(un164_data),
	.B(serialMemDataOut_14),
	.C(MDTPosition_0[15]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_4[15] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[19]  (
	.A(MDTPosition_0[19]),
	.B(MDTPosition_Z[19]),
	.C(mdtSimpDataOut1_m_0_8),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_4[19] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[5]  (
	.A(un1_data_6),
	.B(un1_CPUConfigRead),
	.C(QuadA0DataOut_4),
	.D(LoopTime[1]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_6[5] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[17]  (
	.A(MDTPosition_0[17]),
	.B(MDTPosition_Z[17]),
	.C(mdtSimpDataOut1_m_0_8),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_5[17] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[2]  (
	.A(un164_data),
	.B(serialMemDataOut_1),
	.C(N_271),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_4[2] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[14]  (
	.A(un164_data),
	.B(serialMemDataOut_13),
	.C(MDTPosition_0[14]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_4[14] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[16]  (
	.A(un164_data),
	.B(serialMemDataOut_15),
	.C(MDTPosition_0[16]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_4[16] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_3[1]  (
	.A(un1_data_6),
	.B(QuadA0DataOut_0),
	.C(N_270),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_iv_3_Z[1])
);
defparam \un1_discoverIdDataOut_iv_3[1] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[13]  (
	.A(un164_data),
	.B(serialMemDataOut_12),
	.C(MDTPosition_0[13]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_4[13] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6_RNO[26]  (
	.A(un170_data),
	.B(N_239),
	.C(d8DataOut_m5_8),
	.D(d8DataOut_m2_8),
	.Y(d8DataOut_m[26])
);
defparam \un1_discoverIdDataOut_0_iv_6_RNO[26] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6_RNO[18]  (
	.A(un170_data),
	.B(N_239),
	.C(d8DataOut_m5_0),
	.D(d8DataOut_m2_0),
	.Y(d8DataOut_m[18])
);
defparam \un1_discoverIdDataOut_0_iv_6_RNO[18] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[4]  (
	.A(un2_ssidataout_i_0),
	.B(TransducerSelect_0_3),
	.C(SSIDataLatch[4]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[4])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[4] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[11]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[11]),
	.C(DataLength[3]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[11])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[11] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[15]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[15]),
	.C(ClockRate[1]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[15])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[15] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[12]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[12]),
	.C(DataLength[4]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[12])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[12] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[10]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[10]),
	.C(DataLength[2]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[10])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[10] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_14_RNO_0[1]  (
	.A(un2_ssidataout_i_0),
	.B(TransducerSelect_0_0),
	.C(SSIDataLatch[1]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[1])
);
defparam \un1_discoverIdDataOut_iv_14_RNO_0[1] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_0[25]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[25]),
	.C(DataValid_1_1z),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_0[25] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[14]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[14]),
	.C(ClockRate[0]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[14])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[14] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[13]  (
	.A(un2_ssidataout_i_0),
	.B(SSIDataLatch[13]),
	.C(DataLength[5]),
	.D(ssiDataOut0_m_0_0),
	.Y(ssiDataOut0_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[13] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[19]  (
	.A(un177_data),
	.B(un170_data),
	.C(latencyDataOut[19]),
	.D(d8DataOut_m6[19]),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_3[19] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[17]  (
	.A(un177_data),
	.B(un170_data),
	.C(latencyDataOut[17]),
	.D(d8DataOut_m6[17]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_4[17] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[25]  (
	.A(un177_data),
	.B(un170_data),
	.C(latencyDataOut[25]),
	.D(d8DataOut_m6[25]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[25])
);
defparam \un1_discoverIdDataOut_0_iv_2[25] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[16]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[16]),
	.D(d8DataOut_m6[16]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_6[16] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[20]  (
	.A(un170_data),
	.B(un164_data),
	.C(serialMemDataOut_19),
	.D(d8DataOut_m6[20]),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[20])
);
defparam \un1_discoverIdDataOut_0_iv_0[20] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[22]  (
	.A(un170_data),
	.B(un164_data),
	.C(serialMemDataOut_21),
	.D(d8DataOut_m6[22]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[22])
);
defparam \un1_discoverIdDataOut_0_iv_2[22] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[23]  (
	.A(un170_data),
	.B(un164_data),
	.C(serialMemDataOut_22),
	.D(d8DataOut_m6[23]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[23])
);
defparam \un1_discoverIdDataOut_0_iv_2[23] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[9]  (
	.A(N_227),
	.B(MDTPosition_0[9]),
	.C(ssiDataOut0_m_0_0),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_5[9] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[9]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[9]),
	.D(d8DataOut_m6[9]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_4[9] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[30]  (
	.A(un177_data),
	.B(latencyDataOut[30]),
	.C(SSIDataLatch[30]),
	.D(ssiDataOut1_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[30])
);
defparam \un1_discoverIdDataOut_0_iv_1[30] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[3]  (
	.A(un177_data),
	.B(latencyDataOut[3]),
	.C(N_224),
	.D(ssiDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_5[3] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[7]  (
	.A(un177_data),
	.B(latencyDataOut[7]),
	.C(SSIDataLatch[7]),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_5[7] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[29]  (
	.A(un170_data),
	.B(SSIDataLatch_0_28),
	.C(ssiDataOut1_m_0_28),
	.D(d8DataOut_m6[29]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[29])
);
defparam \un1_discoverIdDataOut_0_iv_2[29] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[6]  (
	.A(un164_data),
	.B(un9_data_1z),
	.C(serialMemDataOut_5),
	.D(discoverIdDataOut[6]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_4[6] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[6]  (
	.A(un159_data),
	.B(SSIDataLatch[6]),
	.C(ssiDataOut0_m_0_5),
	.D(FPGAProgDOut[6]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_2[6] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[19]  (
	.A(un164_data),
	.B(serialMemDataOut_18),
	.C(SSIDataLatch[19]),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_5[19] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[5]  (
	.A(un159_data),
	.B(SSIDataLatch[5]),
	.C(ssiDataOut0_m_0_5),
	.D(FPGAProgDOut[5]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_2[5] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[17]  (
	.A(un164_data),
	.B(serialMemDataOut_16),
	.C(SSIDataLatch[17]),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_6[17] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[2]  (
	.A(un177_data),
	.B(latencyDataOut[2]),
	.C(N_223),
	.D(ssiDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_5[2] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[27]  (
	.A(SSIDataLatch[27]),
	.B(SSIDataLatch_0_26),
	.C(ssiDataOut1_m_0_28),
	.D(ssiDataOut0_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[27])
);
defparam \un1_discoverIdDataOut_0_iv_2[27] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[16]  (
	.A(un177_data),
	.B(latencyDataOut[16]),
	.C(SSIDataLatch[16]),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_5[16] .INIT=16'hF888;
// @40:1866
  CFG3 un254_data_RNI2K7U (
	.A(un269_data),
	.B(un254_data_1z),
	.C(un2_ssidataout_i),
	.Y(ssiDataOut1_m_0_5)
);
defparam un254_data_RNI2K7U.INIT=8'hE0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_10_RNO[1]  (
	.A(un170_data),
	.B(ExpDIO8DinRead_0),
	.C(d8DataOut_m6[1]),
	.D(D8InputReg0[1]),
	.Y(d8DataOut_m[1])
);
defparam \un1_discoverIdDataOut_iv_10_RNO[1] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[3]  (
	.A(un170_data),
	.B(ExpDIO8DinRead_0),
	.C(d8DataOut_m6[3]),
	.D(D8InputReg0[3]),
	.Y(d8DataOut_m[3])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[3] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO[6]  (
	.A(un170_data),
	.B(ExpDIO8DinRead_0),
	.C(d8DataOut_m6[6]),
	.D(D8InputReg0[6]),
	.Y(d8DataOut_m[6])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO[6] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[2]  (
	.A(un170_data),
	.B(ExpDIO8DinRead_0),
	.C(d8DataOut_m6[2]),
	.D(D8InputReg0[2]),
	.Y(d8DataOut_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[2] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[7]  (
	.A(un170_data),
	.B(ExpDIO8DinRead_0),
	.C(d8DataOut_m6[7]),
	.D(D8InputReg0[7]),
	.Y(d8DataOut_m[7])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[7] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO[4]  (
	.A(un170_data),
	.B(ExpDIO8DinRead_0),
	.C(d8DataOut_m6[4]),
	.D(D8InputReg0[4]),
	.Y(d8DataOut_m[4])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO[4] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[26]  (
	.A(un159_data),
	.B(un1_data_6),
	.C(QuadA0DataOut_19),
	.D(FPGAProgDOut[26]),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[26])
);
defparam \un1_discoverIdDataOut_0_iv_3[26] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[25]  (
	.A(mdtSimpDataOut1_m[25]),
	.B(un1_discoverIdDataOut_0_iv_2_Z[25]),
	.C(mdtSimpDataOut0_m_0[25]),
	.D(DataValid_Z),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[25])
);
defparam \un1_discoverIdDataOut_0_iv_8[25] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[20]  (
	.A(un1_data_6),
	.B(SSIDataLatch[20]),
	.C(QuadA0DataOut_19),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[20])
);
defparam \un1_discoverIdDataOut_0_iv_1[20] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[3]  (
	.A(un159_data),
	.B(un1_data_9),
	.C(QuadA1DataOut_2_d0),
	.D(FPGAProgDOut[3]),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_7[3] .INIT=16'hEAC0;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_4[29]  (
	.A(un159_data),
	.B(QuadA1DataOut_m_0),
	.C(FPGAProgDOut[29]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[29])
);
defparam \un1_discoverIdDataOut_0_iv_4[29] .INIT=8'hEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[4]  (
	.A(un164_data),
	.B(un9_data_1z),
	.C(serialMemDataOut_3),
	.D(discoverIdDataOut[4]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_4[4] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[6]  (
	.A(mdtSimpDataOut1_m[6]),
	.B(un1_discoverIdDataOut_0_iv_4_Z[6]),
	.C(N_275),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_11[6] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[11]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[11]),
	.D(d8DataOut_m6[11]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_4[11] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[15]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[15]),
	.D(d8DataOut_m6[15]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_6[15] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[5]  (
	.A(un170_data),
	.B(un1_data_9),
	.C(d8DataOut_0),
	.D(QuadA1DataOut_4),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_7[5] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[5]  (
	.A(un164_data),
	.B(un9_data_1z),
	.C(serialMemDataOut_4),
	.D(discoverIdDataOut[5]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_4[5] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[10]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[10]),
	.D(d8DataOut_m6[10]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_4[10] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[12]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[12]),
	.D(d8DataOut_m6[12]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_4[12] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[2]  (
	.A(un159_data),
	.B(un1_data_9),
	.C(QuadA1DataOut_1_d0),
	.D(FPGAProgDOut[2]),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_7[2] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[14]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[14]),
	.D(d8DataOut_m6[14]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_6[14] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[20]  (
	.A(un159_data),
	.B(un1_data_9),
	.C(QuadA1DataOut_19),
	.D(FPGAProgDOut[20]),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[20])
);
defparam \un1_discoverIdDataOut_0_iv_2[20] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_4[1]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_0),
	.C(N_270_0),
	.D(mdtSimpDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_iv_4_Z[1])
);
defparam \un1_discoverIdDataOut_iv_4[1] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_1[1]  (
	.A(un177_data),
	.B(un9_data_1z),
	.C(latencyDataOut[1]),
	.D(discoverIdDataOut[1]),
	.Y(un1_discoverIdDataOut_iv_1_Z[1])
);
defparam \un1_discoverIdDataOut_iv_1[1] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[13]  (
	.A(un170_data),
	.B(un9_data_1z),
	.C(discoverIdDataOut[13]),
	.D(d8DataOut_m6[13]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_6[13] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO[4]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_1_3),
	.C(SSIDataLatch_0_3),
	.D(ssiDataOut1_m_0_0),
	.Y(ssiDataOut1_m[4])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO[4] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5_RNO[26]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch[26]),
	.C(NoXducer_1),
	.D(ssiDataOut1_m_0_0),
	.Y(ssiDataOut1_m[26])
);
defparam \un1_discoverIdDataOut_0_iv_5_RNO[26] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2_RNO[15]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_0_14),
	.C(ClockRate_0_0),
	.D(ssiDataOut1_m_0_0),
	.Y(ssiDataOut1_m[15])
);
defparam \un1_discoverIdDataOut_0_iv_2_RNO[15] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO[13]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_0_12),
	.C(DataLength_0_0),
	.D(ssiDataOut1_m_0_0),
	.Y(ssiDataOut1_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO[13] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_14_RNO[1]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_1_0),
	.C(SSIDataLatch_0_0),
	.D(ssiDataOut1_m_0_0),
	.Y(ssiDataOut1_m[1])
);
defparam \un1_discoverIdDataOut_iv_14_RNO[1] .INIT=16'hE400;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[25]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_0_24),
	.C(DataValid_2),
	.D(ssiDataOut1_m_0_0),
	.Y(ssiDataOut1_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[25] .INIT=16'hD800;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO[14]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_12),
	.D(QuadDataOut_1_m2[14]),
	.Y(Exp0QuadDataOut_m[14])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO[14] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[22]  (
	.A(un1_data_9),
	.B(QuadDataOut_1_73),
	.C(QuadDataOut_1_10),
	.D(QuadA1DataOut_1_2),
	.Y(QuadA1DataOut_m[22])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[22] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[23]  (
	.A(un1_data_9),
	.B(QuadDataOut_1_10),
	.C(QuadDataOut_1_9),
	.D(QuadA1DataOut_1_2),
	.Y(QuadA1DataOut_m[23])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[23] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO[7]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_5),
	.D(QuadDataOut_1_m2[7]),
	.Y(Exp0QuadDataOut_m[7])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO[7] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[10]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_8),
	.D(QuadDataOut_1_m2[10]),
	.Y(Exp0QuadDataOut_m[10])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[10] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[11]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_9),
	.D(QuadDataOut_1_m2[11]),
	.Y(Exp0QuadDataOut_m[11])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[11] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7_RNO[13]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_11),
	.D(QuadDataOut_1_m2[13]),
	.Y(Exp0QuadDataOut_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_7_RNO[13] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO[9]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_7),
	.D(QuadDataOut_1_m2[9]),
	.Y(Exp0QuadDataOut_m[9])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO[9] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[19]  (
	.A(un1_data_9),
	.B(QuadDataOut_1_17),
	.C(QuadDataOut_1_10),
	.D(QuadA1DataOut_1_2),
	.Y(QuadA1DataOut_m[19])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[19] .INIT=16'hAAA8;
// @40:1866
  CFG2 \un1_discoverIdDataOut_0_iv_6_RNO[29]  (
	.A(N_320),
	.B(expLedDataOut_0),
	.Y(expLedDataOut_m[1])
);
defparam \un1_discoverIdDataOut_0_iv_6_RNO[29] .INIT=4'h4;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[9]  (
	.A(wdtDataOut[9]),
	.B(un155_data),
	.C(N_227_0),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_6[9] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[18]  (
	.A(un1_data_9),
	.B(d8DataOut_m[18]),
	.C(QuadA1DataOut_2_5),
	.D(QuadA1DataOut_1_2),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_6[18] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[3]  (
	.A(un9_data_1z),
	.B(discoverIdDataOut[3]),
	.C(d8DataOut_m[3]),
	.D(un1_discoverIdDataOut_0_iv_5_Z[3]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_11[3] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[3]  (
	.A(wdtDataOut[3]),
	.B(un155_data),
	.C(N_224_0),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_2[3] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[7]  (
	.A(un9_data_1z),
	.B(discoverIdDataOut[7]),
	.C(d8DataOut_m[7]),
	.D(un1_discoverIdDataOut_0_iv_5_Z[7]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_11[7] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[4]  (
	.A(un1_data_9),
	.B(d8DataOut_m[4]),
	.C(QuadA1DataOut_3),
	.D(un1_discoverIdDataOut_0_iv_6_Z[4]),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_12[4] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[4]  (
	.A(mdtSimpDataOut1_m_0_d0),
	.B(un1_discoverIdDataOut_0_iv_4_Z[4]),
	.C(N_273),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_11[4] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[4]  (
	.A(wdtDataOut[4]),
	.B(un155_data),
	.C(un1_data_11_1z),
	.D(Exp0QuadDataOut_3),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_8[4] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[6]  (
	.A(un1_data_9),
	.B(d8DataOut_m[6]),
	.C(QuadA1DataOut_5),
	.D(un1_discoverIdDataOut_0_iv_6_Z[6]),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_12[6] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[6]  (
	.A(wdtDataOut[6]),
	.B(un155_data),
	.C(un1_data_11_1z),
	.D(Exp0QuadDataOut_5),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_8[6] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[11]  (
	.A(ssiDataOut0_m[11]),
	.B(MDTPosition_0[11]),
	.C(un1_discoverIdDataOut_0_iv_4_Z[11]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_10[11] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[11]  (
	.A(wdtDataOut[11]),
	.B(un155_data),
	.C(N_229),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_6[11] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[15]  (
	.A(un177_data),
	.B(ssiDataOut0_m[15]),
	.C(latencyDataOut[15]),
	.D(un1_discoverIdDataOut_0_iv_6_Z[15]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_11[15] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[5]  (
	.A(mdtSimpDataOut1_m[5]),
	.B(un1_discoverIdDataOut_0_iv_4_Z[5]),
	.C(N_274),
	.D(mdtSimpDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_11[5] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[5]  (
	.A(wdtDataOut[5]),
	.B(un155_data),
	.C(un1_data_11_1z),
	.D(Exp0QuadDataOut_4),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_8[5] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[10]  (
	.A(ssiDataOut0_m[10]),
	.B(MDTPosition_0[10]),
	.C(un1_discoverIdDataOut_0_iv_4_Z[10]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_10[10] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[10]  (
	.A(wdtDataOut[10]),
	.B(un155_data),
	.C(N_228),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_6[10] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[12]  (
	.A(ssiDataOut0_m[12]),
	.B(MDTPosition_0[12]),
	.C(un1_discoverIdDataOut_0_iv_4_Z[12]),
	.D(mdtSimpDataOut1_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_10[12] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[12]  (
	.A(wdtDataOut[12]),
	.B(un155_data),
	.C(N_230),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_6[12] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[17]  (
	.A(wdtDataOut[17]),
	.B(un155_data),
	.C(SSIDataLatch_0_16),
	.D(ssiDataOut1_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_7[17] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[2]  (
	.A(un9_data_1z),
	.B(discoverIdDataOut[2]),
	.C(d8DataOut_m[2]),
	.D(un1_discoverIdDataOut_0_iv_5_Z[2]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_11[2] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[2]  (
	.A(wdtDataOut[2]),
	.B(un155_data),
	.C(N_223_0),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_2[2] .INIT=16'hF888;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_4[24]  (
	.A(SSIDataLatch[24]),
	.B(un1_discoverIdDataOut_0_iv_0_0_Z[24]),
	.C(ssiDataOut1_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[24])
);
defparam \un1_discoverIdDataOut_0_iv_4[24] .INIT=8'hEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[24]  (
	.A(un170_data),
	.B(un1_data_9),
	.C(QuadA1DataOut_23),
	.D(d8DataOut_m6[24]),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[24])
);
defparam \un1_discoverIdDataOut_0_iv_1[24] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[26]  (
	.A(un1_data_9),
	.B(d8DataOut_m[26]),
	.C(QuadA1DataOut_19),
	.D(un1_discoverIdDataOut_0_iv_3_Z[26]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[26])
);
defparam \un1_discoverIdDataOut_0_iv_6[26] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[14]  (
	.A(un177_data),
	.B(ssiDataOut0_m[14]),
	.C(latencyDataOut[14]),
	.D(un1_discoverIdDataOut_0_iv_6_Z[14]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_11[14] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[20]  (
	.A(un177_data),
	.B(latencyDataOut[20]),
	.C(SSIDataLatch_0_19),
	.D(ssiDataOut1_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[20])
);
defparam \un1_discoverIdDataOut_0_iv_4[20] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[22]  (
	.A(un177_data),
	.B(latencyDataOut[22]),
	.C(SSIDataLatch[22]),
	.D(ssiDataOut1_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[22])
);
defparam \un1_discoverIdDataOut_0_iv_1[22] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[23]  (
	.A(un177_data),
	.B(latencyDataOut[23]),
	.C(SSIDataLatch[23]),
	.D(ssiDataOut1_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[23])
);
defparam \un1_discoverIdDataOut_0_iv_1[23] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_10[1]  (
	.A(un152_data),
	.B(d8DataOut_m[1]),
	.C(cpuLedDataOut_0),
	.D(un1_discoverIdDataOut_iv_1_Z[1]),
	.Y(un1_discoverIdDataOut_iv_10_Z[1])
);
defparam \un1_discoverIdDataOut_iv_10[1] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[13]  (
	.A(un177_data),
	.B(ssiDataOut0_m[13]),
	.C(latencyDataOut[13]),
	.D(un1_discoverIdDataOut_0_iv_6_Z[13]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_11[13] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[13]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_2_0),
	.C(QuadA1DataOut_1_0),
	.D(Exp0QuadDataOut_m[13]),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_7[13] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_1_RNO[28]  (
	.A(un474_data),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m2[15]),
	.D(QuadDataOut_1_2_1),
	.Y(Exp1QuadDataOut_m[20])
);
defparam \un1_discoverIdDataOut_0_iv_8_1_RNO[28] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[15]  (
	.A(un1_data_6),
	.B(QuadDataOut_1_73_0),
	.C(QuadDataOut_1_2),
	.D(QuadA0DataOut_1_0),
	.Y(QuadA0DataOut_m[15])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[15] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_RNO[24]  (
	.A(un1_data_6),
	.B(QuadDataOut_1_17_0),
	.C(QuadDataOut_1_2),
	.D(QuadA0DataOut_1_0),
	.Y(QuadA0DataOut_m[24])
);
defparam \un1_discoverIdDataOut_0_iv_RNO[24] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0_RNO[25]  (
	.A(un1_data_6),
	.B(QuadDataOut_1_61),
	.C(QuadDataOut_1_2),
	.D(QuadA0DataOut_1_0),
	.Y(QuadA0DataOut_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_0_RNO[25] .INIT=16'hAAA8;
// @40:1856
  CFG3 un528_data_i_a2 (
	.A(un112_data_i),
	.B(N_1953),
	.C(Exp2LEDRead),
	.Y(N_1971)
);
defparam un528_data_i_a2.INIT=8'h04;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO_0[19]  (
	.A(un1_data_6),
	.B(QuadDataOut_1_45),
	.C(QuadDataOut_1_2),
	.D(QuadA0DataOut_1_0),
	.Y(QuadA0DataOut_m[19])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO_0[19] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[18]  (
	.A(un1_data_6),
	.B(QuadDataOut_1_41),
	.C(QuadDataOut_1_2),
	.D(QuadA0DataOut_1_0),
	.Y(QuadA0DataOut_m[18])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[18] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[2]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_0_d0),
	.D(QuadDataOut_1_m3_0_d0),
	.Y(Exp0QuadDataOut_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[2] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[9]  (
	.A(un1_data_9),
	.B(un1_data_6),
	.C(QuadA1DataOut_8),
	.D(QuadA0DataOut_8),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_1[9] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[18]  (
	.A(ssiDataOut1_m[18]),
	.B(SSIDataLatch_0_17),
	.C(un1_discoverIdDataOut_0_iv_5_Z[18]),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_10[18] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[7]  (
	.A(un159_data),
	.B(un1_data_6),
	.C(QuadA0DataOut_6),
	.D(FPGAProgDOut[7]),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_1[7] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[11]  (
	.A(un1_data_9),
	.B(un1_data_6),
	.C(QuadA1DataOut_10),
	.D(QuadA0DataOut_10),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_1[11] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[10]  (
	.A(un1_data_9),
	.B(un1_data_6),
	.C(QuadA1DataOut_9),
	.D(QuadA0DataOut_9),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_1[10] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[12]  (
	.A(un1_data_9),
	.B(un1_data_6),
	.C(QuadA1DataOut_11),
	.D(QuadA0DataOut_11),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_1[12] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[17]  (
	.A(un1_data_6),
	.B(QuadA1DataOut_m[17]),
	.C(QuadA0DataOut_2_0),
	.D(QuadA0DataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_2[17] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[26]  (
	.A(ssiDataOut1_m[26]),
	.B(N_235),
	.C(un1_discoverIdDataOut_0_iv_1_Z[26]),
	.D(ssiDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[26])
);
defparam \un1_discoverIdDataOut_0_iv_5[26] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[25]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_2_12),
	.C(QuadA1DataOut_1_2),
	.D(QuadA0DataOut_m[25]),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[25])
);
defparam \un1_discoverIdDataOut_0_iv_0[25] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[14]  (
	.A(un159_data),
	.B(un1_data_6),
	.C(QuadA0DataOut_13),
	.D(FPGAProgDOut[14]),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_1[14] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[16]  (
	.A(un159_data),
	.B(un1_data_6),
	.C(QuadA0DataOut_15),
	.D(FPGAProgDOut[16]),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_1[16] .INIT=16'hEAC0;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_7_2[20]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[20]),
	.B(un1_discoverIdDataOut_0_iv_1_Z[20]),
	.C(un1_discoverIdDataOut_0_iv_0_Z[20]),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[20])
);
defparam \un1_discoverIdDataOut_0_iv_7_2[20] .INIT=8'hFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[13]  (
	.A(un159_data),
	.B(un1_data_6),
	.C(QuadA0DataOut_12),
	.D(FPGAProgDOut[13]),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_1[13] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[14]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_0_12),
	.D(QuadDataOut_1_m2_0[14]),
	.Y(Exp1QuadDataOut_m[14])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[14] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7_RNO[20]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m2[15]),
	.D(QuadDataOut_1_2_1),
	.Y(Exp1QuadDataOut_m[24])
);
defparam \un1_discoverIdDataOut_0_iv_7_RNO[20] .INIT=16'hA820;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO_0[6]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_4),
	.D(QuadDataOut_1_m2[6]),
	.Y(Exp1QuadDataOut_m[6])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO_0[6] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[7]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_0_5),
	.D(QuadDataOut_1_m2_0[7]),
	.Y(Exp1QuadDataOut_m[7])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[7] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO_0[12]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_10),
	.D(QuadDataOut_1_m2[12]),
	.Y(Exp1QuadDataOut_m[12])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO_0[12] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[13]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_sm3_1),
	.C(QuadDataOut_1_m4_0_11),
	.D(QuadDataOut_1_m2_0[13]),
	.Y(Exp1QuadDataOut_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[13] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5_RNO[30]  (
	.A(N_320),
	.B(un1_expleddataout_0),
	.C(expLedDataOut_1_m6_0),
	.D(Exp0LED_0),
	.Y(expLedDataOut_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_5_RNO[30] .INIT=16'h5410;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7_RNO[16]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_17_1),
	.C(QuadDataOut_1_2_0),
	.D(Exp0QuadDataOut_1_0),
	.Y(Exp0QuadDataOut_m[16])
);
defparam \un1_discoverIdDataOut_0_iv_7_RNO[16] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[22]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_13),
	.C(QuadDataOut_1_2_2),
	.D(Exp1QuadDataOut_1_0),
	.Y(Exp1QuadDataOut_m[22])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[22] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO[23]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_9_0),
	.C(QuadDataOut_1_2_2),
	.D(Exp1QuadDataOut_1_0),
	.Y(Exp1QuadDataOut_m[23])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[23] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_2[25]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_5),
	.C(QuadDataOut_1_2_2),
	.D(Exp1QuadDataOut_1_0),
	.Y(Exp1QuadDataOut_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_2[25] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO[15]  (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_25),
	.C(QuadDataOut_1_2_0),
	.D(Exp0QuadDataOut_1_0),
	.Y(Exp0QuadDataOut_m[15])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO[15] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[19]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_33),
	.C(QuadDataOut_1_2_2),
	.D(Exp1QuadDataOut_1_0),
	.Y(Exp1QuadDataOut_m[19])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[19] .INIT=16'hAAA8;
// @40:1866
  CFG4 un1_data_11_RNIOKBP (
	.A(un1_data_11_1z),
	.B(QuadDataOut_1_5_0),
	.C(QuadDataOut_1_2_0),
	.D(Exp0QuadDataOut_1_0),
	.Y(Exp0QuadDataOut_m_0)
);
defparam un1_data_11_RNIOKBP.INIT=16'hAAA8;
// @40:1866
  CFG4 un1_data_12_RNII3S21 (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_29),
	.C(QuadDataOut_1_2_2),
	.D(Exp1QuadDataOut_1_0),
	.Y(Exp1QuadDataOut_m_18)
);
defparam un1_data_12_RNII3S21.INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[18]  (
	.A(un1_data_12_1z),
	.B(QuadDataOut_1_2_2),
	.C(QuadDataOut_1_1),
	.D(Exp1QuadDataOut_1_0),
	.Y(Exp1QuadDataOut_m[18])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[18] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13[17]  (
	.A(un1_discoverIdDataOut_0_iv_7_Z[17]),
	.B(un1_discoverIdDataOut_0_iv_6_Z[17]),
	.C(un1_discoverIdDataOut_0_iv_5_Z[17]),
	.D(un1_discoverIdDataOut_0_iv_4_Z[17]),
	.Y(un1_discoverIdDataOut_0_iv_13_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_13[17] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_7[1]  (
	.A(un1_data_12_1z),
	.B(un1_data_11_1z),
	.C(Exp1QuadDataOut_0),
	.D(Exp0QuadDataOut_0),
	.Y(un1_discoverIdDataOut_iv_7_Z[1])
);
defparam \un1_discoverIdDataOut_iv_7[1] .INIT=16'hECA0;
// @40:1861
  CFG3 un584_data_0_a2_0 (
	.A(un124_data_i),
	.B(N_1971),
	.C(Exp3LEDRead),
	.Y(N_2197)
);
defparam un584_data_0_a2_0.INIT=8'h04;
// @40:1866
  CFG4 un1_data_13 (
	.A(un124_data_i),
	.B(un112_data_i),
	.C(N_1953),
	.D(Exp2LEDRead),
	.Y(un1_data_13_1z)
);
defparam un1_data_13.INIT=16'h3020;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[16]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_2_3),
	.C(QuadA1DataOut_1_2),
	.D(Exp0QuadDataOut_m[16]),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_7[16] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[30]  (
	.A(un170_data),
	.B(expLedDataOut_m[2]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[30]),
	.D(d8DataOut_m6[30]),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[30])
);
defparam \un1_discoverIdDataOut_0_iv_5[30] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[3]  (
	.A(un1_data_11_1z),
	.B(un1_discoverIdDataOut_0_iv_2_Z[3]),
	.C(Exp1QuadDataOut_m_0),
	.D(Exp0QuadDataOut_2_d0),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_9[3] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[2]  (
	.A(un1_data_12_1z),
	.B(un1_discoverIdDataOut_0_iv_2_Z[2]),
	.C(Exp1QuadDataOut_1_d0),
	.D(Exp0QuadDataOut_m[2]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_9[2] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_1[28]  (
	.A(un124_data_i),
	.B(N_1971),
	.C(Exp2QuadDataOut_19),
	.D(Exp1QuadDataOut_m[20]),
	.Y(un1_discoverIdDataOut_0_iv_8_1_Z[28])
);
defparam \un1_discoverIdDataOut_0_iv_8_1[28] .INIT=16'hFF80;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO_0[13]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_1[13]),
	.D(QuadDataOut_1_m2_1[13]),
	.Y(Exp2QuadDataOut_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO_0[13] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[14]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_1[14]),
	.D(QuadDataOut_1_m2_1[14]),
	.Y(Exp2QuadDataOut_m[14])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[14] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0_RNO[17]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_17_2),
	.C(QuadDataOut_1_2_3),
	.D(Exp2QuadDataOut_1_0),
	.Y(Exp2QuadDataOut_m[17])
);
defparam \un1_discoverIdDataOut_0_iv_0_RNO[17] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4_RNO[22]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_9_1),
	.C(QuadDataOut_1_2_3),
	.D(Exp2QuadDataOut_1_0),
	.Y(Exp2QuadDataOut_m[22])
);
defparam \un1_discoverIdDataOut_0_iv_4_RNO[22] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4_RNO[23]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_5_1),
	.C(QuadDataOut_1_2_3),
	.D(Exp2QuadDataOut_1_0),
	.Y(Exp2QuadDataOut_m[23])
);
defparam \un1_discoverIdDataOut_0_iv_4_RNO[23] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_1[25]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_2_3),
	.C(QuadDataOut_1_1_0),
	.D(Exp2QuadDataOut_1_0),
	.Y(Exp2QuadDataOut_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_1[25] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO[6]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_0_4),
	.D(QuadDataOut_1_m2_0[6]),
	.Y(Exp2QuadDataOut_m[6])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO[6] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[7]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_1[7]),
	.D(QuadDataOut_1_m2_1[7]),
	.Y(Exp2QuadDataOut_m[7])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[7] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[10]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_0_8),
	.D(QuadDataOut_1_m2_0[10]),
	.Y(Exp2QuadDataOut_m[10])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[10] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO[12]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_0_10),
	.D(QuadDataOut_1_m2_0[12]),
	.Y(Exp2QuadDataOut_m[12])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO[12] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[11]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_0_9),
	.D(QuadDataOut_1_m2_0[11]),
	.Y(Exp2QuadDataOut_m[11])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[11] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11_RNO[9]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_0_7),
	.D(QuadDataOut_1_m2_0[9]),
	.Y(Exp2QuadDataOut_m[9])
);
defparam \un1_discoverIdDataOut_0_iv_11_RNO[9] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO_0[2]  (
	.A(un1_data_13_1z),
	.B(QuadDataOut_1_sm3_2),
	.C(QuadDataOut_1_m4_0_0),
	.D(QuadDataOut_1_m3_0_0),
	.Y(Exp2QuadDataOut_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO_0[2] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[19]  (
	.A(SSIDataLatch_0_18),
	.B(un1_discoverIdDataOut_0_iv_5_Z[19]),
	.C(ssiDataOut1_m_0_5),
	.D(Exp1QuadDataOut_m[19]),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_10[19] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[4]  (
	.A(un1_data_13_1z),
	.B(un1_data_12_1z),
	.C(Exp2QuadDataOut_3),
	.D(Exp1QuadDataOut_3),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_1[4] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[15]  (
	.A(un1_data_13_1z),
	.B(ssiDataOut1_m[15]),
	.C(Exp2QuadDataOut_2_0),
	.D(Exp2QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_2[15] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[5]  (
	.A(un1_data_13_1z),
	.B(un1_data_12_1z),
	.C(Exp2QuadDataOut_4),
	.D(Exp1QuadDataOut_4),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_1[5] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[17]  (
	.A(un1_data_12_1z),
	.B(Exp2QuadDataOut_m[17]),
	.C(Exp1QuadDataOut_2[17]),
	.D(Exp1QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_0[17] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[16]  (
	.A(un1_data_13_1z),
	.B(SSIDataLatch_0_15),
	.C(ssiDataOut1_m_0_5),
	.D(Exp2QuadDataOut_15),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_2[16] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[22]  (
	.A(un1_data_11_1z),
	.B(Exp2QuadDataOut_m[22]),
	.C(Exp0QuadDataOut_2_5),
	.D(Exp0QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[22])
);
defparam \un1_discoverIdDataOut_0_iv_4[22] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[23]  (
	.A(un1_data_11_1z),
	.B(Exp2QuadDataOut_m[23]),
	.C(Exp0QuadDataOut_2_6),
	.D(Exp0QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[23])
);
defparam \un1_discoverIdDataOut_0_iv_4[23] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_8[1]  (
	.A(un1_data_13_1z),
	.B(un1_CPUConfigRead),
	.C(Exp2QuadDataOut_0),
	.D(DLL_LOCK),
	.Y(un1_discoverIdDataOut_iv_8_Z[1])
);
defparam \un1_discoverIdDataOut_iv_8[1] .INIT=16'hECA0;
// @40:1866
  CFG4 un1_data_15 (
	.A(un136_data_i),
	.B(un124_data_i),
	.C(N_1971),
	.D(Exp3LEDRead),
	.Y(un1_data_15_1z)
);
defparam un1_data_15.INIT=16'h3020;
// @40:1864
  CFG3 un614_data_0_a2 (
	.A(N_878_i),
	.B(un136_data_i),
	.C(N_2197),
	.Y(un614_data)
);
defparam un614_data_0_a2.INIT=8'h20;
// @40:1866
  CFG3 un584_data_0_a2_0_RNIDLEC (
	.A(un136_data_i),
	.B(N_2197),
	.C(Exp3QuadDataOut_19),
	.Y(Exp3QuadDataOut_m_17)
);
defparam un584_data_0_a2_0_RNIDLEC.INIT=8'h80;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[9]  (
	.A(un1_data_12_1z),
	.B(un1_discoverIdDataOut_0_iv_6_Z[9]),
	.C(Exp2QuadDataOut_m[9]),
	.D(Exp1QuadDataOut_8),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_11[9] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[18]  (
	.A(un1_data_13_1z),
	.B(un1_discoverIdDataOut_0_iv_6_Z[18]),
	.C(Exp2QuadDataOut_17),
	.D(Exp1QuadDataOut_m[18]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_11[18] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[7]  (
	.A(SSIDataLatch_0_6),
	.B(un1_discoverIdDataOut_0_iv_1_Z[7]),
	.C(ssiDataOut1_m_0_5),
	.D(Exp2QuadDataOut_m[7]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_9[7] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[11]  (
	.A(un1_data_12_1z),
	.B(un1_discoverIdDataOut_0_iv_6_Z[11]),
	.C(Exp2QuadDataOut_m[11]),
	.D(Exp1QuadDataOut_10),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_11[11] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[15]  (
	.A(un159_data),
	.B(QuadA0DataOut_m[15]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[15]),
	.D(FPGAProgDOut[15]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_9[15] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[10]  (
	.A(un1_data_12_1z),
	.B(un1_discoverIdDataOut_0_iv_6_Z[10]),
	.C(Exp2QuadDataOut_m[10]),
	.D(Exp1QuadDataOut_9),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_11[10] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[25]  (
	.A(ssiDataOut1_m[25]),
	.B(ssiDataOut0_m[25]),
	.C(Exp2QuadDataOut_m[25]),
	.D(Exp1QuadDataOut_m[25]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[25])
);
defparam \un1_discoverIdDataOut_0_iv_9[25] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[14]  (
	.A(N_222),
	.B(un1_discoverIdDataOut_0_iv_1_Z[14]),
	.C(Exp2QuadDataOut_m[14]),
	.D(ssiDataOut1_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_9[14] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[22]  (
	.A(SSIDataLatch_0_21),
	.B(un1_discoverIdDataOut_0_iv_4_Z[22]),
	.C(ssiDataOut0_m_0_5),
	.D(Exp1QuadDataOut_m[22]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[22])
);
defparam \un1_discoverIdDataOut_0_iv_8[22] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[23]  (
	.A(SSIDataLatch_0_22),
	.B(un1_discoverIdDataOut_0_iv_4_Z[23]),
	.C(ssiDataOut0_m_0_5),
	.D(Exp1QuadDataOut_m[23]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[23])
);
defparam \un1_discoverIdDataOut_0_iv_8[23] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[13]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_2_6),
	.D(QuadDataOut_1_m2_2_6),
	.Y(Exp3QuadDataOut_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[13] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[14]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_2_7),
	.D(QuadDataOut_1_m2_2_7),
	.Y(Exp3QuadDataOut_m[14])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[14] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[17]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_9_2),
	.C(QuadDataOut_1_2_4),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_m[17])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[17] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_1[22]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_5_2),
	.C(QuadDataOut_1_2_4),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_m[22])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_1[22] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO_1[23]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_2_4),
	.C(QuadDataOut_1_1_1),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_m[23])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO_1[23] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7_RNO[25]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_21),
	.C(QuadDataOut_1_2_4),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_m[25])
);
defparam \un1_discoverIdDataOut_0_iv_7_RNO[25] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[6]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_1[6]),
	.D(QuadDataOut_1_m2_1[6]),
	.Y(Exp3QuadDataOut_m[6])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[6] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[7]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_2_0),
	.D(QuadDataOut_1_m2_2_0),
	.Y(Exp3QuadDataOut_m[7])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[7] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[10]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_1[10]),
	.D(QuadDataOut_1_m2_1[10]),
	.Y(Exp3QuadDataOut_m[10])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[10] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[12]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_1[12]),
	.D(QuadDataOut_1_m2_1[12]),
	.Y(Exp3QuadDataOut_m[12])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[12] .INIT=16'hA280;
// @40:1866
  CFG4 un677_data_i_a2 (
	.A(N_878_i),
	.B(un136_data_i),
	.C(N_2197),
	.D(un18_anlgdata_0_o2),
	.Y(N_1527_i)
);
defparam un677_data_i_a2.INIT=16'hFFEF;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[16]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_13_0),
	.C(QuadDataOut_1_2_4),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_m[16])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[16] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10_RNO[15]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_17_3),
	.C(QuadDataOut_1_2_4),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_m[15])
);
defparam \un1_discoverIdDataOut_0_iv_10_RNO[15] .INIT=16'hAAA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[11]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_1[11]),
	.D(QuadDataOut_1_m2_1[11]),
	.Y(Exp3QuadDataOut_m[11])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[11] .INIT=16'hA280;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[9]  (
	.A(un1_data_15_1z),
	.B(QuadDataOut_1_sm3_3),
	.C(QuadDataOut_1_m4_1[9]),
	.D(QuadDataOut_1_m2_1[9]),
	.Y(Exp3QuadDataOut_m[9])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[9] .INIT=16'hA280;
// @40:1866
  CFG2 \un1_discoverIdDataOut_0_iv_8_RNO[2]  (
	.A(Exp3QuadDataOut_1_d0),
	.B(un1_data_15_1z),
	.Y(Exp3QuadDataOut_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO[2] .INIT=4'h8;
// @40:1866
  CFG2 un1_data_15_RNIBV06 (
	.A(Exp3QuadDataOut_19),
	.B(un1_data_15_1z),
	.Y(Exp3QuadDataOut_m[24])
);
defparam un1_data_15_RNIBV06.INIT=4'h8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[4]  (
	.A(un177_data),
	.B(un1_data_15_1z),
	.C(latencyDataOut[4]),
	.D(Exp3QuadDataOut_3),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_3[4] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[19]  (
	.A(un159_data),
	.B(un1_data_15_1z),
	.C(FPGAProgDOut[19]),
	.D(Exp3QuadDataOut_18),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_2[19] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[5]  (
	.A(un177_data),
	.B(un1_data_15_1z),
	.C(latencyDataOut[5]),
	.D(Exp3QuadDataOut_4),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_3[5] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13[12]  (
	.A(un1_discoverIdDataOut_0_iv_10_Z[12]),
	.B(un1_discoverIdDataOut_0_iv_6_Z[12]),
	.C(Exp2QuadDataOut_m[12]),
	.D(Exp1QuadDataOut_m[12]),
	.Y(un1_discoverIdDataOut_0_iv_13_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_13[12] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_5[1]  (
	.A(un159_data),
	.B(un1_data_15_1z),
	.C(FPGAProgDOut[1]),
	.D(Exp3QuadDataOut_0),
	.Y(un1_discoverIdDataOut_iv_5_Z[1])
);
defparam \un1_discoverIdDataOut_iv_5[1] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO_0[4]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_3),
	.C(DataOut0_3),
	.D(BankSelect),
	.Y(AnlgDATA_m[4])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO_0[4] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13_RNO_0[2]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_1),
	.C(DataOut0_1),
	.D(BankSelect),
	.Y(AnlgDATA_m[2])
);
defparam \un1_discoverIdDataOut_0_iv_13_RNO_0[2] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12_RNO_0[9]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_8),
	.C(DataOut0_8),
	.D(BankSelect),
	.Y(AnlgDATA_m[9])
);
defparam \un1_discoverIdDataOut_0_iv_12_RNO_0[9] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO_0[13]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_12),
	.C(DataOut0_12),
	.D(BankSelect),
	.Y(AnlgDATA_m[13])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO_0[13] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO_0[7]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_6),
	.C(DataOut0_6),
	.D(BankSelect),
	.Y(AnlgDATA_m[7])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO_0[7] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9_RNO[5]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_4),
	.C(DataOut0_4),
	.D(BankSelect),
	.Y(AnlgDATA_m[5])
);
defparam \un1_discoverIdDataOut_0_iv_9_RNO[5] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_14_RNO_1[1]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_0),
	.C(DataOut0_0),
	.D(BankSelect),
	.Y(AnlgDATA_m[1])
);
defparam \un1_discoverIdDataOut_iv_14_RNO_1[1] .INIT=16'hA088;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8_RNO_0[14]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_13),
	.C(DataOut0_13),
	.D(BankSelect),
	.Y(AnlgDATA_m[14])
);
defparam \un1_discoverIdDataOut_0_iv_8_RNO_0[14] .INIT=16'hA088;
// @40:1866
  CFG4 \AnlgDATA_m[15]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_14),
	.C(DataOut0_14),
	.D(BankSelect),
	.Y(AnlgDATA_m_0_d0)
);
defparam \AnlgDATA_m[15] .INIT=16'h0A22;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[9]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_0_iv_3_Z[9]),
	.C(FPGAProgDOut[9]),
	.D(Exp3QuadDataOut_m[9]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_9[9] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[18]  (
	.A(un1_data_15_1z),
	.B(un1_discoverIdDataOut_0_iv_3_Z[18]),
	.C(FPGAIDRead_m),
	.D(Exp3QuadDataOut_17),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_9[18] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[18]  (
	.A(un1_data_11_1z),
	.B(Exp0QuadDataOut_2_1),
	.C(Exp0QuadDataOut_1_0),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_0[18] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[7]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[7]),
	.B(MDTPosition_Z[7]),
	.C(Exp3QuadDataOut_m[7]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_10[7] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[4]  (
	.A(un159_data),
	.B(ssiDataOut0_m[4]),
	.C(un1_discoverIdDataOut_0_iv_3_Z[4]),
	.D(FPGAProgDOut[4]),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_10[4] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[6]  (
	.A(un177_data),
	.B(latencyDataOut[6]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[6]),
	.D(Exp3QuadDataOut_m[6]),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_10[6] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[6]  (
	.A(SSIDataLatch_0_5),
	.B(ssiDataOut1_m_0_5),
	.C(AnlgDATA_m_0_0),
	.D(DataOut_3),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_0[6] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[11]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_0_iv_3_Z[11]),
	.C(FPGAProgDOut[11]),
	.D(Exp3QuadDataOut_m[11]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_9[11] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[15]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[15]),
	.B(MDTPosition_Z[15]),
	.C(Exp3QuadDataOut_m[15]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_10[15] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[19]  (
	.A(un1_data_11_1z),
	.B(Exp0QuadDataOut_2_2),
	.C(Exp0QuadDataOut_1_0),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_0[19] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[10]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_0_iv_3_Z[10]),
	.C(FPGAProgDOut[10]),
	.D(Exp3QuadDataOut_m[10]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_9[10] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[12]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_0_iv_3_Z[12]),
	.C(FPGAProgDOut[12]),
	.D(Exp3QuadDataOut_m[12]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_9[12] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[12]  (
	.A(un1_data_11_1z),
	.B(Exp0QuadDataOut_11),
	.C(AnlgDATA_m_0_0),
	.D(DataOut_9),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[12])
);
defparam \un1_discoverIdDataOut_0_iv_0[12] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[17]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_0_iv_2_Z[17]),
	.C(FPGAProgDOut[17]),
	.D(Exp3QuadDataOut_m[17]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_9[17] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[17]  (
	.A(un1_data_11_1z),
	.B(Exp0QuadDataOut_2_0),
	.C(Exp0QuadDataOut_1_0),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[17])
);
defparam \un1_discoverIdDataOut_0_iv_1[17] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[2]  (
	.A(un1_data_6),
	.B(QuadA0DataOut_1_d0),
	.C(Exp3QuadDataOut_m[2]),
	.D(Exp2QuadDataOut_m[2]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_8[2] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[25]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_0_iv_0_Z[25]),
	.C(FPGAProgDOut[25]),
	.D(Exp3QuadDataOut_m[25]),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[25])
);
defparam \un1_discoverIdDataOut_0_iv_7[25] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[25]  (
	.A(un1_data_11_1z),
	.B(Exp0QuadDataOut_2_8),
	.C(Exp0QuadDataOut_1_0),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[25])
);
defparam \un1_discoverIdDataOut_0_iv_6[25] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[27]  (
	.A(un159_data),
	.B(un1_discoverIdDataOut_4_0),
	.C(FPGAProgDOut[27]),
	.D(Exp3QuadDataOut_m[24]),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[27])
);
defparam \un1_discoverIdDataOut_0_iv_5[27] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[14]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[14]),
	.B(MDTPosition_Z[14]),
	.C(Exp3QuadDataOut_m[14]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_10[14] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[16]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[16]),
	.B(MDTPosition_Z[16]),
	.C(Exp3QuadDataOut_m[16]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_10[16] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[22]  (
	.A(un1_data_6),
	.B(QuadA0DataOut_2_5),
	.C(QuadA0DataOut_1_0),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[22])
);
defparam \un1_discoverIdDataOut_0_iv_5[22] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_5[23]  (
	.A(un1_data_6),
	.B(QuadA0DataOut_2_6),
	.C(QuadA0DataOut_1_0),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_0_iv_5_Z[23])
);
defparam \un1_discoverIdDataOut_0_iv_5[23] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[13]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[13]),
	.B(MDTPosition_Z[13]),
	.C(Exp3QuadDataOut_m[13]),
	.D(mdtSimpDataOut0_m_0_8),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_10[13] .INIT=16'hFEFA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[18]  (
	.A(un159_data),
	.B(QuadA0DataOut_m[18]),
	.C(un1_discoverIdDataOut_0_iv_0_Z[18]),
	.D(FPGAProgDOut[18]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[18])
);
defparam \un1_discoverIdDataOut_0_iv_8[18] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_3[30]  (
	.A(un159_data),
	.B(un1_data_17),
	.C(controlIoDataOut_3),
	.D(FPGAProgDOut[30]),
	.Y(un1_discoverIdDataOut_0_iv_3_Z[30])
);
defparam \un1_discoverIdDataOut_0_iv_3[30] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[3]  (
	.A(QuadA0DataOut_m_0),
	.B(un1_discoverIdDataOut_0_iv_7_Z[3]),
	.C(Exp3QuadDataOut_m_0),
	.D(Exp2QuadDataOut_m_0),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_12[3] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_10[3]  (
	.A(mdtSimpDataOut0_m[3]),
	.B(un1_discoverIdDataOut_0_iv_4_Z[3]),
	.C(AnlgDATA_m_0_0),
	.D(DataOut_0),
	.Y(un1_discoverIdDataOut_0_iv_10_Z[3])
);
defparam \un1_discoverIdDataOut_0_iv_10[3] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[7]  (
	.A(wdtDataOut[7]),
	.B(un155_data),
	.C(Exp1QuadDataOut_m[7]),
	.D(AnlgDATA_m[7]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_8[7] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[11]  (
	.A(un1_discoverIdDataOut_0_iv_1_Z[11]),
	.B(Exp0QuadDataOut_m[11]),
	.C(AnlgDATA_m_0_0),
	.D(DataOut_8),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[11])
);
defparam \un1_discoverIdDataOut_0_iv_8[11] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[15]  (
	.A(un1_data_12_1z),
	.B(un1_discoverIdDataOut_0_iv_0_Z[15]),
	.C(Exp1QuadDataOut_2[15]),
	.D(Exp1QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_8[15] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_7[19]  (
	.A(un1_data_13_1z),
	.B(un1_discoverIdDataOut_0_iv_0_Z[19]),
	.C(Exp2QuadDataOut_2_4),
	.D(Exp2QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_7_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_7[19] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[5]  (
	.A(SSIDataLatch_0_4),
	.B(un1_discoverIdDataOut_0_iv_1_Z[5]),
	.C(ssiDataOut1_m_0_5),
	.D(AnlgDATA_m[5]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_9[5] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[10]  (
	.A(un1_discoverIdDataOut_0_iv_1_Z[10]),
	.B(Exp0QuadDataOut_m[10]),
	.C(AnlgDATA_m_0_0),
	.D(DataOut_7),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[10])
);
defparam \un1_discoverIdDataOut_0_iv_8[10] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[27]  (
	.A(un170_data),
	.B(un1_data_17),
	.C(controlIoDataOut_0),
	.D(d8DataOut_m6[27]),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[27])
);
defparam \un1_discoverIdDataOut_0_iv_4[27] .INIT=16'hEAC0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[14]  (
	.A(wdtDataOut[14]),
	.B(un155_data),
	.C(Exp1QuadDataOut_m[14]),
	.D(AnlgDATA_m[14]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_8[14] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[16]  (
	.A(un1_data_12_1z),
	.B(un1_discoverIdDataOut_0_iv_0_Z[16]),
	.C(Exp1QuadDataOut_2[16]),
	.D(Exp1QuadDataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_8[16] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[22]  (
	.A(QuadA1DataOut_m[22]),
	.B(un1_discoverIdDataOut_0_iv_5_Z[22]),
	.C(FPGAProgDOut_m[22]),
	.D(Exp3QuadDataOut_m[22]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[22])
);
defparam \un1_discoverIdDataOut_0_iv_9[22] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[23]  (
	.A(QuadA1DataOut_m[23]),
	.B(un1_discoverIdDataOut_0_iv_5_Z[23]),
	.C(FPGAProgDOut_m[23]),
	.D(Exp3QuadDataOut_m[23]),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[23])
);
defparam \un1_discoverIdDataOut_0_iv_9[23] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_15[1]  (
	.A(un1_discoverIdDataOut_iv_6_Z[1]),
	.B(un1_discoverIdDataOut_iv_5_Z[1]),
	.C(un1_discoverIdDataOut_iv_4_Z[1]),
	.D(un1_discoverIdDataOut_iv_3_Z[1]),
	.Y(un1_discoverIdDataOut_iv_15_Z[1])
);
defparam \un1_discoverIdDataOut_iv_15[1] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13[13]  (
	.A(ssiDataOut1_m[13]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[13]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[13]),
	.D(Exp2QuadDataOut_m[13]),
	.Y(un1_discoverIdDataOut_0_iv_13_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_13[13] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[13]  (
	.A(wdtDataOut[13]),
	.B(un155_data),
	.C(Exp1QuadDataOut_m[13]),
	.D(AnlgDATA_m[13]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[13])
);
defparam \un1_discoverIdDataOut_0_iv_8[13] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[28]  (
	.A(un425_data),
	.B(un1_discoverIdDataOut_0_iv_8_1_Z[28]),
	.C(Exp0QuadDataOut_19),
	.D(AnlgDATA_m_0_d0),
	.Y(un1_discoverIdDataOut_8_0)
);
defparam \un1_discoverIdDataOut_0_iv_8[28] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[9]  (
	.A(un1_discoverIdDataOut_0_iv_9_Z[9]),
	.B(un1_discoverIdDataOut_0_iv_1_Z[9]),
	.C(Exp0QuadDataOut_m[9]),
	.D(AnlgDATA_m[9]),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[9])
);
defparam \un1_discoverIdDataOut_0_iv_12[9] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[7]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_6),
	.C(un1_discoverIdDataOut_0_iv_8_Z[7]),
	.D(Exp0QuadDataOut_m[7]),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[7])
);
defparam \un1_discoverIdDataOut_0_iv_12[7] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[29]  (
	.A(un1_data_17),
	.B(expLedDataOut_m[1]),
	.C(controlIoDataOut_2),
	.D(un1_discoverIdDataOut_0_iv_2_Z[29]),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[29])
);
defparam \un1_discoverIdDataOut_0_iv_6[29] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13[4]  (
	.A(ssiDataOut1_m[4]),
	.B(un1_discoverIdDataOut_0_iv_8_Z[4]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[4]),
	.D(AnlgDATA_m[4]),
	.Y(un1_discoverIdDataOut_0_iv_13_Z[4])
);
defparam \un1_discoverIdDataOut_0_iv_13[4] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13[6]  (
	.A(un1_discoverIdDataOut_0_iv_8_Z[6]),
	.B(un1_discoverIdDataOut_0_iv_0_Z[6]),
	.C(Exp2QuadDataOut_m[6]),
	.D(Exp1QuadDataOut_m[6]),
	.Y(un1_discoverIdDataOut_0_iv_13_Z[6])
);
defparam \un1_discoverIdDataOut_0_iv_13[6] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[15]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_14),
	.C(un1_discoverIdDataOut_0_iv_8_Z[15]),
	.D(Exp0QuadDataOut_m[15]),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[15])
);
defparam \un1_discoverIdDataOut_0_iv_12[15] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_11[19]  (
	.A(QuadA1DataOut_m[19]),
	.B(QuadA0DataOut_m[19]),
	.C(un1_discoverIdDataOut_0_iv_7_Z[19]),
	.D(un1_discoverIdDataOut_0_iv_2_Z[19]),
	.Y(un1_discoverIdDataOut_0_iv_11_Z[19])
);
defparam \un1_discoverIdDataOut_0_iv_11[19] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_13[2]  (
	.A(mdtSimpDataOut0_m[2]),
	.B(un1_discoverIdDataOut_0_iv_9_Z[2]),
	.C(un1_discoverIdDataOut_0_iv_4_Z[2]),
	.D(AnlgDATA_m[2]),
	.Y(un1_discoverIdDataOut_0_iv_13_Z[2])
);
defparam \un1_discoverIdDataOut_0_iv_13[2] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_12[14]  (
	.A(un1_data_9),
	.B(QuadA1DataOut_13),
	.C(un1_discoverIdDataOut_0_iv_8_Z[14]),
	.D(Exp0QuadDataOut_m[14]),
	.Y(un1_discoverIdDataOut_0_iv_12_Z[14])
);
defparam \un1_discoverIdDataOut_0_iv_12[14] .INIT=16'hFFF8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv_14[1]  (
	.A(ssiDataOut1_m[1]),
	.B(ssiDataOut0_m[1]),
	.C(un1_discoverIdDataOut_iv_10_Z[1]),
	.D(AnlgDATA_m[1]),
	.Y(un1_discoverIdDataOut_iv_14_Z[1])
);
defparam \un1_discoverIdDataOut_iv_14[1] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[25]  (
	.A(un1_discoverIdDataOut_0_iv_9_Z[25]),
	.B(un1_discoverIdDataOut_0_iv_8_Z[25]),
	.C(un1_discoverIdDataOut_0_iv_7_Z[25]),
	.D(un1_discoverIdDataOut_0_iv_6_Z[25]),
	.Y(un1_discoverIdDataOut_0_iv[25])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[25] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[23]  (
	.A(un1_discoverIdDataOut_0_iv_9_Z[23]),
	.B(un1_discoverIdDataOut_0_iv_8_Z[23]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[23]),
	.D(un1_discoverIdDataOut_0_iv_1_Z[23]),
	.Y(un1_discoverIdDataOut_0_iv[23])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[23] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[22]  (
	.A(un1_discoverIdDataOut_0_iv_9_Z[22]),
	.B(un1_discoverIdDataOut_0_iv_8_Z[22]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[22]),
	.D(un1_discoverIdDataOut_0_iv_1_Z[22]),
	.Y(un1_discoverIdDataOut_0_iv[22])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[22] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[30]  (
	.A(un1_discoverIdDataOut_8_0),
	.B(un1_discoverIdDataOut_4_0),
	.C(SSIDataLatch_0_29),
	.D(ssiDataOut0_m_0_28),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[30])
);
defparam \un1_discoverIdDataOut_0_iv_0[30] .INIT=16'hFEEE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_15[5]  (
	.A(un1_discoverIdDataOut_0_iv_9_Z[5]),
	.B(un1_discoverIdDataOut_0_iv_8_Z[5]),
	.C(un1_discoverIdDataOut_0_iv_7_Z[5]),
	.D(un1_discoverIdDataOut_0_iv_6_Z[5]),
	.Y(un1_discoverIdDataOut_0_iv_15_Z[5])
);
defparam \un1_discoverIdDataOut_0_iv_15[5] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_14[16]  (
	.A(un1_discoverIdDataOut_0_iv_8_Z[16]),
	.B(un1_discoverIdDataOut_0_iv_7_Z[16]),
	.C(un1_discoverIdDataOut_0_iv_6_Z[16]),
	.D(un1_discoverIdDataOut_0_iv_5_Z[16]),
	.Y(un1_discoverIdDataOut_0_iv_14_Z[16])
);
defparam \un1_discoverIdDataOut_0_iv_14[16] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[17]  (
	.A(un1_discoverIdDataOut_0_iv_13_Z[17]),
	.B(un1_discoverIdDataOut_0_iv_9_Z[17]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[17]),
	.D(un1_discoverIdDataOut_0_iv_0_Z[17]),
	.Y(un1_discoverIdDataOut_0_iv[17])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[17] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[12]  (
	.A(un1_discoverIdDataOut_0_iv_13_Z[12]),
	.B(un1_discoverIdDataOut_0_iv_9_Z[12]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[12]),
	.D(un1_discoverIdDataOut_0_iv_0_Z[12]),
	.Y(un1_discoverIdDataOut_0_iv[12])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[12] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[10]  (
	.A(un1_discoverIdDataOut_0_iv_11_Z[10]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[10]),
	.C(un1_discoverIdDataOut_0_iv_9_Z[10]),
	.D(un1_discoverIdDataOut_0_iv_8_Z[10]),
	.Y(un1_discoverIdDataOut_0_iv[10])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[10] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[2]  (
	.A(un1_discoverIdDataOut_0_iv_13_Z[2]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[2]),
	.C(un1_discoverIdDataOut_0_iv_8_Z[2]),
	.D(un1_discoverIdDataOut_0_iv_7_Z[2]),
	.Y(un1_discoverIdDataOut_0_iv[2])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[2] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[3]  (
	.A(un1_discoverIdDataOut_0_iv_12_Z[3]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[3]),
	.C(un1_discoverIdDataOut_0_iv_10_Z[3]),
	.D(un1_discoverIdDataOut_0_iv_9_Z[3]),
	.Y(un1_discoverIdDataOut_0_iv[3])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[3] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[11]  (
	.A(un1_discoverIdDataOut_0_iv_11_Z[11]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[11]),
	.C(un1_discoverIdDataOut_0_iv_9_Z[11]),
	.D(un1_discoverIdDataOut_0_iv_8_Z[11]),
	.Y(un1_discoverIdDataOut_0_iv[11])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[11] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[9]  (
	.A(un1_discoverIdDataOut_0_iv_12_Z[9]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[9]),
	.C(un1_discoverIdDataOut_0_iv_5_Z[9]),
	.D(un1_discoverIdDataOut_0_iv_4_Z[9]),
	.Y(un1_discoverIdDataOut_0_iv[9])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[9] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[19]  (
	.A(un1_discoverIdDataOut_0_iv_11_Z[19]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[19]),
	.C(un1_discoverIdDataOut_0_iv_4_Z[19]),
	.D(un1_discoverIdDataOut_0_iv_3_Z[19]),
	.Y(un1_discoverIdDataOut_0_iv[19])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[19] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[18]  (
	.A(un1_discoverIdDataOut_0_iv_11_Z[18]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[18]),
	.C(un1_discoverIdDataOut_0_iv_9_Z[18]),
	.D(un1_discoverIdDataOut_0_iv_8_Z[18]),
	.Y(un1_discoverIdDataOut_0_iv[18])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[18] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[24]  (
	.A(SSIDataLatch_0_23),
	.B(un1_discoverIdDataOut_0_iv_4_Z[24]),
	.C(un1_discoverIdDataOut_0_iv_0_Z[24]),
	.D(ssiDataOut0_m_0_5),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[24])
);
defparam \un1_discoverIdDataOut_0_iv_6[24] .INIT=16'hFEFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[27]  (
	.A(un1_discoverIdDataOut_7[20]),
	.B(mdtSimpDataOut1_m[27]),
	.C(un1_discoverIdDataOut_0_iv_5_Z[27]),
	.D(un1_discoverIdDataOut_0_iv_2_Z[27]),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[27])
);
defparam \un1_discoverIdDataOut_0_iv_8[27] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[16]  (
	.A(un1_discoverIdDataOut_0_iv_14_Z[16]),
	.B(un1_discoverIdDataOut_0_iv_10_Z[16]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[16]),
	.D(un1_discoverIdDataOut_0_iv_1_Z[16]),
	.Y(un1_discoverIdDataOut_0_iv[16])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[16] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[14]  (
	.A(un1_discoverIdDataOut_0_iv_12_Z[14]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[14]),
	.C(un1_discoverIdDataOut_0_iv_10_Z[14]),
	.D(un1_discoverIdDataOut_0_iv_9_Z[14]),
	.Y(un1_discoverIdDataOut_0_iv[14])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[14] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_iv[1]  (
	.A(un1_discoverIdDataOut_iv_15_Z[1]),
	.B(un1_discoverIdDataOut_iv_14_Z[1]),
	.C(un1_discoverIdDataOut_iv_8_Z[1]),
	.D(un1_discoverIdDataOut_iv_7_Z[1]),
	.Y(un1_discoverIdDataOut_iv_0)
);
defparam \un1_discoverIdDataOut_iv[1] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[20]  (
	.A(un1_discoverIdDataOut_7[20]),
	.B(un1_discoverIdDataOut_0_iv_7_Z[20]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[20]),
	.D(Exp3QuadDataOut_m[24]),
	.Y(un1_discoverIdDataOut_0_iv[20])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[20] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[5]  (
	.A(un1_discoverIdDataOut_0_iv_15_Z[5]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[5]),
	.C(un1_discoverIdDataOut_0_iv_3_Z[5]),
	.D(un1_discoverIdDataOut_0_iv_2_Z[5]),
	.Y(un1_discoverIdDataOut_0_iv[5])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[5] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[13]  (
	.A(un1_discoverIdDataOut_0_iv_13_Z[13]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[13]),
	.C(un1_discoverIdDataOut_0_iv_8_Z[13]),
	.D(un1_discoverIdDataOut_0_iv_7_Z[13]),
	.Y(un1_discoverIdDataOut_0_iv[13])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[13] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[15]  (
	.A(un1_discoverIdDataOut_0_iv_12_Z[15]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[15]),
	.C(un1_discoverIdDataOut_0_iv_10_Z[15]),
	.D(un1_discoverIdDataOut_0_iv_9_Z[15]),
	.Y(un1_discoverIdDataOut_0_iv[15])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[15] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[7]  (
	.A(un1_discoverIdDataOut_0_iv_12_Z[7]),
	.B(un1_discoverIdDataOut_0_iv_11_Z[7]),
	.C(un1_discoverIdDataOut_0_iv_10_Z[7]),
	.D(un1_discoverIdDataOut_0_iv_9_Z[7]),
	.Y(un1_discoverIdDataOut_0_iv[7])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[7] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[6]  (
	.A(un1_discoverIdDataOut_0_iv_13_Z[6]),
	.B(un1_discoverIdDataOut_0_iv_12_Z[6]),
	.C(un1_discoverIdDataOut_0_iv_11_Z[6]),
	.D(un1_discoverIdDataOut_0_iv_10_Z[6]),
	.Y(un1_discoverIdDataOut_0_iv[6])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[6] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[4]  (
	.A(un1_discoverIdDataOut_0_iv_13_Z[4]),
	.B(un1_discoverIdDataOut_0_iv_12_Z[4]),
	.C(un1_discoverIdDataOut_0_iv_11_Z[4]),
	.D(un1_discoverIdDataOut_0_iv_10_Z[4]),
	.Y(un1_discoverIdDataOut_0_iv[4])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[4] .INIT=16'hFFFE;
// @40:1866
  CFG3 \un1_discoverIdDataOut_0_iv_cZ[27]  (
	.A(un1_discoverIdDataOut_0_iv_8_Z[27]),
	.B(un1_discoverIdDataOut_0_iv_4_Z[27]),
	.C(un1_discoverIdDataOut_0_iv_3_Z[27]),
	.Y(un1_discoverIdDataOut_0_iv[27])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[27] .INIT=8'hFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[26]  (
	.A(mdtSimpDataOut1_m[26]),
	.B(un1_discoverIdDataOut_0_iv_6_Z[26]),
	.C(un1_discoverIdDataOut_0_iv_5_Z[26]),
	.D(un1_discoverIdDataOut_0_iv_0_Z[24]),
	.Y(un1_discoverIdDataOut_0_iv[26])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[26] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[24]  (
	.A(QuadA0DataOut_m[24]),
	.B(un1_discoverIdDataOut_0_iv_6_Z[24]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[24]),
	.D(FPGAProgDOut_m[24]),
	.Y(un1_discoverIdDataOut_0_iv[24])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[24] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[29]  (
	.A(un1_discoverIdDataOut_0_iv_6_Z[29]),
	.B(un1_discoverIdDataOut_0_iv_4_Z[29]),
	.C(un1_discoverIdDataOut_0_iv_1_Z[29]),
	.D(un1_discoverIdDataOut_0_iv_0_0),
	.Y(un1_discoverIdDataOut_0_iv[29])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[29] .INIT=16'hFFFE;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_cZ[30]  (
	.A(un1_discoverIdDataOut_0_iv_5_Z[30]),
	.B(un1_discoverIdDataOut_0_iv_3_Z[30]),
	.C(un1_discoverIdDataOut_0_iv_0_Z[30]),
	.D(Exp3QuadDataOut_m_17),
	.Y(un1_discoverIdDataOut_0_iv[30])
);
defparam \un1_discoverIdDataOut_0_iv_cZ[30] .INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MDTTopSimp */

module MDTTopSimp_1 (
  MDTPosition,
  DATA_in,
  TransducerSelect_0,
  TransducerSelect_4,
  TransducerSelect_5,
  TransducerSelect_6,
  SSI_Data_i_0,
  SSI_Data_0,
  MDT_SSIConfigWrite1,
  N_271,
  N_272,
  N_270,
  un240_data_1z,
  un255_data_1z,
  MDT_SSIPositionRead0,
  MDT_SSIStatusRead0,
  un3_mdtsimpdataout_i,
  un228_data_1z,
  un205_data,
  N_440_i,
  MDT_SSIStatusRead1,
  N_1096,
  Axis1LEDConfigWrite,
  H1_CLK_i,
  H1_CLK90,
  M_AX1_RET_DATA_c,
  H1_CLK90_i,
  DataValid_1z,
  SynchedTick60,
  NoXducer_1z,
  CounterOverFlow_1z,
  MDT_SSIPositionRead1,
  M_AX1_MDT_INT,
  SysRESET,
  H1_CLK,
  SysRESET_i,
  H1_CLKWR_c
)
;
output [19:0] MDTPosition ;
input [6:0] DATA_in ;
output TransducerSelect_0 ;
output TransducerSelect_4 ;
output TransducerSelect_5 ;
output TransducerSelect_6 ;
output SSI_Data_i_0 ;
output SSI_Data_0 ;
output MDT_SSIConfigWrite1 ;
output N_271 ;
output N_272 ;
output N_270 ;
output un240_data_1z ;
output un255_data_1z ;
input MDT_SSIPositionRead0 ;
input MDT_SSIStatusRead0 ;
output un3_mdtsimpdataout_i ;
output un228_data_1z ;
input un205_data ;
input N_440_i ;
input MDT_SSIStatusRead1 ;
input N_1096 ;
input Axis1LEDConfigWrite ;
input H1_CLK_i ;
input H1_CLK90 ;
input M_AX1_RET_DATA_c ;
input H1_CLK90_i ;
output DataValid_1z ;
input SynchedTick60 ;
output NoXducer_1z ;
output CounterOverFlow_1z ;
input MDT_SSIPositionRead1 ;
output M_AX1_MDT_INT ;
input SysRESET ;
input H1_CLK ;
input SysRESET_i ;
input H1_CLKWR_c ;
wire TransducerSelect_0 ;
wire TransducerSelect_4 ;
wire TransducerSelect_5 ;
wire TransducerSelect_6 ;
wire SSI_Data_i_0 ;
wire SSI_Data_0 ;
wire MDT_SSIConfigWrite1 ;
wire N_271 ;
wire N_272 ;
wire N_270 ;
wire un240_data_1z ;
wire un255_data_1z ;
wire MDT_SSIPositionRead0 ;
wire MDT_SSIStatusRead0 ;
wire un3_mdtsimpdataout_i ;
wire un228_data_1z ;
wire un205_data ;
wire N_440_i ;
wire MDT_SSIStatusRead1 ;
wire N_1096 ;
wire Axis1LEDConfigWrite ;
wire H1_CLK_i ;
wire H1_CLK90 ;
wire M_AX1_RET_DATA_c ;
wire H1_CLK90_i ;
wire DataValid_1z ;
wire SynchedTick60 ;
wire NoXducer_1z ;
wire CounterOverFlow_1z ;
wire MDT_SSIPositionRead1 ;
wire M_AX1_MDT_INT ;
wire SysRESET ;
wire H1_CLK ;
wire SysRESET_i ;
wire H1_CLKWR_c ;
wire [11:0] Delay_Z;
wire [10:0] Delay_s;
wire [17:0] CountRA_Z;
wire [16:0] CountRA_s;
wire [1:1] TransducerSelect;
wire [3:2] TransducerSelect_Z;
wire [5:5] State_or;
wire [4:0] State_Z;
wire [17:17] CountRA_s_Z;
wire [11:11] Delay_s_Z;
wire [5:5] State_i_Z;
wire [19:1] MDTPosition_1_Z;
wire [2:0] Edge_Z;
wire [3:1] RisingB_Z;
wire [3:1] FallingA_Z;
wire [3:1] FallingB_Z;
wire [1:1] LeadingCount_Z;
wire [1:0] LeadingCountDecode;
wire [1:0] TrailingCount_Z;
wire [1:0] TrailingCountDecode;
wire [3:2] RisingA_Z;
wire [10:1] Delay_cry_Z;
wire [10:1] Delay_cry_Y;
wire [11:11] Delay_s_FCO;
wire [11:11] Delay_s_Y;
wire [16:1] CountRA_cry_Z;
wire [16:1] CountRA_cry_Y;
wire [17:17] CountRA_s_FCO;
wire [17:17] CountRA_s_Y;
wire [0:0] State_nss_i_i_a3_0_1;
wire [0:0] State_nss_i_i_0_Z;
wire [0:0] State_nss_i_i_1_Z;
wire ClearCounter_Z ;
wire ClearCounter_i ;
wire VCC ;
wire ParamWrite_or ;
wire GND ;
wire CounterOverFlowRetrigger_Z ;
wire State_1_sqmuxa ;
wire CounterOverFlowRetrigger_RNO_Z ;
wire un1_State_9_or ;
wire RetPulseDelayEnable_Z ;
wire N_105_i ;
wire RetPulseDelayEnable_RNO_0_Z ;
wire N_126_i ;
wire StartInterrogation_Z ;
wire StartInterrogation_1 ;
wire SendInterrogationPulse_Z ;
wire SendInterrogationPulse_RNO_Z ;
wire N_127_i ;
wire RisingACountEnableLatch_RNIUNVD_Z ;
wire CountRAe ;
wire un17_retpulsedelayenable_RNI9P5C_Z ;
wire Delaye ;
wire State ;
wire State_0 ;
wire State_1 ;
wire DelayCountEnable_Z ;
wire N_103_i ;
wire RisingACountEnablePipe_Z ;
wire un7_risingacountenable_Z ;
wire RisingACountDisablePipe_Z ;
wire un13_risingacountdisable_Z ;
wire RisingACountEnableLatch_1_Z ;
wire MDTRead1_Z ;
wire MDTRead_Z ;
wire PWMMagnetFaultLatch_Z ;
wire PWMMagnetFaultLatch_1_Z ;
wire N_94_i ;
wire N_97_i ;
wire CounterOverFlow_1_Z ;
wire SetDataValid_Z ;
wire SetDataValid_1 ;
wire ClearCounter_2 ;
wire intCounterOverFlow_Z ;
wire intCounterOverFlow_2 ;
wire intNoXducer_Z ;
wire intNoXducer_3 ;
wire N_183 ;
wire intDataValid_2_Z ;
wire DataValid_1_Z ;
wire un1_synchedtick60_Z ;
wire NN_1 ;
wire NN_2 ;
wire NN_3 ;
wire MDTPosition_1_axb_0_i ;
wire MDTPosition_1 ;
wire MDTPosition_1_cry_0_Z ;
wire MDTPosition_1_cry_0_S_0 ;
wire MDTPosition_1_cry_0_Y_0 ;
wire MDTPosition_1_cry_1_Z ;
wire MDTPosition_1_cry_1_Y_0 ;
wire MDTPosition_1_cry_2_Z ;
wire MDTPosition_1_cry_2_Y_0 ;
wire MDTPosition_1_cry_3_Z ;
wire MDTPosition_1_cry_3_Y_0 ;
wire MDTPosition_1_cry_4_Z ;
wire MDTPosition_1_cry_4_Y_0 ;
wire MDTPosition_1_cry_5_Z ;
wire MDTPosition_1_cry_5_Y_0 ;
wire MDTPosition_1_cry_6_Z ;
wire MDTPosition_1_cry_6_Y_0 ;
wire MDTPosition_1_cry_7_Z ;
wire MDTPosition_1_cry_7_Y_0 ;
wire MDTPosition_1_cry_8_Z ;
wire MDTPosition_1_cry_8_Y_0 ;
wire MDTPosition_1_cry_9_Z ;
wire MDTPosition_1_cry_9_Y_0 ;
wire MDTPosition_1_cry_10_Z ;
wire MDTPosition_1_cry_10_Y_0 ;
wire MDTPosition_1_cry_11_Z ;
wire MDTPosition_1_cry_11_Y_0 ;
wire MDTPosition_1_cry_12_Z ;
wire MDTPosition_1_cry_12_Y_0 ;
wire MDTPosition_1_cry_13_Z ;
wire MDTPosition_1_cry_13_Y_0 ;
wire MDTPosition_1_cry_14_Z ;
wire MDTPosition_1_cry_14_Y_0 ;
wire MDTPosition_1_cry_15_Z ;
wire MDTPosition_1_cry_15_Y_0 ;
wire MDTPosition_1_cry_16_Z ;
wire MDTPosition_1_cry_16_Y_0 ;
wire MDTPosition_1_cry_17_Z ;
wire MDTPosition_1_cry_17_Y_0 ;
wire MDTPosition_1_s_19_FCO_0 ;
wire MDTPosition_1_s_19_Y_0 ;
wire MDTPosition_1_cry_18_Z ;
wire MDTPosition_1_cry_18_Y_0 ;
wire Delay_s_1599_FCO ;
wire Delay_s_1599_S ;
wire Delay_s_1599_Y ;
wire CountRA_s_1600_FCO ;
wire CountRA_s_1600_S ;
wire CountRA_s_1600_Y ;
wire un13_risingacountdisable_1_Z ;
wire un2_risingaposedgefound_Z ;
wire un2_risinganegedgefound_Z ;
wire un11_pwmmagnetfault_2_Z ;
wire N_11 ;
wire un1_pwmmagnetfaultlatch ;
wire N_123 ;
wire N_109 ;
wire N_188 ;
wire RetPulseDelayEnable_1_sqmuxa_i_a2_5_Z ;
wire RetPulseDelayEnable_1_sqmuxa_i_a2_4_Z ;
wire delaydone_0_a3_5_Z ;
wire delaydone_0_a3_4_Z ;
wire N_1722 ;
wire un7_mdtsimpdataout_1_Z ;
wire un11_pwmmagnetfault_3_Z ;
wire un11_risingacountenable_Z ;
wire N_151_i ;
wire delaydone ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
  CFG1 \Delay_RNO[0]  (
	.A(Delay_Z[0]),
	.Y(Delay_s[0])
);
defparam \Delay_RNO[0] .INIT=2'h1;
  CFG1 \CountRA_RNO[0]  (
	.A(CountRA_Z[0]),
	.Y(CountRA_s[0])
);
defparam \CountRA_RNO[0] .INIT=2'h1;
  CFG1 \RisingA_RNID6RC[1]  (
	.A(SSI_Data_0),
	.Y(SSI_Data_i_0)
);
defparam \RisingA_RNID6RC[1] .INIT=2'h1;
  CFG1 ClearCounter_RNIU0UA (
	.A(ClearCounter_Z),
	.Y(ClearCounter_i)
);
defparam ClearCounter_RNIU0UA.INIT=2'h1;
// @26:178
  SLE \TransducerSelect_2[0]  (
	.Q(TransducerSelect_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect_2[1]  (
	.Q(TransducerSelect[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[2]  (
	.Q(TransducerSelect_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[3]  (
	.Q(TransducerSelect_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[4]  (
	.Q(TransducerSelect_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[5]  (
	.Q(TransducerSelect_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:178
  SLE \TransducerSelect[6]  (
	.Q(TransducerSelect_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(ParamWrite_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:196
  SLE CounterOverFlowRetrigger (
	.Q(CounterOverFlowRetrigger_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_1_sqmuxa),
	.EN(CounterOverFlowRetrigger_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 CounterOverFlowRetrigger_RNO (
	.A(un1_State_9_or),
	.B(SysRESET),
	.Y(CounterOverFlowRetrigger_RNO_Z)
);
defparam CounterOverFlowRetrigger_RNO.INIT=4'hE;
// @26:196
  SLE RetPulseDelayEnable (
	.Q(RetPulseDelayEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_105_i),
	.EN(RetPulseDelayEnable_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 RetPulseDelayEnable_RNO_0 (
	.A(N_126_i),
	.B(SysRESET),
	.Y(RetPulseDelayEnable_RNO_0_Z)
);
defparam RetPulseDelayEnable_RNO_0.INIT=4'hE;
// @26:196
  SLE StartInterrogation (
	.Q(StartInterrogation_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(StartInterrogation_1),
	.EN(State_or[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @26:196
  SLE SendInterrogationPulse (
	.Q(SendInterrogationPulse_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_Z[4]),
	.EN(SendInterrogationPulse_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 SendInterrogationPulse_RNO (
	.A(N_127_i),
	.B(SysRESET),
	.Y(SendInterrogationPulse_RNO_Z)
);
defparam SendInterrogationPulse_RNO.INIT=4'hE;
// @26:349
  SLE \CountRA[0]  (
	.Q(CountRA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[0]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[1]  (
	.Q(CountRA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[1]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[2]  (
	.Q(CountRA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[2]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[3]  (
	.Q(CountRA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[3]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[4]  (
	.Q(CountRA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[4]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[5]  (
	.Q(CountRA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[5]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[6]  (
	.Q(CountRA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[6]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[7]  (
	.Q(CountRA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[7]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[8]  (
	.Q(CountRA_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[8]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[9]  (
	.Q(CountRA_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[9]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[10]  (
	.Q(CountRA_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[10]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[11]  (
	.Q(CountRA_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[11]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[12]  (
	.Q(CountRA_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[12]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[13]  (
	.Q(CountRA_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[13]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[14]  (
	.Q(CountRA_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[14]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[15]  (
	.Q(CountRA_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[15]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[16]  (
	.Q(CountRA_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s[16]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:349
  SLE \CountRA[17]  (
	.Q(CountRA_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CountRA_s_Z[17]),
	.EN(RisingACountEnableLatch_RNIUNVD_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
  CFG2 RisingACountEnableLatch_RNIUNVD (
	.A(ClearCounter_Z),
	.B(CountRAe),
	.Y(RisingACountEnableLatch_RNIUNVD_Z)
);
defparam RisingACountEnableLatch_RNIUNVD.INIT=4'hE;
// @26:288
  SLE \Delay[0]  (
	.Q(Delay_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[0]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[1]  (
	.Q(Delay_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[1]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[2]  (
	.Q(Delay_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[2]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[3]  (
	.Q(Delay_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[3]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[4]  (
	.Q(Delay_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[4]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[5]  (
	.Q(Delay_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[5]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[6]  (
	.Q(Delay_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[6]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[7]  (
	.Q(Delay_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[7]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[8]  (
	.Q(Delay_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[8]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[9]  (
	.Q(Delay_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[9]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[10]  (
	.Q(Delay_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s[10]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
// @26:288
  SLE \Delay[11]  (
	.Q(Delay_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(Delay_s_Z[11]),
	.EN(un17_retpulsedelayenable_RNI9P5C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(ClearCounter_i)
);
  CFG2 un17_retpulsedelayenable_RNI9P5C (
	.A(Delaye),
	.B(ClearCounter_Z),
	.Y(un17_retpulsedelayenable_RNI9P5C_Z)
);
defparam un17_retpulsedelayenable_RNI9P5C.INIT=4'hE;
// @26:196
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[3]  (
	.Q(State_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[4]  (
	.Q(State_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(State_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:274
  SLE DelayCountEnable (
	.Q(M_AX1_MDT_INT),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DelayCountEnable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \State_i[5]  (
	.Q(State_i_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_103_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:338
  SLE RisingACountEnablePipe (
	.Q(RisingACountEnablePipe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(un7_risingacountenable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:338
  SLE RisingACountDisablePipe (
	.Q(RisingACountDisablePipe_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(un13_risingacountdisable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:338
  SLE RisingACountEnableLatch (
	.Q(CountRAe),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingACountEnableLatch_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE MDTRead1 (
	.Q(MDTRead1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTRead_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE MDTRead (
	.Q(MDTRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDT_SSIPositionRead1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:313
  SLE PWMMagnetFaultLatch (
	.Q(PWMMagnetFaultLatch_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(PWMMagnetFaultLatch_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[0]  (
	.Q(State_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_94_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE \State[2]  (
	.Q(State_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(N_97_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE CounterOverFlow (
	.Q(CounterOverFlow_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(CounterOverFlow_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE SetDataValid (
	.Q(SetDataValid_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(SetDataValid_1),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE ClearCounter (
	.Q(ClearCounter_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(ClearCounter_2),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE intCounterOverFlow (
	.Q(intCounterOverFlow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intCounterOverFlow_2),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:196
  SLE intNoXducer (
	.Q(intNoXducer_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intNoXducer_3),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE NoXducer (
	.Q(NoXducer_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intNoXducer_Z),
	.EN(SynchedTick60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE intDataValid (
	.Q(N_183),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(intDataValid_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:146
  SLE DataValid (
	.Q(DataValid_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DataValid_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[6]  (
	.Q(MDTPosition[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[6]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[5]  (
	.Q(MDTPosition[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[5]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[4]  (
	.Q(MDTPosition[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[4]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[3]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[3]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[2]  (
	.Q(NN_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[2]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[1]  (
	.Q(NN_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[1]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[0]  (
	.Q(MDTPosition[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_axb_0_i),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[19]  (
	.Q(MDTPosition[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[19]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[18]  (
	.Q(MDTPosition[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[18]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[17]  (
	.Q(MDTPosition[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[17]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[16]  (
	.Q(MDTPosition[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[16]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[15]  (
	.Q(MDTPosition[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[15]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[14]  (
	.Q(MDTPosition[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[14]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[13]  (
	.Q(MDTPosition[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[13]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[12]  (
	.Q(MDTPosition[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[12]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[11]  (
	.Q(MDTPosition[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[11]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[10]  (
	.Q(MDTPosition[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[10]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[9]  (
	.Q(MDTPosition[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[9]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[8]  (
	.Q(MDTPosition[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[8]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:434
  SLE \MDTPosition_Z[7]  (
	.Q(MDTPosition[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(MDTPosition_1_Z[7]),
	.EN(un1_synchedtick60_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:426
  SLE \Edge[2]  (
	.Q(Edge_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingB_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:426
  SLE \Edge[1]  (
	.Q(Edge_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(FallingA_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:426
  SLE \Edge[0]  (
	.Q(Edge_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(FallingB_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:417
  SLE \FallingB[3]  (
	.Q(FallingB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90_i),
	.D(FallingB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:417
  SLE \FallingB[2]  (
	.Q(FallingB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90_i),
	.D(FallingB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:417
  SLE \FallingB[1]  (
	.Q(FallingB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90_i),
	.D(M_AX1_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:381
  SLE \LeadingCount[1]  (
	.Q(LeadingCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(LeadingCountDecode[1]),
	.EN(RisingACountEnablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:381
  SLE \LeadingCount[0]  (
	.Q(MDTPosition_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(LeadingCountDecode[0]),
	.EN(RisingACountEnablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:391
  SLE \TrailingCount[1]  (
	.Q(TrailingCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(TrailingCountDecode[1]),
	.EN(RisingACountDisablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:391
  SLE \TrailingCount[0]  (
	.Q(TrailingCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(TrailingCountDecode[0]),
	.EN(RisingACountDisablePipe_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:409
  SLE \RisingB[3]  (
	.Q(RisingB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90),
	.D(RisingB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:409
  SLE \RisingB[2]  (
	.Q(RisingB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90),
	.D(RisingB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:409
  SLE \RisingB[1]  (
	.Q(RisingB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK90),
	.D(M_AX1_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:401
  SLE \FallingA[3]  (
	.Q(FallingA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(FallingA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:401
  SLE \FallingA[2]  (
	.Q(FallingA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(FallingA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:401
  SLE \FallingA[1]  (
	.Q(FallingA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(M_AX1_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:321
  SLE \RisingA[3]  (
	.Q(RisingA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(RisingA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:321
  SLE \RisingA[2]  (
	.Q(RisingA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(SSI_Data_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:321
  SLE \RisingA[1]  (
	.Q(SSI_Data_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(M_AX1_RET_DATA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:436
  ARI1 MDTPosition_1_cry_0 (
	.FCO(MDTPosition_1_cry_0_Z),
	.S(MDTPosition_1_cry_0_S_0),
	.Y(MDTPosition_1_cry_0_Y_0),
	.B(TrailingCount_Z[0]),
	.C(GND),
	.D(GND),
	.A(MDTPosition_1),
	.FCI(VCC)
);
defparam MDTPosition_1_cry_0.INIT=20'h5AA55;
// @26:436
  ARI1 MDTPosition_1_cry_1 (
	.FCO(MDTPosition_1_cry_1_Z),
	.S(MDTPosition_1_Z[1]),
	.Y(MDTPosition_1_cry_1_Y_0),
	.B(TrailingCount_Z[1]),
	.C(GND),
	.D(GND),
	.A(LeadingCount_Z[1]),
	.FCI(MDTPosition_1_cry_0_Z)
);
defparam MDTPosition_1_cry_1.INIT=20'h5AA55;
// @26:436
  ARI1 MDTPosition_1_cry_2 (
	.FCO(MDTPosition_1_cry_2_Z),
	.S(MDTPosition_1_Z[2]),
	.Y(MDTPosition_1_cry_2_Y_0),
	.B(CountRA_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_1_Z)
);
defparam MDTPosition_1_cry_2.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_3 (
	.FCO(MDTPosition_1_cry_3_Z),
	.S(MDTPosition_1_Z[3]),
	.Y(MDTPosition_1_cry_3_Y_0),
	.B(CountRA_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_2_Z)
);
defparam MDTPosition_1_cry_3.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_4 (
	.FCO(MDTPosition_1_cry_4_Z),
	.S(MDTPosition_1_Z[4]),
	.Y(MDTPosition_1_cry_4_Y_0),
	.B(CountRA_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_3_Z)
);
defparam MDTPosition_1_cry_4.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_5 (
	.FCO(MDTPosition_1_cry_5_Z),
	.S(MDTPosition_1_Z[5]),
	.Y(MDTPosition_1_cry_5_Y_0),
	.B(CountRA_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_4_Z)
);
defparam MDTPosition_1_cry_5.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_6 (
	.FCO(MDTPosition_1_cry_6_Z),
	.S(MDTPosition_1_Z[6]),
	.Y(MDTPosition_1_cry_6_Y_0),
	.B(CountRA_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_5_Z)
);
defparam MDTPosition_1_cry_6.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_7 (
	.FCO(MDTPosition_1_cry_7_Z),
	.S(MDTPosition_1_Z[7]),
	.Y(MDTPosition_1_cry_7_Y_0),
	.B(CountRA_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_6_Z)
);
defparam MDTPosition_1_cry_7.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_8 (
	.FCO(MDTPosition_1_cry_8_Z),
	.S(MDTPosition_1_Z[8]),
	.Y(MDTPosition_1_cry_8_Y_0),
	.B(CountRA_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_7_Z)
);
defparam MDTPosition_1_cry_8.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_9 (
	.FCO(MDTPosition_1_cry_9_Z),
	.S(MDTPosition_1_Z[9]),
	.Y(MDTPosition_1_cry_9_Y_0),
	.B(CountRA_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_8_Z)
);
defparam MDTPosition_1_cry_9.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_10 (
	.FCO(MDTPosition_1_cry_10_Z),
	.S(MDTPosition_1_Z[10]),
	.Y(MDTPosition_1_cry_10_Y_0),
	.B(CountRA_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_9_Z)
);
defparam MDTPosition_1_cry_10.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_11 (
	.FCO(MDTPosition_1_cry_11_Z),
	.S(MDTPosition_1_Z[11]),
	.Y(MDTPosition_1_cry_11_Y_0),
	.B(CountRA_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_10_Z)
);
defparam MDTPosition_1_cry_11.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_12 (
	.FCO(MDTPosition_1_cry_12_Z),
	.S(MDTPosition_1_Z[12]),
	.Y(MDTPosition_1_cry_12_Y_0),
	.B(CountRA_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_11_Z)
);
defparam MDTPosition_1_cry_12.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_13 (
	.FCO(MDTPosition_1_cry_13_Z),
	.S(MDTPosition_1_Z[13]),
	.Y(MDTPosition_1_cry_13_Y_0),
	.B(CountRA_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_12_Z)
);
defparam MDTPosition_1_cry_13.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_14 (
	.FCO(MDTPosition_1_cry_14_Z),
	.S(MDTPosition_1_Z[14]),
	.Y(MDTPosition_1_cry_14_Y_0),
	.B(CountRA_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_13_Z)
);
defparam MDTPosition_1_cry_14.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_15 (
	.FCO(MDTPosition_1_cry_15_Z),
	.S(MDTPosition_1_Z[15]),
	.Y(MDTPosition_1_cry_15_Y_0),
	.B(CountRA_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_14_Z)
);
defparam MDTPosition_1_cry_15.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_16 (
	.FCO(MDTPosition_1_cry_16_Z),
	.S(MDTPosition_1_Z[16]),
	.Y(MDTPosition_1_cry_16_Y_0),
	.B(CountRA_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_15_Z)
);
defparam MDTPosition_1_cry_16.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_cry_17 (
	.FCO(MDTPosition_1_cry_17_Z),
	.S(MDTPosition_1_Z[17]),
	.Y(MDTPosition_1_cry_17_Y_0),
	.B(CountRA_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_16_Z)
);
defparam MDTPosition_1_cry_17.INIT=20'h65500;
// @26:436
  ARI1 MDTPosition_1_s_19 (
	.FCO(MDTPosition_1_s_19_FCO_0),
	.S(MDTPosition_1_Z[19]),
	.Y(MDTPosition_1_s_19_Y_0),
	.B(CountRA_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_18_Z)
);
defparam MDTPosition_1_s_19.INIT=20'h45500;
// @26:436
  ARI1 MDTPosition_1_cry_18 (
	.FCO(MDTPosition_1_cry_18_Z),
	.S(MDTPosition_1_Z[18]),
	.Y(MDTPosition_1_cry_18_Y_0),
	.B(CountRA_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(MDTPosition_1_cry_17_Z)
);
defparam MDTPosition_1_cry_18.INIT=20'h65500;
// @26:288
  ARI1 Delay_s_1599 (
	.FCO(Delay_s_1599_FCO),
	.S(Delay_s_1599_S),
	.Y(Delay_s_1599_Y),
	.B(Delay_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Delay_s_1599.INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[1]  (
	.FCO(Delay_cry_Z[1]),
	.S(Delay_s[1]),
	.Y(Delay_cry_Y[1]),
	.B(Delay_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_s_1599_FCO)
);
defparam \Delay_cry[1] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[2]  (
	.FCO(Delay_cry_Z[2]),
	.S(Delay_s[2]),
	.Y(Delay_cry_Y[2]),
	.B(Delay_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[1])
);
defparam \Delay_cry[2] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[3]  (
	.FCO(Delay_cry_Z[3]),
	.S(Delay_s[3]),
	.Y(Delay_cry_Y[3]),
	.B(Delay_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[2])
);
defparam \Delay_cry[3] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[4]  (
	.FCO(Delay_cry_Z[4]),
	.S(Delay_s[4]),
	.Y(Delay_cry_Y[4]),
	.B(Delay_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[3])
);
defparam \Delay_cry[4] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[5]  (
	.FCO(Delay_cry_Z[5]),
	.S(Delay_s[5]),
	.Y(Delay_cry_Y[5]),
	.B(Delay_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[4])
);
defparam \Delay_cry[5] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[6]  (
	.FCO(Delay_cry_Z[6]),
	.S(Delay_s[6]),
	.Y(Delay_cry_Y[6]),
	.B(Delay_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[5])
);
defparam \Delay_cry[6] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[7]  (
	.FCO(Delay_cry_Z[7]),
	.S(Delay_s[7]),
	.Y(Delay_cry_Y[7]),
	.B(Delay_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[6])
);
defparam \Delay_cry[7] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[8]  (
	.FCO(Delay_cry_Z[8]),
	.S(Delay_s[8]),
	.Y(Delay_cry_Y[8]),
	.B(Delay_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[7])
);
defparam \Delay_cry[8] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[9]  (
	.FCO(Delay_cry_Z[9]),
	.S(Delay_s[9]),
	.Y(Delay_cry_Y[9]),
	.B(Delay_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[8])
);
defparam \Delay_cry[9] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_s[11]  (
	.FCO(Delay_s_FCO[11]),
	.S(Delay_s_Z[11]),
	.Y(Delay_s_Y[11]),
	.B(Delay_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[10])
);
defparam \Delay_s[11] .INIT=20'h4AA00;
// @26:288
  ARI1 \Delay_cry[10]  (
	.FCO(Delay_cry_Z[10]),
	.S(Delay_s[10]),
	.Y(Delay_cry_Y[10]),
	.B(Delay_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Delay_cry_Z[9])
);
defparam \Delay_cry[10] .INIT=20'h4AA00;
// @26:349
  ARI1 CountRA_s_1600 (
	.FCO(CountRA_s_1600_FCO),
	.S(CountRA_s_1600_S),
	.Y(CountRA_s_1600_Y),
	.B(CountRA_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam CountRA_s_1600.INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[1]  (
	.FCO(CountRA_cry_Z[1]),
	.S(CountRA_s[1]),
	.Y(CountRA_cry_Y[1]),
	.B(CountRA_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_s_1600_FCO)
);
defparam \CountRA_cry[1] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[2]  (
	.FCO(CountRA_cry_Z[2]),
	.S(CountRA_s[2]),
	.Y(CountRA_cry_Y[2]),
	.B(CountRA_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[1])
);
defparam \CountRA_cry[2] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[3]  (
	.FCO(CountRA_cry_Z[3]),
	.S(CountRA_s[3]),
	.Y(CountRA_cry_Y[3]),
	.B(CountRA_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[2])
);
defparam \CountRA_cry[3] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[4]  (
	.FCO(CountRA_cry_Z[4]),
	.S(CountRA_s[4]),
	.Y(CountRA_cry_Y[4]),
	.B(CountRA_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[3])
);
defparam \CountRA_cry[4] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[5]  (
	.FCO(CountRA_cry_Z[5]),
	.S(CountRA_s[5]),
	.Y(CountRA_cry_Y[5]),
	.B(CountRA_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[4])
);
defparam \CountRA_cry[5] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[6]  (
	.FCO(CountRA_cry_Z[6]),
	.S(CountRA_s[6]),
	.Y(CountRA_cry_Y[6]),
	.B(CountRA_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[5])
);
defparam \CountRA_cry[6] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[7]  (
	.FCO(CountRA_cry_Z[7]),
	.S(CountRA_s[7]),
	.Y(CountRA_cry_Y[7]),
	.B(CountRA_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[6])
);
defparam \CountRA_cry[7] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[8]  (
	.FCO(CountRA_cry_Z[8]),
	.S(CountRA_s[8]),
	.Y(CountRA_cry_Y[8]),
	.B(CountRA_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[7])
);
defparam \CountRA_cry[8] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[9]  (
	.FCO(CountRA_cry_Z[9]),
	.S(CountRA_s[9]),
	.Y(CountRA_cry_Y[9]),
	.B(CountRA_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[8])
);
defparam \CountRA_cry[9] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[10]  (
	.FCO(CountRA_cry_Z[10]),
	.S(CountRA_s[10]),
	.Y(CountRA_cry_Y[10]),
	.B(CountRA_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[9])
);
defparam \CountRA_cry[10] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[11]  (
	.FCO(CountRA_cry_Z[11]),
	.S(CountRA_s[11]),
	.Y(CountRA_cry_Y[11]),
	.B(CountRA_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[10])
);
defparam \CountRA_cry[11] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[12]  (
	.FCO(CountRA_cry_Z[12]),
	.S(CountRA_s[12]),
	.Y(CountRA_cry_Y[12]),
	.B(CountRA_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[11])
);
defparam \CountRA_cry[12] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[13]  (
	.FCO(CountRA_cry_Z[13]),
	.S(CountRA_s[13]),
	.Y(CountRA_cry_Y[13]),
	.B(CountRA_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[12])
);
defparam \CountRA_cry[13] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[14]  (
	.FCO(CountRA_cry_Z[14]),
	.S(CountRA_s[14]),
	.Y(CountRA_cry_Y[14]),
	.B(CountRA_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[13])
);
defparam \CountRA_cry[14] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[15]  (
	.FCO(CountRA_cry_Z[15]),
	.S(CountRA_s[15]),
	.Y(CountRA_cry_Y[15]),
	.B(CountRA_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[14])
);
defparam \CountRA_cry[15] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_s[17]  (
	.FCO(CountRA_s_FCO[17]),
	.S(CountRA_s_Z[17]),
	.Y(CountRA_s_Y[17]),
	.B(CountRA_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[16])
);
defparam \CountRA_s[17] .INIT=20'h4AA00;
// @26:349
  ARI1 \CountRA_cry[16]  (
	.FCO(CountRA_cry_Z[16]),
	.S(CountRA_s[16]),
	.Y(CountRA_cry_Y[16]),
	.B(CountRA_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(CountRA_cry_Z[15])
);
defparam \CountRA_cry[16] .INIT=20'h4AA00;
// @40:1289
  CFG3 ParamWrite_or_0 (
	.A(Axis1LEDConfigWrite),
	.B(N_1096),
	.C(SysRESET),
	.Y(ParamWrite_or)
);
defparam ParamWrite_or_0.INIT=8'hF2;
// @40:1832
  CFG4 un228_data (
	.A(MDT_SSIStatusRead1),
	.B(MDT_SSIPositionRead1),
	.C(N_440_i),
	.D(un205_data),
	.Y(un228_data_1z)
);
defparam un228_data.INIT=16'hFF0E;
// @26:135
  CFG4 un3_mdtsimpdataout (
	.A(TransducerSelect_0),
	.B(TransducerSelect[1]),
	.C(MDT_SSIPositionRead1),
	.D(N_440_i),
	.Y(un3_mdtsimpdataout_i)
);
defparam un3_mdtsimpdataout.INIT=16'h00E0;
// @26:332
  CFG3 un13_risingacountdisable (
	.A(ClearCounter_Z),
	.B(un13_risingacountdisable_1_Z),
	.C(CountRAe),
	.Y(un13_risingacountdisable_Z)
);
defparam un13_risingacountdisable.INIT=8'hBA;
// @26:332
  CFG4 un13_risingacountdisable_1 (
	.A(TransducerSelect[1]),
	.B(TransducerSelect_0),
	.C(un2_risingaposedgefound_Z),
	.D(un2_risinganegedgefound_Z),
	.Y(un13_risingacountdisable_1_Z)
);
defparam un13_risingacountdisable_1.INIT=16'h15BF;
// @26:436
  CFG2 MDTPosition_1_axb_0_i_0 (
	.A(MDTPosition_1),
	.B(TrailingCount_Z[0]),
	.Y(MDTPosition_1_axb_0_i)
);
defparam MDTPosition_1_axb_0_i_0.INIT=4'h6;
// @40:1835
  CFG3 un255_data (
	.A(un228_data_1z),
	.B(MDT_SSIStatusRead0),
	.C(MDT_SSIPositionRead0),
	.Y(un255_data_1z)
);
defparam un255_data.INIT=8'hFE;
// @40:1835
  CFG3 un240_data (
	.A(un228_data_1z),
	.B(MDT_SSIStatusRead0),
	.C(MDT_SSIPositionRead0),
	.Y(un240_data_1z)
);
defparam un240_data.INIT=8'h04;
// @26:196
  CFG2 \State_r[3]  (
	.A(State_Z[4]),
	.B(SysRESET),
	.Y(State_0)
);
defparam \State_r[3] .INIT=4'h2;
// @26:308
  CFG2 un11_pwmmagnetfault_2 (
	.A(CounterOverFlow_1z),
	.B(RisingA_Z[3]),
	.Y(un11_pwmmagnetfault_2_Z)
);
defparam un11_pwmmagnetfault_2.INIT=4'h8;
// @26:291
  CFG2 un17_retpulsedelayenable (
	.A(M_AX1_MDT_INT),
	.B(RetPulseDelayEnable_Z),
	.Y(Delaye)
);
defparam un17_retpulsedelayenable.INIT=4'hE;
// @26:359
  CFG2 \LeadingCountDecode_1_0_.m3  (
	.A(Edge_Z[1]),
	.B(Edge_Z[2]),
	.Y(N_11)
);
defparam \LeadingCountDecode_1_0_.m3 .INIT=4'h6;
// @26:235
  CFG2 \StateMachine.un1_pwmmagnetfaultlatch  (
	.A(CountRAe),
	.B(PWMMagnetFaultLatch_Z),
	.Y(un1_pwmmagnetfaultlatch)
);
defparam \StateMachine.un1_pwmmagnetfaultlatch .INIT=4'hE;
// @26:326
  CFG2 un2_risingaposedgefound (
	.A(RisingA_Z[2]),
	.B(RisingA_Z[3]),
	.Y(un2_risingaposedgefound_Z)
);
defparam un2_risingaposedgefound.INIT=4'h2;
// @26:327
  CFG2 un2_risinganegedgefound (
	.A(RisingA_Z[2]),
	.B(RisingA_Z[3]),
	.Y(un2_risinganegedgefound_Z)
);
defparam un2_risinganegedgefound.INIT=4'h4;
// @40:1289
  CFG2 \State_i_RNIS9F6[5]  (
	.A(State_i_Z[5]),
	.B(SysRESET),
	.Y(State_or[5])
);
defparam \State_i_RNIS9F6[5] .INIT=4'hD;
// @26:435
  CFG2 un1_synchedtick60 (
	.A(SynchedTick60),
	.B(N_183),
	.Y(un1_synchedtick60_Z)
);
defparam un1_synchedtick60.INIT=4'h8;
// @26:196
  CFG2 \State_srsts_i_o2[0]  (
	.A(SynchedTick60),
	.B(State_Z[0]),
	.Y(N_123)
);
defparam \State_srsts_i_o2[0] .INIT=4'hB;
// @2:881
  CFG2 RetPulseDelayEnable_1_sqmuxa_i_o3 (
	.A(un1_pwmmagnetfaultlatch),
	.B(State_Z[2]),
	.Y(N_109)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_o3.INIT=4'hB;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[1]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect[1]),
	.C(NN_3),
	.Y(N_270)
);
defparam \mdtSimpDataOut_1_0[1] .INIT=8'hE4;
// @26:146
  CFG3 DataValid_0 (
	.A(DataValid_1z),
	.B(N_183),
	.C(SynchedTick60),
	.Y(N_188)
);
defparam DataValid_0.INIT=8'hCA;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[3]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[3]),
	.C(NN_1),
	.Y(N_272)
);
defparam \mdtSimpDataOut_1_0[3] .INIT=8'hE4;
// @26:135
  CFG3 \mdtSimpDataOut_1_0[2]  (
	.A(un3_mdtsimpdataout_i),
	.B(TransducerSelect_Z[2]),
	.C(NN_2),
	.Y(N_271)
);
defparam \mdtSimpDataOut_1_0[2] .INIT=8'hE4;
// @26:196
  CFG3 \State_r[4]  (
	.A(State_i_Z[5]),
	.B(SysRESET),
	.C(StartInterrogation_Z),
	.Y(State_1)
);
defparam \State_r[4] .INIT=8'h10;
// @26:196
  CFG3 \State_r[1]  (
	.A(SysRESET),
	.B(State_Z[0]),
	.C(un1_pwmmagnetfaultlatch),
	.Y(State)
);
defparam \State_r[1] .INIT=8'h04;
// @2:881
  CFG4 RetPulseDelayEnable_1_sqmuxa_i_a2_5 (
	.A(Delay_Z[11]),
	.B(Delay_Z[9]),
	.C(Delay_Z[8]),
	.D(Delay_Z[7]),
	.Y(RetPulseDelayEnable_1_sqmuxa_i_a2_5_Z)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_a2_5.INIT=16'h8000;
// @2:881
  CFG4 RetPulseDelayEnable_1_sqmuxa_i_a2_4 (
	.A(Delay_Z[6]),
	.B(Delay_Z[4]),
	.C(Delay_Z[3]),
	.D(Delay_Z[2]),
	.Y(RetPulseDelayEnable_1_sqmuxa_i_a2_4_Z)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_a2_4.INIT=16'h0040;
// @26:298
  CFG4 delaydone_0_a3_5 (
	.A(Delay_Z[6]),
	.B(Delay_Z[4]),
	.C(Delay_Z[3]),
	.D(Delay_Z[2]),
	.Y(delaydone_0_a3_5_Z)
);
defparam delaydone_0_a3_5.INIT=16'h0200;
// @26:298
  CFG4 delaydone_0_a3_4 (
	.A(Delay_Z[11]),
	.B(Delay_Z[9]),
	.C(Delay_Z[8]),
	.D(Delay_Z[7]),
	.Y(delaydone_0_a3_4_Z)
);
defparam delaydone_0_a3_4.INIT=16'h0001;
// @26:196
  CFG3 \State_nss_i_i_a3_0_1_0[0]  (
	.A(StartInterrogation_Z),
	.B(State_Z[0]),
	.C(State_Z[2]),
	.Y(State_nss_i_i_a3_0_1[0])
);
defparam \State_nss_i_i_a3_0_1_0[0] .INIT=8'h01;
// @26:298
  CFG4 delaydone_0_a2 (
	.A(Delay_Z[10]),
	.B(Delay_Z[5]),
	.C(Delay_Z[1]),
	.D(Delay_Z[0]),
	.Y(N_1722)
);
defparam delaydone_0_a2.INIT=16'h0004;
// @2:881
  CFG3 State_1_sqmuxa_0_a3 (
	.A(SynchedTick60),
	.B(un1_pwmmagnetfaultlatch),
	.C(State_Z[0]),
	.Y(State_1_sqmuxa)
);
defparam State_1_sqmuxa_0_a3.INIT=8'h80;
// @26:135
  CFG2 un7_mdtsimpdataout_1 (
	.A(TransducerSelect_0),
	.B(TransducerSelect[1]),
	.Y(un7_mdtsimpdataout_1_Z)
);
defparam un7_mdtsimpdataout_1.INIT=4'hE;
// @26:146
  CFG3 CounterOverFlow_1 (
	.A(CounterOverFlow_1z),
	.B(SynchedTick60),
	.C(intCounterOverFlow_Z),
	.Y(CounterOverFlow_1_Z)
);
defparam CounterOverFlow_1.INIT=8'hF2;
// @26:204
  CFG3 \StateMachine.intCounterOverFlow_2_f0  (
	.A(State_1_sqmuxa),
	.B(intCounterOverFlow_Z),
	.C(State_Z[1]),
	.Y(intCounterOverFlow_2)
);
defparam \StateMachine.intCounterOverFlow_2_f0 .INIT=8'h0E;
// @26:204
  CFG3 \StateMachine.SetDataValid_1_f0  (
	.A(SetDataValid_Z),
	.B(State_Z[1]),
	.C(State_i_Z[5]),
	.Y(SetDataValid_1)
);
defparam \StateMachine.SetDataValid_1_f0 .INIT=8'hE0;
// @40:1289
  CFG2 CounterOverFlowRetrigger_RNO_0 (
	.A(State_1_sqmuxa),
	.B(State_or[5]),
	.Y(un1_State_9_or)
);
defparam CounterOverFlowRetrigger_RNO_0.INIT=4'hE;
// @26:342
  CFG3 RisingACountEnableLatch_1 (
	.A(RisingACountEnablePipe_Z),
	.B(RisingACountDisablePipe_Z),
	.C(CountRAe),
	.Y(RisingACountEnableLatch_1_Z)
);
defparam RisingACountEnableLatch_1.INIT=8'hBA;
// @26:204
  CFG4 \StateMachine.ClearCounter_2_u  (
	.A(State_i_Z[5]),
	.B(StartInterrogation_Z),
	.C(ClearCounter_Z),
	.D(State_Z[4]),
	.Y(ClearCounter_2)
);
defparam \StateMachine.ClearCounter_2_u .INIT=16'h00E4;
// @26:146
  CFG3 DataValid_1 (
	.A(MDTRead_Z),
	.B(N_188),
	.C(MDTRead1_Z),
	.Y(DataValid_1_Z)
);
defparam DataValid_1.INIT=8'h8C;
// @26:308
  CFG4 un11_pwmmagnetfault_3 (
	.A(TransducerSelect[1]),
	.B(TransducerSelect_0),
	.C(SendInterrogationPulse_Z),
	.D(RisingA_Z[2]),
	.Y(un11_pwmmagnetfault_3_Z)
);
defparam un11_pwmmagnetfault_3.INIT=16'h8000;
// @26:146
  CFG4 intDataValid_2 (
	.A(N_183),
	.B(SynchedTick60),
	.C(SetDataValid_Z),
	.D(PWMMagnetFaultLatch_Z),
	.Y(intDataValid_2_Z)
);
defparam intDataValid_2.INIT=16'h0032;
// @26:330
  CFG4 un11_risingacountenable (
	.A(CountRAe),
	.B(un2_risinganegedgefound_Z),
	.C(TransducerSelect[1]),
	.D(TransducerSelect_0),
	.Y(un11_risingacountenable_Z)
);
defparam un11_risingacountenable.INIT=16'h0040;
// @26:208
  CFG4 \StateMachine.StartInterrogation_1  (
	.A(CounterOverFlowRetrigger_Z),
	.B(un7_mdtsimpdataout_1_Z),
	.C(SynchedTick60),
	.D(RetPulseDelayEnable_Z),
	.Y(StartInterrogation_1)
);
defparam \StateMachine.StartInterrogation_1 .INIT=16'h88C8;
// @26:196
  CFG3 SendInterrogationPulse_RNO_0 (
	.A(State_Z[3]),
	.B(State_or[5]),
	.C(State_Z[4]),
	.Y(N_127_i)
);
defparam SendInterrogationPulse_RNO_0.INIT=8'hFE;
// @26:196
  CFG2 RetPulseDelayEnable_RNO_1 (
	.A(State_or[5]),
	.B(State_Z[2]),
	.Y(N_126_i)
);
defparam RetPulseDelayEnable_RNO_1.INIT=4'hE;
// @26:196
  CFG2 RetPulseDelayEnable_RNO (
	.A(N_109),
	.B(N_151_i),
	.Y(N_105_i)
);
defparam RetPulseDelayEnable_RNO.INIT=4'h1;
// @26:369
  CFG4 \TrailingCountDecode_1_0_.m8  (
	.A(TransducerSelect[1]),
	.B(TransducerSelect_0),
	.C(Edge_Z[1]),
	.D(Edge_Z[0]),
	.Y(TrailingCountDecode[1])
);
defparam \TrailingCountDecode_1_0_.m8 .INIT=16'h400A;
// @26:369
  CFG4 \TrailingCountDecode_1_0_.m5  (
	.A(TransducerSelect_0),
	.B(TransducerSelect[1]),
	.C(N_11),
	.D(Edge_Z[0]),
	.Y(TrailingCountDecode[0])
);
defparam \TrailingCountDecode_1_0_.m5 .INIT=16'h020C;
// @26:359
  CFG4 \LeadingCountDecode_1_0_.m8  (
	.A(TransducerSelect[1]),
	.B(TransducerSelect_0),
	.C(Edge_Z[1]),
	.D(Edge_Z[0]),
	.Y(LeadingCountDecode[1])
);
defparam \LeadingCountDecode_1_0_.m8 .INIT=16'hC002;
// @26:359
  CFG4 \LeadingCountDecode_1_0_.m5  (
	.A(TransducerSelect_0),
	.B(TransducerSelect[1]),
	.C(N_11),
	.D(Edge_Z[0]),
	.Y(LeadingCountDecode[0])
);
defparam \LeadingCountDecode_1_0_.m5 .INIT=16'h0A04;
// @26:196
  CFG4 \State_nss_i_i_0[0]  (
	.A(State_Z[4]),
	.B(SysRESET),
	.C(State_nss_i_i_a3_0_1[0]),
	.D(State_Z[3]),
	.Y(State_nss_i_i_0_Z[0])
);
defparam \State_nss_i_i_0[0] .INIT=16'hCCDC;
// @26:298
  CFG3 delaydone_0_a3 (
	.A(delaydone_0_a3_4_Z),
	.B(N_1722),
	.C(delaydone_0_a3_5_Z),
	.Y(delaydone)
);
defparam delaydone_0_a3.INIT=8'h80;
// @2:881
  CFG3 RetPulseDelayEnable_1_sqmuxa_i_a2 (
	.A(RetPulseDelayEnable_1_sqmuxa_i_a2_4_Z),
	.B(N_1722),
	.C(RetPulseDelayEnable_1_sqmuxa_i_a2_5_Z),
	.Y(N_151_i)
);
defparam RetPulseDelayEnable_1_sqmuxa_i_a2.INIT=8'h80;
// @26:329
  CFG4 un7_risingacountenable (
	.A(CountRAe),
	.B(TransducerSelect_0),
	.C(un11_risingacountenable_Z),
	.D(un2_risingaposedgefound_Z),
	.Y(un7_risingacountenable_Z)
);
defparam un7_risingacountenable.INIT=16'hF4F0;
// @26:204
  CFG4 \StateMachine.intNoXducer_3_f0  (
	.A(intNoXducer_Z),
	.B(State_Z[2]),
	.C(un1_pwmmagnetfaultlatch),
	.D(N_151_i),
	.Y(intNoXducer_3)
);
defparam \StateMachine.intNoXducer_3_f0 .INIT=16'h2E2A;
// @26:196
  CFG4 \State_RNO[0]  (
	.A(State_Z[2]),
	.B(SysRESET),
	.C(un1_pwmmagnetfaultlatch),
	.D(N_123),
	.Y(N_94_i)
);
defparam \State_RNO[0] .INIT=16'h2030;
// @26:196
  CFG4 \State_nss_i_i_1[0]  (
	.A(State_Z[3]),
	.B(State_Z[1]),
	.C(State_1_sqmuxa),
	.D(State_nss_i_i_0_Z[0]),
	.Y(State_nss_i_i_1_Z[0])
);
defparam \State_nss_i_i_1[0] .INIT=16'hFF54;
// @26:314
  CFG4 PWMMagnetFaultLatch_1 (
	.A(ClearCounter_Z),
	.B(PWMMagnetFaultLatch_Z),
	.C(un11_pwmmagnetfault_3_Z),
	.D(un11_pwmmagnetfault_2_Z),
	.Y(PWMMagnetFaultLatch_1_Z)
);
defparam PWMMagnetFaultLatch_1.INIT=16'hF444;
// @26:196
  CFG4 \State_RNO[2]  (
	.A(SysRESET),
	.B(State_Z[3]),
	.C(N_151_i),
	.D(N_109),
	.Y(N_97_i)
);
defparam \State_RNO[2] .INIT=16'h4445;
// @26:274
  CFG4 DelayCountEnable_r (
	.A(SendInterrogationPulse_Z),
	.B(M_AX1_MDT_INT),
	.C(ClearCounter_Z),
	.D(delaydone),
	.Y(DelayCountEnable_Z)
);
defparam DelayCountEnable_r.INIT=16'h0A0E;
// @40:1289
  CFG2 ParamWrite_or_0_a2 (
	.A(Axis1LEDConfigWrite),
	.B(N_1096),
	.Y(MDT_SSIConfigWrite1)
);
defparam ParamWrite_or_0_a2.INIT=4'h2;
// @26:196
  CFG4 \State_i_RNO[5]  (
	.A(N_109),
	.B(State_nss_i_i_1_Z[0]),
	.C(State_Z[3]),
	.D(N_151_i),
	.Y(N_103_i)
);
defparam \State_i_RNO[5] .INIT=16'h3233;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MDTTopSimp_1 */

module SSITop (
  AnlgDATA_m_0_d0,
  DataOut0_0,
  DataOut1_0,
  AnlgDATA_m_0_0,
  Exp1QuadDataOut_m_0,
  QuadDataOut_1_m2_0,
  QuadDataOut_1_m4_0,
  SSISelect_0,
  SSIDataLatch,
  DataLength,
  TransducerSelect_4,
  TransducerSelect_1,
  TransducerSelect_0,
  ClockRate,
  DATA_in,
  SSI_Data_0,
  SSI_Data_i_0,
  BankSelect,
  QuadDataOut_1_sm3,
  un1_data_12,
  un155_data_1z,
  WDTConfigRead,
  SlowEnable,
  N_224,
  N_223,
  N_227,
  N_1541,
  un5_ssidataout_i,
  MDT_SSIStatusRead0,
  un156_data_1z,
  un152_data_1z,
  CPULEDRead,
  CPUConfigRead,
  un7_data_i,
  Expansion4IDRead,
  N_235,
  un2_ssidataout_i,
  un425_data,
  N_1098,
  un100_data_i,
  Exp0LEDRead,
  MDT_SSIConfigWrite0,
  N_4074_i,
  MDT_SSIDelayWrite0,
  Enable,
  M_AX0_SSI_CLK,
  DataValid_1z,
  MDT_SSIPositionRead0,
  H1_CLKWR_c,
  SynchedTick_i,
  SysClk
)
;
output AnlgDATA_m_0_d0 ;
input DataOut0_0 ;
input DataOut1_0 ;
input AnlgDATA_m_0_0 ;
output Exp1QuadDataOut_m_0 ;
input QuadDataOut_1_m2_0 ;
input QuadDataOut_1_m4_0 ;
output SSISelect_0 ;
output [31:0] SSIDataLatch ;
output [5:0] DataLength ;
output TransducerSelect_4 ;
output TransducerSelect_1 ;
output TransducerSelect_0 ;
output [1:0] ClockRate ;
input [21:0] DATA_in ;
input SSI_Data_0 ;
input SSI_Data_i_0 ;
input BankSelect ;
input QuadDataOut_1_sm3 ;
input un1_data_12 ;
output un155_data_1z ;
input WDTConfigRead ;
input SlowEnable ;
output N_224 ;
output N_223 ;
output N_227 ;
output N_1541 ;
output un5_ssidataout_i ;
input MDT_SSIStatusRead0 ;
output un156_data_1z ;
output un152_data_1z ;
input CPULEDRead ;
input CPUConfigRead ;
input un7_data_i ;
input Expansion4IDRead ;
output N_235 ;
output un2_ssidataout_i ;
output un425_data ;
input N_1098 ;
input un100_data_i ;
input Exp0LEDRead ;
input MDT_SSIConfigWrite0 ;
input N_4074_i ;
input MDT_SSIDelayWrite0 ;
input Enable ;
output M_AX0_SSI_CLK ;
output DataValid_1z ;
input MDT_SSIPositionRead0 ;
input H1_CLKWR_c ;
input SynchedTick_i ;
input SysClk ;
wire AnlgDATA_m_0_d0 ;
wire DataOut0_0 ;
wire DataOut1_0 ;
wire AnlgDATA_m_0_0 ;
wire Exp1QuadDataOut_m_0 ;
wire QuadDataOut_1_m2_0 ;
wire QuadDataOut_1_m4_0 ;
wire SSISelect_0 ;
wire TransducerSelect_4 ;
wire TransducerSelect_1 ;
wire TransducerSelect_0 ;
wire SSI_Data_0 ;
wire SSI_Data_i_0 ;
wire BankSelect ;
wire QuadDataOut_1_sm3 ;
wire un1_data_12 ;
wire un155_data_1z ;
wire WDTConfigRead ;
wire SlowEnable ;
wire N_224 ;
wire N_223 ;
wire N_227 ;
wire N_1541 ;
wire un5_ssidataout_i ;
wire MDT_SSIStatusRead0 ;
wire un156_data_1z ;
wire un152_data_1z ;
wire CPULEDRead ;
wire CPUConfigRead ;
wire un7_data_i ;
wire Expansion4IDRead ;
wire N_235 ;
wire un2_ssidataout_i ;
wire un425_data ;
wire N_1098 ;
wire un100_data_i ;
wire Exp0LEDRead ;
wire MDT_SSIConfigWrite0 ;
wire N_4074_i ;
wire MDT_SSIDelayWrite0 ;
wire Enable ;
wire M_AX0_SSI_CLK ;
wire DataValid_1z ;
wire MDT_SSIPositionRead0 ;
wire H1_CLKWR_c ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] DelayCounter_Z;
wire [14:0] DelayCounter_s;
wire [7:0] un11_delaycounter_0_data_tmp;
wire [7:7] un11_delaycounter_0_data_tmp_i;
wire [31:0] Serial2ParallelData_Z;
wire [0:0] Serial2ParallelData_6_Z;
wire [15:15] DelayCounter_s_Z;
wire [5:0] CycleCounter_Z;
wire [5:5] CycleCounter_s_Z;
wire [4:0] CycleCounter_s;
wire [5:0] ShiftCounter_Z;
wire [5:5] ShiftCounter_s_Z;
wire [4:0] ShiftCounter_s;
wire [15:0] DelayTerminalCount_Z;
wire [5:0] HalfPeriod_Z;
wire [3:2] TransducerSelect_Z;
wire [0:0] ShiftCounter_cry_cy_S;
wire [0:0] ShiftCounter_cry_cy_Y;
wire [4:0] ShiftCounter_cry_Z;
wire [4:0] ShiftCounter_cry_Y;
wire [5:5] ShiftCounter_s_FCO;
wire [5:5] ShiftCounter_s_Y;
wire [0:0] CycleCounter_cry_cy_S;
wire [0:0] CycleCounter_cry_cy_Y;
wire [4:0] CycleCounter_cry_Z;
wire [4:0] CycleCounter_cry_Y;
wire [5:5] CycleCounter_s_FCO;
wire [5:5] CycleCounter_s_Y;
wire [14:1] DelayCounter_cry_Z;
wire [14:1] DelayCounter_cry_Y_0;
wire [15:15] DelayCounter_s_FCO_0;
wire [15:15] DelayCounter_s_Y_0;
wire un1_synchedtick_Z ;
wire un1_synchedtick_i ;
wire VCC ;
wire Shift_or ;
wire GND ;
wire un1_synchedtick_RNIC9QQ_Z ;
wire N_970_i ;
wire CycleCountere ;
wire ShiftCountere ;
wire SSIRead1_Z ;
wire SSIRead_Z ;
wire CheckDataLo_Z ;
wire CheckDataDelay_Z ;
wire linebreakdelay_Z ;
wire CheckDataHi_Z ;
wire StartRead_Z ;
wire ToggleEn_Z ;
wire un1_enable_Z ;
wire SequenceOn_Z ;
wire SequenceOn_1_Z ;
wire ClkOn_Z ;
wire ClkOn_1_Z ;
wire DataValid_1_1 ;
wire intDataValid_Z ;
wire intDataValid_0_Z ;
wire intSSI_CLK_2_0 ;
wire DelayCntEn_Z ;
wire DelayCntEn_1_0 ;
wire ShiftOn_Z ;
wire ShiftOn_1_0 ;
wire DataLineHi_Z ;
wire DatalineLo_Z ;
wire TurnShiftOff_Z ;
wire preturnshiftoff_NE_i ;
wire NN_1 ;
wire NN_2 ;
wire NN_3 ;
wire NN_4 ;
wire NN_5 ;
wire ShiftCounter_cry_cy ;
wire CycleCounter_cry_cy ;
wire un11_delaycounter_0_I_1_S_0 ;
wire un11_delaycounter_0_I_1_Y_0 ;
wire un11_delaycounter_0_I_9_S_0 ;
wire un11_delaycounter_0_I_9_Y_0 ;
wire un11_delaycounter_0_I_15_S_0 ;
wire un11_delaycounter_0_I_15_Y_0 ;
wire un11_delaycounter_0_I_27_S_0 ;
wire un11_delaycounter_0_I_27_Y_0 ;
wire un11_delaycounter_0_I_45_S_0 ;
wire un11_delaycounter_0_I_45_Y_0 ;
wire un11_delaycounter_0_I_33_S_0 ;
wire un11_delaycounter_0_I_33_Y_0 ;
wire un11_delaycounter_0_I_39_S_0 ;
wire un11_delaycounter_0_I_39_Y_0 ;
wire un11_delaycounter_0_I_21_S_0 ;
wire un11_delaycounter_0_I_21_Y_0 ;
wire DelayCounter_s_1598_FCO ;
wire DelayCounter_s_1598_S ;
wire DelayCounter_s_1598_Y ;
wire un2_ssiread1_Z ;
wire un1_enable_0_Z ;
wire toggleen_1_Z ;
wire un1_enable_3_Z ;
wire un1_enable_2_Z ;
wire un1_enable_1_Z ;
wire linebreakdelay_3_Z ;
wire linebreakdelay_2_Z ;
wire linebreakdelay_1_Z ;
wire preturnshiftoff_NE_2_Z ;
wire preturnshiftoff_NE_1_Z ;
wire preturnshiftoff_NE_0_Z ;
wire Shift ;
wire un1_ssigrayanalog_Z ;
  CFG1 \DelayCounter_RNO[0]  (
	.A(DelayCounter_Z[0]),
	.Y(DelayCounter_s[0])
);
defparam \DelayCounter_RNO[0] .INIT=2'h1;
  CFG1 StartRead_RNO (
	.A(un11_delaycounter_0_data_tmp[7]),
	.Y(un11_delaycounter_0_data_tmp_i[7])
);
defparam StartRead_RNO.INIT=2'h1;
  CFG1 un1_synchedtick_RNIC43C (
	.A(un1_synchedtick_Z),
	.Y(un1_synchedtick_i)
);
defparam un1_synchedtick_RNIC43C.INIT=2'h1;
// @29:159
  SLE \Serial2ParallelData[31]  (
	.Q(Serial2ParallelData_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[30]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[30]  (
	.Q(Serial2ParallelData_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[29]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[29]  (
	.Q(Serial2ParallelData_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[28]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[28]  (
	.Q(Serial2ParallelData_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[27]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[27]  (
	.Q(Serial2ParallelData_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[26]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[26]  (
	.Q(Serial2ParallelData_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[25]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[25]  (
	.Q(Serial2ParallelData_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[24]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[24]  (
	.Q(Serial2ParallelData_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[23]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[23]  (
	.Q(Serial2ParallelData_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[22]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[22]  (
	.Q(Serial2ParallelData_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[21]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[21]  (
	.Q(Serial2ParallelData_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[20]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[20]  (
	.Q(Serial2ParallelData_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[19]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[19]  (
	.Q(Serial2ParallelData_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[18]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[18]  (
	.Q(Serial2ParallelData_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[17]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[17]  (
	.Q(Serial2ParallelData_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[16]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[16]  (
	.Q(Serial2ParallelData_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[15]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[15]  (
	.Q(Serial2ParallelData_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[14]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[14]  (
	.Q(Serial2ParallelData_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[13]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[13]  (
	.Q(Serial2ParallelData_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[12]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[12]  (
	.Q(Serial2ParallelData_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[11]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[11]  (
	.Q(Serial2ParallelData_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[10]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[10]  (
	.Q(Serial2ParallelData_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[9]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[9]  (
	.Q(Serial2ParallelData_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[8]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[8]  (
	.Q(Serial2ParallelData_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[7]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[7]  (
	.Q(Serial2ParallelData_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[6]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[6]  (
	.Q(Serial2ParallelData_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[5]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[5]  (
	.Q(Serial2ParallelData_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[4]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[4]  (
	.Q(Serial2ParallelData_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[3]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[3]  (
	.Q(Serial2ParallelData_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[2]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[2]  (
	.Q(Serial2ParallelData_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[1]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[1]  (
	.Q(Serial2ParallelData_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[0]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[0]  (
	.Q(Serial2ParallelData_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_6_Z[0]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \DelayCounter[0]  (
	.Q(DelayCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[0]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[1]  (
	.Q(DelayCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[1]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[2]  (
	.Q(DelayCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[2]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[3]  (
	.Q(DelayCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[3]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[4]  (
	.Q(DelayCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[4]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[5]  (
	.Q(DelayCounter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[5]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[6]  (
	.Q(DelayCounter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[6]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[7]  (
	.Q(DelayCounter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[7]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[8]  (
	.Q(DelayCounter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[8]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[9]  (
	.Q(DelayCounter_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[9]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[10]  (
	.Q(DelayCounter_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[10]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[11]  (
	.Q(DelayCounter_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[11]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[12]  (
	.Q(DelayCounter_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[12]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[13]  (
	.Q(DelayCounter_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[13]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[14]  (
	.Q(DelayCounter_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[14]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[15]  (
	.Q(DelayCounter_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s_Z[15]),
	.EN(un1_synchedtick_RNIC9QQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
  CFG2 un1_synchedtick_RNIC9QQ (
	.A(un1_synchedtick_Z),
	.B(N_970_i),
	.Y(un1_synchedtick_RNIC9QQ_Z)
);
defparam un1_synchedtick_RNIC9QQ.INIT=4'hE;
// @29:159
  SLE \CycleCounter[5]  (
	.Q(CycleCounter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s_Z[5]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[4]  (
	.Q(CycleCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[4]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[3]  (
	.Q(CycleCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[3]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[2]  (
	.Q(CycleCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[2]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[1]  (
	.Q(CycleCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[1]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[0]  (
	.Q(CycleCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[0]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[5]  (
	.Q(ShiftCounter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s_Z[5]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[4]  (
	.Q(ShiftCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[4]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[3]  (
	.Q(ShiftCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[3]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[2]  (
	.Q(ShiftCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[2]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[1]  (
	.Q(ShiftCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[1]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[0]  (
	.Q(ShiftCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[0]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE SSIRead1 (
	.Q(SSIRead1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(SSIRead_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE CheckDataLo (
	.Q(CheckDataLo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CheckDataDelay_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE SSIRead (
	.Q(SSIRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(MDT_SSIPositionRead0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE CheckDataDelay (
	.Q(CheckDataDelay_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(linebreakdelay_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE CheckDataHi (
	.Q(CheckDataHi_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StartRead_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE ToggleEn (
	.Q(ToggleEn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_enable_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE StartRead (
	.Q(StartRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un11_delaycounter_0_data_tmp_i[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE SequenceOn (
	.Q(SequenceOn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SequenceOn_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE ClkOn (
	.Q(ClkOn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ClkOn_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE DataValid (
	.Q(DataValid_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DataValid_1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE intDataValid (
	.Q(intDataValid_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(intDataValid_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE intSSI_CLK (
	.Q(M_AX0_SSI_CLK),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intSSI_CLK_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE DelayCntEn (
	.Q(DelayCntEn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCntEn_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE ShiftOn (
	.Q(ShiftOn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOn_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE DataLineHi (
	.Q(DataLineHi_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SSI_Data_i_0),
	.EN(CheckDataHi_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE DatalineLo (
	.Q(DatalineLo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SSI_Data_0),
	.EN(CheckDataLo_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE TurnShiftOff (
	.Q(TurnShiftOff_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(preturnshiftoff_NE_i),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[6]  (
	.Q(DelayTerminalCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[5]  (
	.Q(DelayTerminalCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[4]  (
	.Q(DelayTerminalCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[3]  (
	.Q(DelayTerminalCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[2]  (
	.Q(DelayTerminalCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[1]  (
	.Q(DelayTerminalCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[0]  (
	.Q(DelayTerminalCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[5]  (
	.Q(HalfPeriod_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[4]  (
	.Q(HalfPeriod_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[3]  (
	.Q(HalfPeriod_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[2]  (
	.Q(HalfPeriod_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[1]  (
	.Q(HalfPeriod_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[0]  (
	.Q(HalfPeriod_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[15]  (
	.Q(DelayTerminalCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[14]  (
	.Q(DelayTerminalCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[13]  (
	.Q(DelayTerminalCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[12]  (
	.Q(DelayTerminalCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[11]  (
	.Q(DelayTerminalCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[10]  (
	.Q(DelayTerminalCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[9]  (
	.Q(DelayTerminalCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[8]  (
	.Q(DelayTerminalCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[7]  (
	.Q(DelayTerminalCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(MDT_SSIDelayWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[1]  (
	.Q(SSIDataLatch[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[0]  (
	.Q(SSIDataLatch[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \ClockRate_Z[1]  (
	.Q(ClockRate[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \ClockRate_Z[0]  (
	.Q(ClockRate[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[4]  (
	.Q(TransducerSelect_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[3]  (
	.Q(TransducerSelect_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[2]  (
	.Q(TransducerSelect_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[1]  (
	.Q(TransducerSelect_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[0]  (
	.Q(TransducerSelect_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength_Z[5]  (
	.Q(DataLength[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength_Z[4]  (
	.Q(DataLength[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength_Z[3]  (
	.Q(DataLength[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength_Z[2]  (
	.Q(DataLength[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength_Z[1]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength_Z[0]  (
	.Q(DataLength[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(MDT_SSIConfigWrite0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[16]  (
	.Q(SSIDataLatch[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[16]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[15]  (
	.Q(SSIDataLatch[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[14]  (
	.Q(SSIDataLatch[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[13]  (
	.Q(SSIDataLatch[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[12]  (
	.Q(SSIDataLatch[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[11]  (
	.Q(SSIDataLatch[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[10]  (
	.Q(SSIDataLatch[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[9]  (
	.Q(NN_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[8]  (
	.Q(SSIDataLatch[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[7]  (
	.Q(SSIDataLatch[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[6]  (
	.Q(SSIDataLatch[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[5]  (
	.Q(SSIDataLatch[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[4]  (
	.Q(SSIDataLatch[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[3]  (
	.Q(NN_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[2]  (
	.Q(NN_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[31]  (
	.Q(SSIDataLatch[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[31]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[30]  (
	.Q(SSIDataLatch[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[30]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[29]  (
	.Q(SSIDataLatch[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[29]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[28]  (
	.Q(SSIDataLatch[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[28]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[27]  (
	.Q(SSIDataLatch[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[27]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[26]  (
	.Q(NN_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[26]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[25]  (
	.Q(SSIDataLatch[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[25]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[24]  (
	.Q(SSIDataLatch[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[24]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[23]  (
	.Q(SSIDataLatch[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[23]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[22]  (
	.Q(SSIDataLatch[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[22]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[21]  (
	.Q(SSIDataLatch[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[21]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[20]  (
	.Q(SSIDataLatch[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[20]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[19]  (
	.Q(SSIDataLatch[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[19]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[18]  (
	.Q(SSIDataLatch[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[18]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch_Z[17]  (
	.Q(SSIDataLatch[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[17]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  ARI1 \ShiftCounter_cry_cy[0]  (
	.FCO(ShiftCounter_cry_cy),
	.S(ShiftCounter_cry_cy_S[0]),
	.Y(ShiftCounter_cry_cy_Y[0]),
	.B(StartRead_Z),
	.C(TurnShiftOff_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \ShiftCounter_cry_cy[0] .INIT=20'h41100;
// @29:159
  ARI1 \ShiftCounter_cry[0]  (
	.FCO(ShiftCounter_cry_Z[0]),
	.S(ShiftCounter_s[0]),
	.Y(ShiftCounter_cry_Y[0]),
	.B(ShiftCounter_Z[0]),
	.C(TurnShiftOff_Z),
	.D(StartRead_Z),
	.A(VCC),
	.FCI(ShiftCounter_cry_cy)
);
defparam \ShiftCounter_cry[0] .INIT=20'h40200;
// @29:159
  ARI1 \ShiftCounter_cry[1]  (
	.FCO(ShiftCounter_cry_Z[1]),
	.S(ShiftCounter_s[1]),
	.Y(ShiftCounter_cry_Y[1]),
	.B(ShiftCounter_cry_cy_Y[0]),
	.C(ShiftCounter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[0])
);
defparam \ShiftCounter_cry[1] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_cry[2]  (
	.FCO(ShiftCounter_cry_Z[2]),
	.S(ShiftCounter_s[2]),
	.Y(ShiftCounter_cry_Y[2]),
	.B(ShiftCounter_cry_cy_Y[0]),
	.C(ShiftCounter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[1])
);
defparam \ShiftCounter_cry[2] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_cry[3]  (
	.FCO(ShiftCounter_cry_Z[3]),
	.S(ShiftCounter_s[3]),
	.Y(ShiftCounter_cry_Y[3]),
	.B(ShiftCounter_cry_cy_Y[0]),
	.C(ShiftCounter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[2])
);
defparam \ShiftCounter_cry[3] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_s[5]  (
	.FCO(ShiftCounter_s_FCO[5]),
	.S(ShiftCounter_s_Z[5]),
	.Y(ShiftCounter_s_Y[5]),
	.B(ShiftCounter_cry_cy_Y[0]),
	.C(ShiftCounter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[4])
);
defparam \ShiftCounter_s[5] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_cry[4]  (
	.FCO(ShiftCounter_cry_Z[4]),
	.S(ShiftCounter_s[4]),
	.Y(ShiftCounter_cry_Y[4]),
	.B(ShiftCounter_cry_cy_Y[0]),
	.C(ShiftCounter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[3])
);
defparam \ShiftCounter_cry[4] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry_cy[0]  (
	.FCO(CycleCounter_cry_cy),
	.S(CycleCounter_cry_cy_S[0]),
	.Y(CycleCounter_cry_cy_Y[0]),
	.B(SequenceOn_Z),
	.C(ToggleEn_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \CycleCounter_cry_cy[0] .INIT=20'h42200;
// @29:159
  ARI1 \CycleCounter_cry[0]  (
	.FCO(CycleCounter_cry_Z[0]),
	.S(CycleCounter_s[0]),
	.Y(CycleCounter_cry_Y[0]),
	.B(CycleCounter_cry_cy_Y[0]),
	.C(CycleCounter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_cy)
);
defparam \CycleCounter_cry[0] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[1]  (
	.FCO(CycleCounter_cry_Z[1]),
	.S(CycleCounter_s[1]),
	.Y(CycleCounter_cry_Y[1]),
	.B(CycleCounter_cry_cy_Y[0]),
	.C(CycleCounter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[0])
);
defparam \CycleCounter_cry[1] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[2]  (
	.FCO(CycleCounter_cry_Z[2]),
	.S(CycleCounter_s[2]),
	.Y(CycleCounter_cry_Y[2]),
	.B(CycleCounter_cry_cy_Y[0]),
	.C(CycleCounter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[1])
);
defparam \CycleCounter_cry[2] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[3]  (
	.FCO(CycleCounter_cry_Z[3]),
	.S(CycleCounter_s[3]),
	.Y(CycleCounter_cry_Y[3]),
	.B(CycleCounter_cry_cy_Y[0]),
	.C(CycleCounter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[2])
);
defparam \CycleCounter_cry[3] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_s[5]  (
	.FCO(CycleCounter_s_FCO[5]),
	.S(CycleCounter_s_Z[5]),
	.Y(CycleCounter_s_Y[5]),
	.B(CycleCounter_cry_cy_Y[0]),
	.C(CycleCounter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[4])
);
defparam \CycleCounter_s[5] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[4]  (
	.FCO(CycleCounter_cry_Z[4]),
	.S(CycleCounter_s[4]),
	.Y(CycleCounter_cry_Y[4]),
	.B(CycleCounter_cry_cy_Y[0]),
	.C(CycleCounter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[3])
);
defparam \CycleCounter_cry[4] .INIT=20'h48800;
// @29:175
  ARI1 un11_delaycounter_0_I_1 (
	.FCO(un11_delaycounter_0_data_tmp[0]),
	.S(un11_delaycounter_0_I_1_S_0),
	.Y(un11_delaycounter_0_I_1_Y_0),
	.B(DelayCounter_Z[0]),
	.C(DelayCounter_Z[1]),
	.D(DelayTerminalCount_Z[0]),
	.A(DelayTerminalCount_Z[1]),
	.FCI(GND)
);
defparam un11_delaycounter_0_I_1.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_9 (
	.FCO(un11_delaycounter_0_data_tmp[1]),
	.S(un11_delaycounter_0_I_9_S_0),
	.Y(un11_delaycounter_0_I_9_Y_0),
	.B(DelayCounter_Z[2]),
	.C(DelayCounter_Z[3]),
	.D(DelayTerminalCount_Z[2]),
	.A(DelayTerminalCount_Z[3]),
	.FCI(un11_delaycounter_0_data_tmp[0])
);
defparam un11_delaycounter_0_I_9.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_15 (
	.FCO(un11_delaycounter_0_data_tmp[2]),
	.S(un11_delaycounter_0_I_15_S_0),
	.Y(un11_delaycounter_0_I_15_Y_0),
	.B(DelayCounter_Z[4]),
	.C(DelayCounter_Z[5]),
	.D(DelayTerminalCount_Z[4]),
	.A(DelayTerminalCount_Z[5]),
	.FCI(un11_delaycounter_0_data_tmp[1])
);
defparam un11_delaycounter_0_I_15.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_27 (
	.FCO(un11_delaycounter_0_data_tmp[3]),
	.S(un11_delaycounter_0_I_27_S_0),
	.Y(un11_delaycounter_0_I_27_Y_0),
	.B(DelayCounter_Z[6]),
	.C(DelayCounter_Z[7]),
	.D(DelayTerminalCount_Z[6]),
	.A(DelayTerminalCount_Z[7]),
	.FCI(un11_delaycounter_0_data_tmp[2])
);
defparam un11_delaycounter_0_I_27.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_45 (
	.FCO(un11_delaycounter_0_data_tmp[4]),
	.S(un11_delaycounter_0_I_45_S_0),
	.Y(un11_delaycounter_0_I_45_Y_0),
	.B(DelayCounter_Z[8]),
	.C(DelayCounter_Z[9]),
	.D(DelayTerminalCount_Z[8]),
	.A(DelayTerminalCount_Z[9]),
	.FCI(un11_delaycounter_0_data_tmp[3])
);
defparam un11_delaycounter_0_I_45.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_33 (
	.FCO(un11_delaycounter_0_data_tmp[5]),
	.S(un11_delaycounter_0_I_33_S_0),
	.Y(un11_delaycounter_0_I_33_Y_0),
	.B(DelayCounter_Z[10]),
	.C(DelayCounter_Z[11]),
	.D(DelayTerminalCount_Z[10]),
	.A(DelayTerminalCount_Z[11]),
	.FCI(un11_delaycounter_0_data_tmp[4])
);
defparam un11_delaycounter_0_I_33.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_39 (
	.FCO(un11_delaycounter_0_data_tmp[6]),
	.S(un11_delaycounter_0_I_39_S_0),
	.Y(un11_delaycounter_0_I_39_Y_0),
	.B(DelayCounter_Z[12]),
	.C(DelayCounter_Z[13]),
	.D(DelayTerminalCount_Z[12]),
	.A(DelayTerminalCount_Z[13]),
	.FCI(un11_delaycounter_0_data_tmp[5])
);
defparam un11_delaycounter_0_I_39.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_21 (
	.FCO(un11_delaycounter_0_data_tmp[7]),
	.S(un11_delaycounter_0_I_21_S_0),
	.Y(un11_delaycounter_0_I_21_Y_0),
	.B(DelayCounter_Z[14]),
	.C(DelayCounter_Z[15]),
	.D(DelayTerminalCount_Z[14]),
	.A(DelayTerminalCount_Z[15]),
	.FCI(un11_delaycounter_0_data_tmp[6])
);
defparam un11_delaycounter_0_I_21.INIT=20'h68421;
// @29:159
  ARI1 DelayCounter_s_1598 (
	.FCO(DelayCounter_s_1598_FCO),
	.S(DelayCounter_s_1598_S),
	.Y(DelayCounter_s_1598_Y),
	.B(DelayCounter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DelayCounter_s_1598.INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[1]  (
	.FCO(DelayCounter_cry_Z[1]),
	.S(DelayCounter_s[1]),
	.Y(DelayCounter_cry_Y_0[1]),
	.B(DelayCounter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_s_1598_FCO)
);
defparam \DelayCounter_cry[1] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[2]  (
	.FCO(DelayCounter_cry_Z[2]),
	.S(DelayCounter_s[2]),
	.Y(DelayCounter_cry_Y_0[2]),
	.B(DelayCounter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[1])
);
defparam \DelayCounter_cry[2] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[3]  (
	.FCO(DelayCounter_cry_Z[3]),
	.S(DelayCounter_s[3]),
	.Y(DelayCounter_cry_Y_0[3]),
	.B(DelayCounter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[2])
);
defparam \DelayCounter_cry[3] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[4]  (
	.FCO(DelayCounter_cry_Z[4]),
	.S(DelayCounter_s[4]),
	.Y(DelayCounter_cry_Y_0[4]),
	.B(DelayCounter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[3])
);
defparam \DelayCounter_cry[4] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[5]  (
	.FCO(DelayCounter_cry_Z[5]),
	.S(DelayCounter_s[5]),
	.Y(DelayCounter_cry_Y_0[5]),
	.B(DelayCounter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[4])
);
defparam \DelayCounter_cry[5] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[6]  (
	.FCO(DelayCounter_cry_Z[6]),
	.S(DelayCounter_s[6]),
	.Y(DelayCounter_cry_Y_0[6]),
	.B(DelayCounter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[5])
);
defparam \DelayCounter_cry[6] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[7]  (
	.FCO(DelayCounter_cry_Z[7]),
	.S(DelayCounter_s[7]),
	.Y(DelayCounter_cry_Y_0[7]),
	.B(DelayCounter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[6])
);
defparam \DelayCounter_cry[7] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[8]  (
	.FCO(DelayCounter_cry_Z[8]),
	.S(DelayCounter_s[8]),
	.Y(DelayCounter_cry_Y_0[8]),
	.B(DelayCounter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[7])
);
defparam \DelayCounter_cry[8] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[9]  (
	.FCO(DelayCounter_cry_Z[9]),
	.S(DelayCounter_s[9]),
	.Y(DelayCounter_cry_Y_0[9]),
	.B(DelayCounter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[8])
);
defparam \DelayCounter_cry[9] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[10]  (
	.FCO(DelayCounter_cry_Z[10]),
	.S(DelayCounter_s[10]),
	.Y(DelayCounter_cry_Y_0[10]),
	.B(DelayCounter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[9])
);
defparam \DelayCounter_cry[10] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[11]  (
	.FCO(DelayCounter_cry_Z[11]),
	.S(DelayCounter_s[11]),
	.Y(DelayCounter_cry_Y_0[11]),
	.B(DelayCounter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[10])
);
defparam \DelayCounter_cry[11] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[12]  (
	.FCO(DelayCounter_cry_Z[12]),
	.S(DelayCounter_s[12]),
	.Y(DelayCounter_cry_Y_0[12]),
	.B(DelayCounter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[11])
);
defparam \DelayCounter_cry[12] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[13]  (
	.FCO(DelayCounter_cry_Z[13]),
	.S(DelayCounter_s[13]),
	.Y(DelayCounter_cry_Y_0[13]),
	.B(DelayCounter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[12])
);
defparam \DelayCounter_cry[13] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_s[15]  (
	.FCO(DelayCounter_s_FCO_0[15]),
	.S(DelayCounter_s_Z[15]),
	.Y(DelayCounter_s_Y_0[15]),
	.B(DelayCounter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[14])
);
defparam \DelayCounter_s[15] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[14]  (
	.FCO(DelayCounter_cry_Z[14]),
	.S(DelayCounter_s[14]),
	.Y(DelayCounter_cry_Y_0[14]),
	.B(DelayCounter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[13])
);
defparam \DelayCounter_cry[14] .INIT=20'h4AA00;
// @40:1849
  CFG3 un425_data_0_a2 (
	.A(Exp0LEDRead),
	.B(un100_data_i),
	.C(N_1098),
	.Y(un425_data)
);
defparam un425_data_0_a2.INIT=8'h04;
// @29:117
  CFG3 intDataValid_0 (
	.A(DataLineHi_Z),
	.B(DatalineLo_Z),
	.C(un2_ssiread1_Z),
	.Y(intDataValid_0_Z)
);
defparam intDataValid_0.INIT=8'h01;
// @29:111
  CFG4 \ssiDataOut_0[26]  (
	.A(DataLineHi_Z),
	.B(DatalineLo_Z),
	.C(NN_5),
	.D(un2_ssidataout_i),
	.Y(N_235)
);
defparam \ssiDataOut_0[26] .INIT=16'hF0EE;
// @40:1813
  CFG4 un152_data (
	.A(Expansion4IDRead),
	.B(un7_data_i),
	.C(CPUConfigRead),
	.D(CPULEDRead),
	.Y(un152_data_1z)
);
defparam un152_data.INIT=16'h0100;
// @40:1813
  CFG4 un156_data (
	.A(Expansion4IDRead),
	.B(un7_data_i),
	.C(CPUConfigRead),
	.D(CPULEDRead),
	.Y(un156_data_1z)
);
defparam un156_data.INIT=16'hFFFE;
// @29:111
  CFG4 un2_ssidataout (
	.A(TransducerSelect_1),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_Z[3]),
	.D(MDT_SSIPositionRead0),
	.Y(un2_ssidataout_i)
);
defparam un2_ssidataout.INIT=16'h0800;
// @29:112
  CFG4 un5_ssidataout (
	.A(TransducerSelect_1),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_Z[3]),
	.D(MDT_SSIStatusRead0),
	.Y(un5_ssidataout_i)
);
defparam un5_ssidataout.INIT=16'h0800;
// @40:1307
  CFG4 ShiftOn_RNI6J9K (
	.A(M_AX0_SSI_CLK),
	.B(ShiftOn_Z),
	.C(N_4074_i),
	.D(ToggleEn_Z),
	.Y(Shift_or)
);
defparam ShiftOn_RNI6J9K.INIT=16'hF4F0;
// @29:235
  CFG2 un1_enable_0 (
	.A(Enable),
	.B(ClkOn_Z),
	.Y(un1_enable_0_Z)
);
defparam un1_enable_0.INIT=4'h8;
// @40:1849
  CFG2 un425_data_0_a2_0 (
	.A(Exp0LEDRead),
	.B(un100_data_i),
	.Y(N_1541)
);
defparam un425_data_0_a2_0.INIT=4'h4;
// @29:137
  CFG2 un2_ssiread1 (
	.A(SSIRead_Z),
	.B(SSIRead1_Z),
	.Y(un2_ssiread1_Z)
);
defparam un2_ssiread1.INIT=4'h4;
// @29:217
  CFG2 toggleen_1 (
	.A(ToggleEn_Z),
	.B(ClkOn_Z),
	.Y(toggleen_1_Z)
);
defparam toggleen_1.INIT=4'h8;
// @29:168
  CFG2 un1_synchedtick (
	.A(N_4074_i),
	.B(un11_delaycounter_0_data_tmp[7]),
	.Y(un1_synchedtick_Z)
);
defparam un1_synchedtick.INIT=4'hB;
// @29:111
  CFG3 \ssiDataOut_0[9]  (
	.A(un2_ssidataout_i),
	.B(NN_2),
	.C(NN_1),
	.Y(N_227)
);
defparam \ssiDataOut_0[9] .INIT=8'hD8;
// @29:111
  CFG3 \ssiDataOut_0[2]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_Z[2]),
	.C(NN_4),
	.Y(N_223)
);
defparam \ssiDataOut_0[2] .INIT=8'hE4;
// @29:111
  CFG3 \ssiDataOut_0[3]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_Z[3]),
	.C(NN_3),
	.Y(N_224)
);
defparam \ssiDataOut_0[3] .INIT=8'hE4;
// @29:235
  CFG4 un1_enable_3 (
	.A(HalfPeriod_Z[5]),
	.B(HalfPeriod_Z[2]),
	.C(CycleCounter_Z[5]),
	.D(CycleCounter_Z[2]),
	.Y(un1_enable_3_Z)
);
defparam un1_enable_3.INIT=16'h8421;
// @29:235
  CFG4 un1_enable_2 (
	.A(HalfPeriod_Z[3]),
	.B(HalfPeriod_Z[1]),
	.C(CycleCounter_Z[3]),
	.D(CycleCounter_Z[1]),
	.Y(un1_enable_2_Z)
);
defparam un1_enable_2.INIT=16'h8421;
// @29:235
  CFG4 un1_enable_1 (
	.A(HalfPeriod_Z[0]),
	.B(HalfPeriod_Z[4]),
	.C(CycleCounter_Z[4]),
	.D(CycleCounter_Z[0]),
	.Y(un1_enable_1_Z)
);
defparam un1_enable_1.INIT=16'h8241;
// @29:260
  CFG4 linebreakdelay_3 (
	.A(HalfPeriod_Z[5]),
	.B(HalfPeriod_Z[2]),
	.C(CycleCounter_Z[3]),
	.D(ClkOn_Z),
	.Y(linebreakdelay_3_Z)
);
defparam linebreakdelay_3.INIT=16'h0041;
// @29:260
  CFG4 linebreakdelay_2 (
	.A(HalfPeriod_Z[4]),
	.B(HalfPeriod_Z[3]),
	.C(CycleCounter_Z[5]),
	.D(CycleCounter_Z[4]),
	.Y(linebreakdelay_2_Z)
);
defparam linebreakdelay_2.INIT=16'h8421;
// @29:260
  CFG4 linebreakdelay_1 (
	.A(HalfPeriod_Z[1]),
	.B(HalfPeriod_Z[0]),
	.C(CycleCounter_Z[2]),
	.D(CycleCounter_Z[1]),
	.Y(linebreakdelay_1_Z)
);
defparam linebreakdelay_1.INIT=16'h8421;
// @29:277
  CFG4 preturnshiftoff_NE_2 (
	.A(DataLength[3]),
	.B(DataLength[2]),
	.C(ShiftCounter_Z[3]),
	.D(ShiftCounter_Z[2]),
	.Y(preturnshiftoff_NE_2_Z)
);
defparam preturnshiftoff_NE_2.INIT=16'h7BDE;
// @29:277
  CFG4 preturnshiftoff_NE_1 (
	.A(NN_1),
	.B(DataLength[0]),
	.C(ShiftCounter_Z[1]),
	.D(ShiftCounter_Z[0]),
	.Y(preturnshiftoff_NE_1_Z)
);
defparam preturnshiftoff_NE_1.INIT=16'h7BDE;
// @29:277
  CFG4 preturnshiftoff_NE_0 (
	.A(DataLength[5]),
	.B(DataLength[4]),
	.C(ShiftCounter_Z[5]),
	.D(ShiftCounter_Z[4]),
	.Y(preturnshiftoff_NE_0_Z)
);
defparam preturnshiftoff_NE_0.INIT=16'h7BDE;
// @29:153
  CFG3 un2_ssibinaryanalog (
	.A(TransducerSelect_Z[3]),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_1),
	.Y(SSISelect_0)
);
defparam un2_ssibinaryanalog.INIT=8'h40;
// @40:1307
  CFG3 ShiftOn_RNI3L1A (
	.A(ToggleEn_Z),
	.B(M_AX0_SSI_CLK),
	.C(ShiftOn_Z),
	.Y(Shift)
);
defparam ShiftOn_RNI3L1A.INIT=8'h20;
// @29:154
  CFG4 un1_ssigrayanalog (
	.A(TransducerSelect_Z[3]),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_1),
	.D(TransducerSelect_0),
	.Y(un1_ssigrayanalog_Z)
);
defparam un1_ssigrayanalog.INIT=16'h4000;
// @29:159
  CFG2 DelayCntEn_RNI05NE (
	.A(SlowEnable),
	.B(DelayCntEn_Z),
	.Y(N_970_i)
);
defparam DelayCntEn_RNI05NE.INIT=4'h8;
// @29:214
  CFG3 ClkOn_1 (
	.A(StartRead_Z),
	.B(ClkOn_Z),
	.C(TurnShiftOff_Z),
	.Y(ClkOn_1_Z)
);
defparam ClkOn_1.INIT=8'hAE;
// @29:211
  CFG3 SequenceOn_1 (
	.A(CheckDataLo_Z),
	.B(SequenceOn_Z),
	.C(StartRead_Z),
	.Y(SequenceOn_1_Z)
);
defparam SequenceOn_1.INIT=8'hF4;
// @40:1307
  CFG3 SequenceOn_RNIVLDQ (
	.A(ToggleEn_Z),
	.B(Enable),
	.C(SequenceOn_Z),
	.Y(CycleCountere)
);
defparam SequenceOn_RNIVLDQ.INIT=8'hEF;
// @29:117
  CFG4 DataValid_1 (
	.A(N_4074_i),
	.B(intDataValid_Z),
	.C(DataValid_1z),
	.D(un2_ssiread1_Z),
	.Y(DataValid_1_1)
);
defparam DataValid_1.INIT=16'h00D8;
// @40:1307
  CFG3 TurnShiftOff_RNIFOAQ (
	.A(TurnShiftOff_Z),
	.B(StartRead_Z),
	.C(Shift),
	.Y(ShiftCountere)
);
defparam TurnShiftOff_RNIFOAQ.INIT=8'hFE;
// @29:159
  CFG4 intSSI_CLK_2 (
	.A(Enable),
	.B(toggleen_1_Z),
	.C(M_AX0_SSI_CLK),
	.D(StartRead_Z),
	.Y(intSSI_CLK_2_0)
);
defparam intSSI_CLK_2.INIT=16'hBE3C;
// @29:159
  CFG4 ShiftOn_1 (
	.A(M_AX0_SSI_CLK),
	.B(toggleen_1_Z),
	.C(ShiftOn_Z),
	.D(TurnShiftOff_Z),
	.Y(ShiftOn_1_0)
);
defparam ShiftOn_1.INIT=16'h04F4;
// @29:195
  CFG3 \Serial2ParallelData_6[0]  (
	.A(SSI_Data_0),
	.B(un1_ssigrayanalog_Z),
	.C(Serial2ParallelData_Z[0]),
	.Y(Serial2ParallelData_6_Z[0])
);
defparam \Serial2ParallelData_6[0] .INIT=8'h6A;
// @29:260
  CFG3 linebreakdelay (
	.A(linebreakdelay_1_Z),
	.B(linebreakdelay_3_Z),
	.C(linebreakdelay_2_Z),
	.Y(linebreakdelay_Z)
);
defparam linebreakdelay.INIT=8'h80;
// @29:235
  CFG4 un1_enable (
	.A(un1_enable_3_Z),
	.B(un1_enable_1_Z),
	.C(un1_enable_0_Z),
	.D(un1_enable_2_Z),
	.Y(un1_enable_Z)
);
defparam un1_enable.INIT=16'h8000;
// @40:1815
  CFG2 un155_data (
	.A(WDTConfigRead),
	.B(un156_data_1z),
	.Y(un155_data_1z)
);
defparam un155_data.INIT=4'h2;
// @29:159
  CFG4 DelayCntEn_1 (
	.A(StartRead_Z),
	.B(N_4074_i),
	.C(SSISelect_0),
	.D(DelayCntEn_Z),
	.Y(DelayCntEn_1_0)
);
defparam DelayCntEn_1.INIT=16'hD5C0;
// @29:159
  CFG3 TurnShiftOff_RNO (
	.A(preturnshiftoff_NE_2_Z),
	.B(preturnshiftoff_NE_1_Z),
	.C(preturnshiftoff_NE_0_Z),
	.Y(preturnshiftoff_NE_i)
);
defparam TurnShiftOff_RNO.INIT=8'h01;
// @40:1866
  CFG4 \Exp1QuadDataOut_m[3]  (
	.A(un1_data_12),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m4_0),
	.D(QuadDataOut_1_m2_0),
	.Y(Exp1QuadDataOut_m_0)
);
defparam \Exp1QuadDataOut_m[3] .INIT=16'hA280;
// @40:1866
  CFG4 \AnlgDATA_m[8]  (
	.A(AnlgDATA_m_0_0),
	.B(DataOut1_0),
	.C(DataOut0_0),
	.D(BankSelect),
	.Y(AnlgDATA_m_0_d0)
);
defparam \AnlgDATA_m[8] .INIT=16'hA088;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SSITop */

module SSITop_1 (
  QuadA0DataOut_m_0,
  QuadDataOut_1_m3_0,
  QuadDataOut_1_m4_0,
  SSISelect_0,
  SSIDataLatch_0,
  SSIDataLatch_15,
  SSIDataLatch_14,
  SSIDataLatch_12,
  SSIDataLatch_6,
  SSIDataLatch_5,
  SSIDataLatch_4,
  SSIDataLatch_3,
  SSIDataLatch_30,
  SSIDataLatch_29,
  SSIDataLatch_28,
  SSIDataLatch_27,
  SSIDataLatch_26,
  SSIDataLatch_25,
  SSIDataLatch_24,
  SSIDataLatch_23,
  SSIDataLatch_22,
  SSIDataLatch_21,
  SSIDataLatch_20,
  SSIDataLatch_19,
  SSIDataLatch_18,
  SSIDataLatch_17,
  SSIDataLatch_16,
  DataLength_0,
  TransducerSelect_3,
  TransducerSelect_0,
  ClockRate_0,
  DATA_in,
  SSI_Data_0,
  SSI_Data_i_0,
  QuadDataOut_1_sm3,
  un1_data_6,
  un185_data_1z,
  un164_data_1z,
  SerialMemXfaceRead,
  un159_data_1z,
  FPGAProgrammedRead,
  WDTConfigRead,
  un156_data,
  SlowEnable,
  N_440_i,
  N_227,
  N_221,
  N_223,
  N_224,
  N_226,
  N_229,
  N_222,
  N_230,
  N_228,
  un10_mdtsimpdataout_i,
  NoXducer_1z,
  un2_ssidataout_i,
  un5_ssidataout_i,
  MDT_SSIStatusRead1,
  un205_data_1z,
  un194_data_1z,
  MDT_SSIPositionRead0,
  MDT_SSIStatusRead0,
  un177_data_1z,
  un186_data_1z,
  LatencyCounterRead,
  un171_data_1z,
  N_1441,
  MDT_SSIConfigWrite1,
  N_4074_i,
  MDT_SSIDelayWrite1,
  Enable,
  M_AX1_SSI_CLK,
  DataValid_1z,
  MDT_SSIPositionRead1,
  H1_CLKWR_c,
  SynchedTick_i,
  SysClk
)
;
output QuadA0DataOut_m_0 ;
input QuadDataOut_1_m3_0 ;
input QuadDataOut_1_m4_0 ;
input SSISelect_0 ;
output SSIDataLatch_0 ;
output SSIDataLatch_15 ;
output SSIDataLatch_14 ;
output SSIDataLatch_12 ;
output SSIDataLatch_6 ;
output SSIDataLatch_5 ;
output SSIDataLatch_4 ;
output SSIDataLatch_3 ;
output SSIDataLatch_30 ;
output SSIDataLatch_29 ;
output SSIDataLatch_28 ;
output SSIDataLatch_27 ;
output SSIDataLatch_26 ;
output SSIDataLatch_25 ;
output SSIDataLatch_24 ;
output SSIDataLatch_23 ;
output SSIDataLatch_22 ;
output SSIDataLatch_21 ;
output SSIDataLatch_20 ;
output SSIDataLatch_19 ;
output SSIDataLatch_18 ;
output SSIDataLatch_17 ;
output SSIDataLatch_16 ;
output DataLength_0 ;
output TransducerSelect_3 ;
output TransducerSelect_0 ;
output ClockRate_0 ;
input [21:0] DATA_in ;
input SSI_Data_0 ;
input SSI_Data_i_0 ;
input QuadDataOut_1_sm3 ;
input un1_data_6 ;
output un185_data_1z ;
output un164_data_1z ;
input SerialMemXfaceRead ;
output un159_data_1z ;
input FPGAProgrammedRead ;
input WDTConfigRead ;
input un156_data ;
input SlowEnable ;
output N_440_i ;
output N_227 ;
output N_221 ;
output N_223 ;
output N_224 ;
output N_226 ;
output N_229 ;
output N_222 ;
output N_230 ;
output N_228 ;
output un10_mdtsimpdataout_i ;
output NoXducer_1z ;
output un2_ssidataout_i ;
output un5_ssidataout_i ;
input MDT_SSIStatusRead1 ;
output un205_data_1z ;
output un194_data_1z ;
input MDT_SSIPositionRead0 ;
input MDT_SSIStatusRead0 ;
output un177_data_1z ;
output un186_data_1z ;
input LatencyCounterRead ;
output un171_data_1z ;
input N_1441 ;
input MDT_SSIConfigWrite1 ;
input N_4074_i ;
input MDT_SSIDelayWrite1 ;
input Enable ;
output M_AX1_SSI_CLK ;
output DataValid_1z ;
input MDT_SSIPositionRead1 ;
input H1_CLKWR_c ;
input SynchedTick_i ;
input SysClk ;
wire QuadA0DataOut_m_0 ;
wire QuadDataOut_1_m3_0 ;
wire QuadDataOut_1_m4_0 ;
wire SSISelect_0 ;
wire SSIDataLatch_0 ;
wire SSIDataLatch_15 ;
wire SSIDataLatch_14 ;
wire SSIDataLatch_12 ;
wire SSIDataLatch_6 ;
wire SSIDataLatch_5 ;
wire SSIDataLatch_4 ;
wire SSIDataLatch_3 ;
wire SSIDataLatch_30 ;
wire SSIDataLatch_29 ;
wire SSIDataLatch_28 ;
wire SSIDataLatch_27 ;
wire SSIDataLatch_26 ;
wire SSIDataLatch_25 ;
wire SSIDataLatch_24 ;
wire SSIDataLatch_23 ;
wire SSIDataLatch_22 ;
wire SSIDataLatch_21 ;
wire SSIDataLatch_20 ;
wire SSIDataLatch_19 ;
wire SSIDataLatch_18 ;
wire SSIDataLatch_17 ;
wire SSIDataLatch_16 ;
wire DataLength_0 ;
wire TransducerSelect_3 ;
wire TransducerSelect_0 ;
wire ClockRate_0 ;
wire SSI_Data_0 ;
wire SSI_Data_i_0 ;
wire QuadDataOut_1_sm3 ;
wire un1_data_6 ;
wire un185_data_1z ;
wire un164_data_1z ;
wire SerialMemXfaceRead ;
wire un159_data_1z ;
wire FPGAProgrammedRead ;
wire WDTConfigRead ;
wire un156_data ;
wire SlowEnable ;
wire N_440_i ;
wire N_227 ;
wire N_221 ;
wire N_223 ;
wire N_224 ;
wire N_226 ;
wire N_229 ;
wire N_222 ;
wire N_230 ;
wire N_228 ;
wire un10_mdtsimpdataout_i ;
wire NoXducer_1z ;
wire un2_ssidataout_i ;
wire un5_ssidataout_i ;
wire MDT_SSIStatusRead1 ;
wire un205_data_1z ;
wire un194_data_1z ;
wire MDT_SSIPositionRead0 ;
wire MDT_SSIStatusRead0 ;
wire un177_data_1z ;
wire un186_data_1z ;
wire LatencyCounterRead ;
wire un171_data_1z ;
wire N_1441 ;
wire MDT_SSIConfigWrite1 ;
wire N_4074_i ;
wire MDT_SSIDelayWrite1 ;
wire Enable ;
wire M_AX1_SSI_CLK ;
wire DataValid_1z ;
wire MDT_SSIPositionRead1 ;
wire H1_CLKWR_c ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] DelayCounter_Z;
wire [14:0] DelayCounter_s;
wire [7:0] un11_delaycounter_0_data_tmp;
wire [7:7] un11_delaycounter_0_data_tmp_i;
wire [31:0] Serial2ParallelData_Z;
wire [15:15] DelayCounter_s_Z;
wire [5:0] CycleCounter_Z;
wire [5:5] CycleCounter_s_Z;
wire [4:0] CycleCounter_s;
wire [5:0] ShiftCounter_Z;
wire [5:5] ShiftCounter_s_Z;
wire [4:0] ShiftCounter_s;
wire [15:0] DelayTerminalCount_Z;
wire [5:0] HalfPeriod_Z;
wire [14:0] SSIDataLatch_Z;
wire [0:0] ClockRate_Z;
wire [3:0] TransducerSelect_Z;
wire [4:0] DataLength_Z;
wire [0:0] ShiftCounter_cry_cy_S_0;
wire [0:0] ShiftCounter_cry_cy_Y_0;
wire [4:0] ShiftCounter_cry_Z;
wire [4:0] ShiftCounter_cry_Y_0;
wire [5:5] ShiftCounter_s_FCO_0;
wire [5:5] ShiftCounter_s_Y_0;
wire [0:0] CycleCounter_cry_cy_S_0;
wire [0:0] CycleCounter_cry_cy_Y_0;
wire [4:0] CycleCounter_cry_Z;
wire [4:0] CycleCounter_cry_Y_0;
wire [5:5] CycleCounter_s_FCO_0;
wire [5:5] CycleCounter_s_Y_0;
wire [14:1] DelayCounter_cry_Z;
wire [14:1] DelayCounter_cry_Y;
wire [15:15] DelayCounter_s_FCO;
wire [15:15] DelayCounter_s_Y;
wire un1_synchedtick_0 ;
wire un1_synchedtick_i ;
wire VCC ;
wire Shift_or ;
wire GND ;
wire N_444_i ;
wire un1_synchedtick_RNIE4A51_Z ;
wire N_968_i ;
wire CycleCountere ;
wire ShiftCountere ;
wire SSIRead1_Z ;
wire SSIRead_Z ;
wire CheckDataLo_Z ;
wire CheckDataDelay_Z ;
wire linebreakdelay_Z ;
wire CheckDataHi_Z ;
wire StartRead_Z ;
wire ToggleEn_Z ;
wire un1_enable_0_Z ;
wire SequenceOn_Z ;
wire SequenceOn_1_Z ;
wire ClkOn_Z ;
wire ClkOn_1_Z ;
wire DataValid_1_2 ;
wire intDataValid_Z ;
wire intDataValid_0_0 ;
wire intSSI_CLK_2_Z ;
wire DelayCntEn_Z ;
wire DelayCntEn_1_Z ;
wire ShiftOn_Z ;
wire ShiftOn_1_Z ;
wire DataLineHi_Z ;
wire DatalineLo_Z ;
wire TurnShiftOff_Z ;
wire preturnshiftoff_NE_i ;
wire ShiftCounter_cry_cy ;
wire CycleCounter_cry_cy ;
wire un11_delaycounter_0_I_1_S ;
wire un11_delaycounter_0_I_1_Y ;
wire un11_delaycounter_0_I_9_S ;
wire un11_delaycounter_0_I_9_Y ;
wire un11_delaycounter_0_I_15_S ;
wire un11_delaycounter_0_I_15_Y ;
wire un11_delaycounter_0_I_27_S ;
wire un11_delaycounter_0_I_27_Y ;
wire un11_delaycounter_0_I_45_S ;
wire un11_delaycounter_0_I_45_Y ;
wire un11_delaycounter_0_I_33_S ;
wire un11_delaycounter_0_I_33_Y ;
wire un11_delaycounter_0_I_39_S ;
wire un11_delaycounter_0_I_39_Y ;
wire un11_delaycounter_0_I_21_S ;
wire un11_delaycounter_0_I_21_Y ;
wire DelayCounter_s_1597_FCO ;
wire DelayCounter_s_1597_S ;
wire DelayCounter_s_1597_Y ;
wire un1_enable_0_0 ;
wire toggleen_1_Z ;
wire un2_ssiread1_Z ;
wire un1_enable_3_Z ;
wire un1_enable_2_Z ;
wire un1_enable_1_Z ;
wire linebreakdelay_3_Z ;
wire linebreakdelay_2_Z ;
wire linebreakdelay_1_Z ;
wire preturnshiftoff_NE_2_Z ;
wire preturnshiftoff_NE_1_Z ;
wire preturnshiftoff_NE_0_Z ;
wire Shift_Z ;
  CFG1 \DelayCounter_RNO[0]  (
	.A(DelayCounter_Z[0]),
	.Y(DelayCounter_s[0])
);
defparam \DelayCounter_RNO[0] .INIT=2'h1;
  CFG1 StartRead_RNO (
	.A(un11_delaycounter_0_data_tmp[7]),
	.Y(un11_delaycounter_0_data_tmp_i[7])
);
defparam StartRead_RNO.INIT=2'h1;
  CFG1 un1_synchedtick_RNIDKRF (
	.A(un1_synchedtick_0),
	.Y(un1_synchedtick_i)
);
defparam un1_synchedtick_RNIDKRF.INIT=2'h1;
// @29:159
  SLE \Serial2ParallelData[31]  (
	.Q(Serial2ParallelData_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[30]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[30]  (
	.Q(Serial2ParallelData_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[29]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[29]  (
	.Q(Serial2ParallelData_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[28]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[28]  (
	.Q(Serial2ParallelData_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[27]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[27]  (
	.Q(Serial2ParallelData_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[26]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[26]  (
	.Q(Serial2ParallelData_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[25]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[25]  (
	.Q(Serial2ParallelData_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[24]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[24]  (
	.Q(Serial2ParallelData_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[23]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[23]  (
	.Q(Serial2ParallelData_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[22]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[22]  (
	.Q(Serial2ParallelData_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[21]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[21]  (
	.Q(Serial2ParallelData_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[20]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[20]  (
	.Q(Serial2ParallelData_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[19]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[19]  (
	.Q(Serial2ParallelData_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[18]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[18]  (
	.Q(Serial2ParallelData_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[17]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[17]  (
	.Q(Serial2ParallelData_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[16]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[16]  (
	.Q(Serial2ParallelData_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[15]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[15]  (
	.Q(Serial2ParallelData_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[14]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[14]  (
	.Q(Serial2ParallelData_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[13]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[13]  (
	.Q(Serial2ParallelData_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[12]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[12]  (
	.Q(Serial2ParallelData_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[11]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[11]  (
	.Q(Serial2ParallelData_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[10]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[10]  (
	.Q(Serial2ParallelData_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[9]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[9]  (
	.Q(Serial2ParallelData_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[8]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[8]  (
	.Q(Serial2ParallelData_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[7]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[7]  (
	.Q(Serial2ParallelData_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[6]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[6]  (
	.Q(Serial2ParallelData_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[5]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[5]  (
	.Q(Serial2ParallelData_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[4]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[4]  (
	.Q(Serial2ParallelData_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[3]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[3]  (
	.Q(Serial2ParallelData_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[2]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[2]  (
	.Q(Serial2ParallelData_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[1]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[1]  (
	.Q(Serial2ParallelData_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[0]),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \Serial2ParallelData[0]  (
	.Q(Serial2ParallelData_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_444_i),
	.EN(Shift_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @29:159
  SLE \DelayCounter[0]  (
	.Q(DelayCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[0]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[1]  (
	.Q(DelayCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[1]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[2]  (
	.Q(DelayCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[2]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[3]  (
	.Q(DelayCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[3]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[4]  (
	.Q(DelayCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[4]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[5]  (
	.Q(DelayCounter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[5]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[6]  (
	.Q(DelayCounter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[6]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[7]  (
	.Q(DelayCounter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[7]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[8]  (
	.Q(DelayCounter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[8]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[9]  (
	.Q(DelayCounter_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[9]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[10]  (
	.Q(DelayCounter_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[10]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[11]  (
	.Q(DelayCounter_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[11]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[12]  (
	.Q(DelayCounter_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[12]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[13]  (
	.Q(DelayCounter_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[13]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[14]  (
	.Q(DelayCounter_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s[14]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @29:159
  SLE \DelayCounter[15]  (
	.Q(DelayCounter_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCounter_s_Z[15]),
	.EN(un1_synchedtick_RNIE4A51_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
  CFG2 un1_synchedtick_RNIE4A51 (
	.A(un1_synchedtick_0),
	.B(N_968_i),
	.Y(un1_synchedtick_RNIE4A51_Z)
);
defparam un1_synchedtick_RNIE4A51.INIT=4'hE;
// @29:159
  SLE \CycleCounter[5]  (
	.Q(CycleCounter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s_Z[5]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[4]  (
	.Q(CycleCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[4]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[3]  (
	.Q(CycleCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[3]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[2]  (
	.Q(CycleCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[2]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[1]  (
	.Q(CycleCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[1]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \CycleCounter[0]  (
	.Q(CycleCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CycleCounter_s[0]),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[5]  (
	.Q(ShiftCounter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s_Z[5]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[4]  (
	.Q(ShiftCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[4]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[3]  (
	.Q(ShiftCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[3]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[2]  (
	.Q(ShiftCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[2]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[1]  (
	.Q(ShiftCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[1]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \ShiftCounter[0]  (
	.Q(ShiftCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftCounter_s[0]),
	.EN(ShiftCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE SSIRead1 (
	.Q(SSIRead1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(SSIRead_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE CheckDataLo (
	.Q(CheckDataLo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(CheckDataDelay_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE SSIRead (
	.Q(SSIRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(MDT_SSIPositionRead1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE CheckDataDelay (
	.Q(CheckDataDelay_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(linebreakdelay_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE CheckDataHi (
	.Q(CheckDataHi_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StartRead_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE ToggleEn (
	.Q(ToggleEn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_enable_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE StartRead (
	.Q(StartRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un11_delaycounter_0_data_tmp_i[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE SequenceOn (
	.Q(SequenceOn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SequenceOn_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE ClkOn (
	.Q(ClkOn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ClkOn_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE DataValid (
	.Q(DataValid_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DataValid_1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE intDataValid (
	.Q(intDataValid_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(intDataValid_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE intSSI_CLK (
	.Q(M_AX1_SSI_CLK),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intSSI_CLK_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE DelayCntEn (
	.Q(DelayCntEn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(DelayCntEn_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE ShiftOn (
	.Q(ShiftOn_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOn_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE DataLineHi (
	.Q(DataLineHi_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SSI_Data_i_0),
	.EN(CheckDataHi_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE DatalineLo (
	.Q(DatalineLo_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SSI_Data_0),
	.EN(CheckDataLo_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE TurnShiftOff (
	.Q(TurnShiftOff_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(preturnshiftoff_NE_i),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[6]  (
	.Q(DelayTerminalCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[5]  (
	.Q(DelayTerminalCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[4]  (
	.Q(DelayTerminalCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[3]  (
	.Q(DelayTerminalCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[2]  (
	.Q(DelayTerminalCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[1]  (
	.Q(DelayTerminalCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[0]  (
	.Q(DelayTerminalCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[5]  (
	.Q(HalfPeriod_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[4]  (
	.Q(HalfPeriod_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[3]  (
	.Q(HalfPeriod_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[2]  (
	.Q(HalfPeriod_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[1]  (
	.Q(HalfPeriod_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \HalfPeriod[0]  (
	.Q(HalfPeriod_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[15]  (
	.Q(DelayTerminalCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[14]  (
	.Q(DelayTerminalCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[13]  (
	.Q(DelayTerminalCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[12]  (
	.Q(DelayTerminalCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[11]  (
	.Q(DelayTerminalCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[10]  (
	.Q(DelayTerminalCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[9]  (
	.Q(DelayTerminalCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[8]  (
	.Q(DelayTerminalCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DelayTerminalCount[7]  (
	.Q(DelayTerminalCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(MDT_SSIDelayWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[1]  (
	.Q(SSIDataLatch_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[0]  (
	.Q(SSIDataLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \ClockRate[1]  (
	.Q(ClockRate_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \ClockRate[0]  (
	.Q(ClockRate_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[4]  (
	.Q(TransducerSelect_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[3]  (
	.Q(TransducerSelect_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[2]  (
	.Q(TransducerSelect_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[1]  (
	.Q(TransducerSelect_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \TransducerSelect[0]  (
	.Q(TransducerSelect_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength[5]  (
	.Q(DataLength_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength[4]  (
	.Q(DataLength_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength[3]  (
	.Q(DataLength_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength[2]  (
	.Q(DataLength_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength[1]  (
	.Q(DataLength_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:117
  SLE \DataLength[0]  (
	.Q(DataLength_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(MDT_SSIConfigWrite1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[16]  (
	.Q(SSIDataLatch_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[16]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[15]  (
	.Q(SSIDataLatch_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[14]  (
	.Q(SSIDataLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[13]  (
	.Q(SSIDataLatch_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[12]  (
	.Q(SSIDataLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[11]  (
	.Q(SSIDataLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[10]  (
	.Q(SSIDataLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[9]  (
	.Q(SSIDataLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[8]  (
	.Q(SSIDataLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[7]  (
	.Q(SSIDataLatch_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[6]  (
	.Q(SSIDataLatch_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[5]  (
	.Q(SSIDataLatch_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[4]  (
	.Q(SSIDataLatch_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[3]  (
	.Q(SSIDataLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[2]  (
	.Q(SSIDataLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[31]  (
	.Q(SSIDataLatch_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[31]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[30]  (
	.Q(SSIDataLatch_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[30]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[29]  (
	.Q(SSIDataLatch_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[29]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[28]  (
	.Q(SSIDataLatch_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[28]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[27]  (
	.Q(SSIDataLatch_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[27]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[26]  (
	.Q(SSIDataLatch_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[26]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[25]  (
	.Q(SSIDataLatch_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[25]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[24]  (
	.Q(SSIDataLatch_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[24]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[23]  (
	.Q(SSIDataLatch_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[23]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[22]  (
	.Q(SSIDataLatch_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[22]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[21]  (
	.Q(SSIDataLatch_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[21]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[20]  (
	.Q(SSIDataLatch_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[20]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[19]  (
	.Q(SSIDataLatch_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[19]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[18]  (
	.Q(SSIDataLatch_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[18]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  SLE \SSIDataLatch[17]  (
	.Q(SSIDataLatch_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelData_Z[17]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:159
  ARI1 \ShiftCounter_cry_cy[0]  (
	.FCO(ShiftCounter_cry_cy),
	.S(ShiftCounter_cry_cy_S_0[0]),
	.Y(ShiftCounter_cry_cy_Y_0[0]),
	.B(StartRead_Z),
	.C(TurnShiftOff_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \ShiftCounter_cry_cy[0] .INIT=20'h41100;
// @29:159
  ARI1 \ShiftCounter_cry[0]  (
	.FCO(ShiftCounter_cry_Z[0]),
	.S(ShiftCounter_s[0]),
	.Y(ShiftCounter_cry_Y_0[0]),
	.B(ShiftCounter_Z[0]),
	.C(TurnShiftOff_Z),
	.D(StartRead_Z),
	.A(VCC),
	.FCI(ShiftCounter_cry_cy)
);
defparam \ShiftCounter_cry[0] .INIT=20'h40200;
// @29:159
  ARI1 \ShiftCounter_cry[1]  (
	.FCO(ShiftCounter_cry_Z[1]),
	.S(ShiftCounter_s[1]),
	.Y(ShiftCounter_cry_Y_0[1]),
	.B(ShiftCounter_cry_cy_Y_0[0]),
	.C(ShiftCounter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[0])
);
defparam \ShiftCounter_cry[1] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_cry[2]  (
	.FCO(ShiftCounter_cry_Z[2]),
	.S(ShiftCounter_s[2]),
	.Y(ShiftCounter_cry_Y_0[2]),
	.B(ShiftCounter_cry_cy_Y_0[0]),
	.C(ShiftCounter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[1])
);
defparam \ShiftCounter_cry[2] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_cry[3]  (
	.FCO(ShiftCounter_cry_Z[3]),
	.S(ShiftCounter_s[3]),
	.Y(ShiftCounter_cry_Y_0[3]),
	.B(ShiftCounter_cry_cy_Y_0[0]),
	.C(ShiftCounter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[2])
);
defparam \ShiftCounter_cry[3] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_s[5]  (
	.FCO(ShiftCounter_s_FCO_0[5]),
	.S(ShiftCounter_s_Z[5]),
	.Y(ShiftCounter_s_Y_0[5]),
	.B(ShiftCounter_cry_cy_Y_0[0]),
	.C(ShiftCounter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[4])
);
defparam \ShiftCounter_s[5] .INIT=20'h48800;
// @29:159
  ARI1 \ShiftCounter_cry[4]  (
	.FCO(ShiftCounter_cry_Z[4]),
	.S(ShiftCounter_s[4]),
	.Y(ShiftCounter_cry_Y_0[4]),
	.B(ShiftCounter_cry_cy_Y_0[0]),
	.C(ShiftCounter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(ShiftCounter_cry_Z[3])
);
defparam \ShiftCounter_cry[4] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry_cy[0]  (
	.FCO(CycleCounter_cry_cy),
	.S(CycleCounter_cry_cy_S_0[0]),
	.Y(CycleCounter_cry_cy_Y_0[0]),
	.B(SequenceOn_Z),
	.C(ToggleEn_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \CycleCounter_cry_cy[0] .INIT=20'h42200;
// @29:159
  ARI1 \CycleCounter_cry[0]  (
	.FCO(CycleCounter_cry_Z[0]),
	.S(CycleCounter_s[0]),
	.Y(CycleCounter_cry_Y_0[0]),
	.B(CycleCounter_cry_cy_Y_0[0]),
	.C(CycleCounter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_cy)
);
defparam \CycleCounter_cry[0] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[1]  (
	.FCO(CycleCounter_cry_Z[1]),
	.S(CycleCounter_s[1]),
	.Y(CycleCounter_cry_Y_0[1]),
	.B(CycleCounter_cry_cy_Y_0[0]),
	.C(CycleCounter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[0])
);
defparam \CycleCounter_cry[1] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[2]  (
	.FCO(CycleCounter_cry_Z[2]),
	.S(CycleCounter_s[2]),
	.Y(CycleCounter_cry_Y_0[2]),
	.B(CycleCounter_cry_cy_Y_0[0]),
	.C(CycleCounter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[1])
);
defparam \CycleCounter_cry[2] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[3]  (
	.FCO(CycleCounter_cry_Z[3]),
	.S(CycleCounter_s[3]),
	.Y(CycleCounter_cry_Y_0[3]),
	.B(CycleCounter_cry_cy_Y_0[0]),
	.C(CycleCounter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[2])
);
defparam \CycleCounter_cry[3] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_s[5]  (
	.FCO(CycleCounter_s_FCO_0[5]),
	.S(CycleCounter_s_Z[5]),
	.Y(CycleCounter_s_Y_0[5]),
	.B(CycleCounter_cry_cy_Y_0[0]),
	.C(CycleCounter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[4])
);
defparam \CycleCounter_s[5] .INIT=20'h48800;
// @29:159
  ARI1 \CycleCounter_cry[4]  (
	.FCO(CycleCounter_cry_Z[4]),
	.S(CycleCounter_s[4]),
	.Y(CycleCounter_cry_Y_0[4]),
	.B(CycleCounter_cry_cy_Y_0[0]),
	.C(CycleCounter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(CycleCounter_cry_Z[3])
);
defparam \CycleCounter_cry[4] .INIT=20'h48800;
// @29:175
  ARI1 un11_delaycounter_0_I_1 (
	.FCO(un11_delaycounter_0_data_tmp[0]),
	.S(un11_delaycounter_0_I_1_S),
	.Y(un11_delaycounter_0_I_1_Y),
	.B(DelayCounter_Z[0]),
	.C(DelayCounter_Z[1]),
	.D(DelayTerminalCount_Z[0]),
	.A(DelayTerminalCount_Z[1]),
	.FCI(GND)
);
defparam un11_delaycounter_0_I_1.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_9 (
	.FCO(un11_delaycounter_0_data_tmp[1]),
	.S(un11_delaycounter_0_I_9_S),
	.Y(un11_delaycounter_0_I_9_Y),
	.B(DelayCounter_Z[2]),
	.C(DelayCounter_Z[3]),
	.D(DelayTerminalCount_Z[2]),
	.A(DelayTerminalCount_Z[3]),
	.FCI(un11_delaycounter_0_data_tmp[0])
);
defparam un11_delaycounter_0_I_9.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_15 (
	.FCO(un11_delaycounter_0_data_tmp[2]),
	.S(un11_delaycounter_0_I_15_S),
	.Y(un11_delaycounter_0_I_15_Y),
	.B(DelayCounter_Z[4]),
	.C(DelayCounter_Z[5]),
	.D(DelayTerminalCount_Z[4]),
	.A(DelayTerminalCount_Z[5]),
	.FCI(un11_delaycounter_0_data_tmp[1])
);
defparam un11_delaycounter_0_I_15.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_27 (
	.FCO(un11_delaycounter_0_data_tmp[3]),
	.S(un11_delaycounter_0_I_27_S),
	.Y(un11_delaycounter_0_I_27_Y),
	.B(DelayCounter_Z[6]),
	.C(DelayCounter_Z[7]),
	.D(DelayTerminalCount_Z[6]),
	.A(DelayTerminalCount_Z[7]),
	.FCI(un11_delaycounter_0_data_tmp[2])
);
defparam un11_delaycounter_0_I_27.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_45 (
	.FCO(un11_delaycounter_0_data_tmp[4]),
	.S(un11_delaycounter_0_I_45_S),
	.Y(un11_delaycounter_0_I_45_Y),
	.B(DelayCounter_Z[8]),
	.C(DelayCounter_Z[9]),
	.D(DelayTerminalCount_Z[8]),
	.A(DelayTerminalCount_Z[9]),
	.FCI(un11_delaycounter_0_data_tmp[3])
);
defparam un11_delaycounter_0_I_45.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_33 (
	.FCO(un11_delaycounter_0_data_tmp[5]),
	.S(un11_delaycounter_0_I_33_S),
	.Y(un11_delaycounter_0_I_33_Y),
	.B(DelayCounter_Z[10]),
	.C(DelayCounter_Z[11]),
	.D(DelayTerminalCount_Z[10]),
	.A(DelayTerminalCount_Z[11]),
	.FCI(un11_delaycounter_0_data_tmp[4])
);
defparam un11_delaycounter_0_I_33.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_39 (
	.FCO(un11_delaycounter_0_data_tmp[6]),
	.S(un11_delaycounter_0_I_39_S),
	.Y(un11_delaycounter_0_I_39_Y),
	.B(DelayCounter_Z[12]),
	.C(DelayCounter_Z[13]),
	.D(DelayTerminalCount_Z[12]),
	.A(DelayTerminalCount_Z[13]),
	.FCI(un11_delaycounter_0_data_tmp[5])
);
defparam un11_delaycounter_0_I_39.INIT=20'h68421;
// @29:175
  ARI1 un11_delaycounter_0_I_21 (
	.FCO(un11_delaycounter_0_data_tmp[7]),
	.S(un11_delaycounter_0_I_21_S),
	.Y(un11_delaycounter_0_I_21_Y),
	.B(DelayCounter_Z[14]),
	.C(DelayCounter_Z[15]),
	.D(DelayTerminalCount_Z[14]),
	.A(DelayTerminalCount_Z[15]),
	.FCI(un11_delaycounter_0_data_tmp[6])
);
defparam un11_delaycounter_0_I_21.INIT=20'h68421;
// @29:159
  ARI1 DelayCounter_s_1597 (
	.FCO(DelayCounter_s_1597_FCO),
	.S(DelayCounter_s_1597_S),
	.Y(DelayCounter_s_1597_Y),
	.B(DelayCounter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DelayCounter_s_1597.INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[1]  (
	.FCO(DelayCounter_cry_Z[1]),
	.S(DelayCounter_s[1]),
	.Y(DelayCounter_cry_Y[1]),
	.B(DelayCounter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_s_1597_FCO)
);
defparam \DelayCounter_cry[1] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[2]  (
	.FCO(DelayCounter_cry_Z[2]),
	.S(DelayCounter_s[2]),
	.Y(DelayCounter_cry_Y[2]),
	.B(DelayCounter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[1])
);
defparam \DelayCounter_cry[2] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[3]  (
	.FCO(DelayCounter_cry_Z[3]),
	.S(DelayCounter_s[3]),
	.Y(DelayCounter_cry_Y[3]),
	.B(DelayCounter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[2])
);
defparam \DelayCounter_cry[3] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[4]  (
	.FCO(DelayCounter_cry_Z[4]),
	.S(DelayCounter_s[4]),
	.Y(DelayCounter_cry_Y[4]),
	.B(DelayCounter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[3])
);
defparam \DelayCounter_cry[4] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[5]  (
	.FCO(DelayCounter_cry_Z[5]),
	.S(DelayCounter_s[5]),
	.Y(DelayCounter_cry_Y[5]),
	.B(DelayCounter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[4])
);
defparam \DelayCounter_cry[5] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[6]  (
	.FCO(DelayCounter_cry_Z[6]),
	.S(DelayCounter_s[6]),
	.Y(DelayCounter_cry_Y[6]),
	.B(DelayCounter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[5])
);
defparam \DelayCounter_cry[6] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[7]  (
	.FCO(DelayCounter_cry_Z[7]),
	.S(DelayCounter_s[7]),
	.Y(DelayCounter_cry_Y[7]),
	.B(DelayCounter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[6])
);
defparam \DelayCounter_cry[7] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[8]  (
	.FCO(DelayCounter_cry_Z[8]),
	.S(DelayCounter_s[8]),
	.Y(DelayCounter_cry_Y[8]),
	.B(DelayCounter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[7])
);
defparam \DelayCounter_cry[8] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[9]  (
	.FCO(DelayCounter_cry_Z[9]),
	.S(DelayCounter_s[9]),
	.Y(DelayCounter_cry_Y[9]),
	.B(DelayCounter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[8])
);
defparam \DelayCounter_cry[9] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[10]  (
	.FCO(DelayCounter_cry_Z[10]),
	.S(DelayCounter_s[10]),
	.Y(DelayCounter_cry_Y[10]),
	.B(DelayCounter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[9])
);
defparam \DelayCounter_cry[10] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[11]  (
	.FCO(DelayCounter_cry_Z[11]),
	.S(DelayCounter_s[11]),
	.Y(DelayCounter_cry_Y[11]),
	.B(DelayCounter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[10])
);
defparam \DelayCounter_cry[11] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[12]  (
	.FCO(DelayCounter_cry_Z[12]),
	.S(DelayCounter_s[12]),
	.Y(DelayCounter_cry_Y[12]),
	.B(DelayCounter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[11])
);
defparam \DelayCounter_cry[12] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[13]  (
	.FCO(DelayCounter_cry_Z[13]),
	.S(DelayCounter_s[13]),
	.Y(DelayCounter_cry_Y[13]),
	.B(DelayCounter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[12])
);
defparam \DelayCounter_cry[13] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_s[15]  (
	.FCO(DelayCounter_s_FCO[15]),
	.S(DelayCounter_s_Z[15]),
	.Y(DelayCounter_s_Y[15]),
	.B(DelayCounter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[14])
);
defparam \DelayCounter_s[15] .INIT=20'h4AA00;
// @29:159
  ARI1 \DelayCounter_cry[14]  (
	.FCO(DelayCounter_cry_Z[14]),
	.S(DelayCounter_s[14]),
	.Y(DelayCounter_cry_Y[14]),
	.B(DelayCounter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(DelayCounter_cry_Z[13])
);
defparam \DelayCounter_cry[14] .INIT=20'h4AA00;
// @40:1824
  CFG3 un186_data (
	.A(N_1441),
	.B(un171_data_1z),
	.C(LatencyCounterRead),
	.Y(un186_data_1z)
);
defparam un186_data.INIT=8'hEF;
// @40:1824
  CFG3 un177_data (
	.A(N_1441),
	.B(un171_data_1z),
	.C(LatencyCounterRead),
	.Y(un177_data_1z)
);
defparam un177_data.INIT=8'h01;
// @29:117
  CFG4 intDataValid_0 (
	.A(DataLineHi_Z),
	.B(DatalineLo_Z),
	.C(SSIRead1_Z),
	.D(SSIRead_Z),
	.Y(intDataValid_0_0)
);
defparam intDataValid_0.INIT=16'h1101;
// @40:1829
  CFG4 un194_data (
	.A(MDT_SSIStatusRead0),
	.B(SSISelect_0),
	.C(MDT_SSIPositionRead0),
	.D(un186_data_1z),
	.Y(un194_data_1z)
);
defparam un194_data.INIT=16'h0002;
// @40:1829
  CFG4 un205_data (
	.A(MDT_SSIStatusRead0),
	.B(MDT_SSIPositionRead0),
	.C(SSISelect_0),
	.D(un186_data_1z),
	.Y(un205_data_1z)
);
defparam un205_data.INIT=16'hFF0E;
// @40:1325
  CFG4 ShiftOn_RNI9F191 (
	.A(M_AX1_SSI_CLK),
	.B(ShiftOn_Z),
	.C(N_4074_i),
	.D(ToggleEn_Z),
	.Y(Shift_or)
);
defparam ShiftOn_RNI9F191.INIT=16'hF4F0;
// @29:112
  CFG4 un5_ssidataout (
	.A(TransducerSelect_0),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_Z[3]),
	.D(MDT_SSIStatusRead1),
	.Y(un5_ssidataout_i)
);
defparam un5_ssidataout.INIT=16'h0800;
// @29:111
  CFG4 un2_ssidataout (
	.A(TransducerSelect_0),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_Z[3]),
	.D(MDT_SSIPositionRead1),
	.Y(un2_ssidataout_i)
);
defparam un2_ssidataout.INIT=16'h0800;
// @29:235
  CFG2 un1_enable_0 (
	.A(Enable),
	.B(ClkOn_Z),
	.Y(un1_enable_0_0)
);
defparam un1_enable_0.INIT=4'h8;
// @29:140
  CFG2 NoXducer (
	.A(DataLineHi_Z),
	.B(DatalineLo_Z),
	.Y(NoXducer_1z)
);
defparam NoXducer.INIT=4'hE;
// @29:217
  CFG2 toggleen_1 (
	.A(ToggleEn_Z),
	.B(ClkOn_Z),
	.Y(toggleen_1_Z)
);
defparam toggleen_1.INIT=4'h8;
// @40:1829
  CFG2 un45_data (
	.A(MDT_SSIStatusRead0),
	.B(SSISelect_0),
	.Y(un10_mdtsimpdataout_i)
);
defparam un45_data.INIT=4'h2;
// @29:137
  CFG2 un2_ssiread1 (
	.A(SSIRead_Z),
	.B(SSIRead1_Z),
	.Y(un2_ssiread1_Z)
);
defparam un2_ssiread1.INIT=4'h4;
// @29:168
  CFG2 un1_synchedtick (
	.A(N_4074_i),
	.B(un11_delaycounter_0_data_tmp[7]),
	.Y(un1_synchedtick_0)
);
defparam un1_synchedtick.INIT=4'hB;
// @29:111
  CFG3 \ssiDataOut_0[10]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_Z[10]),
	.C(DataLength_Z[2]),
	.Y(N_228)
);
defparam \ssiDataOut_0[10] .INIT=8'hD8;
// @29:111
  CFG3 \ssiDataOut_0[12]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_Z[12]),
	.C(DataLength_Z[4]),
	.Y(N_230)
);
defparam \ssiDataOut_0[12] .INIT=8'hD8;
// @29:111
  CFG3 \ssiDataOut_0[14]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_Z[14]),
	.C(ClockRate_Z[0]),
	.Y(N_222)
);
defparam \ssiDataOut_0[14] .INIT=8'hD8;
// @29:111
  CFG3 \ssiDataOut_0[11]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_Z[11]),
	.C(DataLength_Z[3]),
	.Y(N_229)
);
defparam \ssiDataOut_0[11] .INIT=8'hD8;
// @29:111
  CFG3 \ssiDataOut_0[8]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_Z[8]),
	.C(DataLength_Z[0]),
	.Y(N_226)
);
defparam \ssiDataOut_0[8] .INIT=8'hD8;
// @29:111
  CFG3 \ssiDataOut_0[3]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_Z[3]),
	.C(SSIDataLatch_Z[3]),
	.Y(N_224)
);
defparam \ssiDataOut_0[3] .INIT=8'hE4;
// @29:111
  CFG3 \ssiDataOut_0[2]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_Z[2]),
	.C(SSIDataLatch_Z[2]),
	.Y(N_223)
);
defparam \ssiDataOut_0[2] .INIT=8'hE4;
// @29:111
  CFG3 \ssiDataOut_0[0]  (
	.A(un2_ssidataout_i),
	.B(TransducerSelect_Z[0]),
	.C(SSIDataLatch_Z[0]),
	.Y(N_221)
);
defparam \ssiDataOut_0[0] .INIT=8'hE4;
// @29:111
  CFG3 \ssiDataOut_0[9]  (
	.A(un2_ssidataout_i),
	.B(SSIDataLatch_Z[9]),
	.C(DataLength_Z[1]),
	.Y(N_227)
);
defparam \ssiDataOut_0[9] .INIT=8'hD8;
// @29:235
  CFG4 un1_enable_3 (
	.A(HalfPeriod_Z[5]),
	.B(HalfPeriod_Z[2]),
	.C(CycleCounter_Z[5]),
	.D(CycleCounter_Z[2]),
	.Y(un1_enable_3_Z)
);
defparam un1_enable_3.INIT=16'h8421;
// @29:235
  CFG4 un1_enable_2 (
	.A(HalfPeriod_Z[3]),
	.B(HalfPeriod_Z[1]),
	.C(CycleCounter_Z[3]),
	.D(CycleCounter_Z[1]),
	.Y(un1_enable_2_Z)
);
defparam un1_enable_2.INIT=16'h8421;
// @29:235
  CFG4 un1_enable_1 (
	.A(HalfPeriod_Z[0]),
	.B(HalfPeriod_Z[4]),
	.C(CycleCounter_Z[4]),
	.D(CycleCounter_Z[0]),
	.Y(un1_enable_1_Z)
);
defparam un1_enable_1.INIT=16'h8241;
// @29:260
  CFG4 linebreakdelay_3 (
	.A(HalfPeriod_Z[5]),
	.B(HalfPeriod_Z[2]),
	.C(CycleCounter_Z[3]),
	.D(ClkOn_Z),
	.Y(linebreakdelay_3_Z)
);
defparam linebreakdelay_3.INIT=16'h0041;
// @29:260
  CFG4 linebreakdelay_2 (
	.A(HalfPeriod_Z[4]),
	.B(HalfPeriod_Z[3]),
	.C(CycleCounter_Z[5]),
	.D(CycleCounter_Z[4]),
	.Y(linebreakdelay_2_Z)
);
defparam linebreakdelay_2.INIT=16'h8421;
// @29:260
  CFG4 linebreakdelay_1 (
	.A(HalfPeriod_Z[1]),
	.B(HalfPeriod_Z[0]),
	.C(CycleCounter_Z[2]),
	.D(CycleCounter_Z[1]),
	.Y(linebreakdelay_1_Z)
);
defparam linebreakdelay_1.INIT=16'h8421;
// @29:277
  CFG4 preturnshiftoff_NE_2 (
	.A(DataLength_Z[3]),
	.B(DataLength_Z[2]),
	.C(ShiftCounter_Z[3]),
	.D(ShiftCounter_Z[2]),
	.Y(preturnshiftoff_NE_2_Z)
);
defparam preturnshiftoff_NE_2.INIT=16'h7BDE;
// @29:277
  CFG4 preturnshiftoff_NE_1 (
	.A(DataLength_Z[1]),
	.B(DataLength_Z[0]),
	.C(ShiftCounter_Z[1]),
	.D(ShiftCounter_Z[0]),
	.Y(preturnshiftoff_NE_1_Z)
);
defparam preturnshiftoff_NE_1.INIT=16'h7BDE;
// @29:277
  CFG4 preturnshiftoff_NE_0 (
	.A(DataLength_0),
	.B(DataLength_Z[4]),
	.C(ShiftCounter_Z[5]),
	.D(ShiftCounter_Z[4]),
	.Y(preturnshiftoff_NE_0_Z)
);
defparam preturnshiftoff_NE_0.INIT=16'h7BDE;
// @29:282
  CFG3 Shift (
	.A(ToggleEn_Z),
	.B(M_AX1_SSI_CLK),
	.C(ShiftOn_Z),
	.Y(Shift_Z)
);
defparam Shift.INIT=8'h20;
// @29:153
  CFG3 un2_ssibinaryanalog_0_o2 (
	.A(TransducerSelect_Z[3]),
	.B(TransducerSelect_Z[2]),
	.C(TransducerSelect_0),
	.Y(N_440_i)
);
defparam un2_ssibinaryanalog_0_o2.INIT=8'h40;
// @29:159
  CFG2 DelayCntEn_RNI1GEL (
	.A(SlowEnable),
	.B(DelayCntEn_Z),
	.Y(N_968_i)
);
defparam DelayCntEn_RNI1GEL.INIT=4'h8;
// @29:214
  CFG3 ClkOn_1 (
	.A(StartRead_Z),
	.B(ClkOn_Z),
	.C(TurnShiftOff_Z),
	.Y(ClkOn_1_Z)
);
defparam ClkOn_1.INIT=8'hAE;
// @29:211
  CFG3 SequenceOn_1 (
	.A(CheckDataLo_Z),
	.B(SequenceOn_Z),
	.C(StartRead_Z),
	.Y(SequenceOn_1_Z)
);
defparam SequenceOn_1.INIT=8'hF4;
// @40:1325
  CFG3 SequenceOn_RNI1A961 (
	.A(ToggleEn_Z),
	.B(Enable),
	.C(SequenceOn_Z),
	.Y(CycleCountere)
);
defparam SequenceOn_RNI1A961.INIT=8'hEF;
// @29:117
  CFG4 DataValid_1 (
	.A(N_4074_i),
	.B(intDataValid_Z),
	.C(DataValid_1z),
	.D(un2_ssiread1_Z),
	.Y(DataValid_1_2)
);
defparam DataValid_1.INIT=16'h00D8;
// @40:1325
  CFG3 Shift_RNIDLFM (
	.A(TurnShiftOff_Z),
	.B(StartRead_Z),
	.C(Shift_Z),
	.Y(ShiftCountere)
);
defparam Shift_RNIDLFM.INIT=8'hFE;
// @29:159
  CFG4 intSSI_CLK_2 (
	.A(Enable),
	.B(toggleen_1_Z),
	.C(M_AX1_SSI_CLK),
	.D(StartRead_Z),
	.Y(intSSI_CLK_2_Z)
);
defparam intSSI_CLK_2.INIT=16'hBE3C;
// @29:159
  CFG4 ShiftOn_1 (
	.A(M_AX1_SSI_CLK),
	.B(toggleen_1_Z),
	.C(ShiftOn_Z),
	.D(TurnShiftOff_Z),
	.Y(ShiftOn_1_Z)
);
defparam ShiftOn_1.INIT=16'h04F4;
// @29:260
  CFG3 linebreakdelay (
	.A(linebreakdelay_1_Z),
	.B(linebreakdelay_3_Z),
	.C(linebreakdelay_2_Z),
	.Y(linebreakdelay_Z)
);
defparam linebreakdelay.INIT=8'h80;
// @29:235
  CFG4 un1_enable (
	.A(un1_enable_3_Z),
	.B(un1_enable_1_Z),
	.C(un1_enable_0_0),
	.D(un1_enable_2_Z),
	.Y(un1_enable_0_Z)
);
defparam un1_enable.INIT=16'h8000;
// @29:159
  CFG4 DelayCntEn_1 (
	.A(StartRead_Z),
	.B(N_4074_i),
	.C(N_440_i),
	.D(DelayCntEn_Z),
	.Y(DelayCntEn_1_Z)
);
defparam DelayCntEn_1.INIT=16'hD5C0;
// @40:1817
  CFG3 un159_data (
	.A(un156_data),
	.B(WDTConfigRead),
	.C(FPGAProgrammedRead),
	.Y(un159_data_1z)
);
defparam un159_data.INIT=8'h10;
// @29:159
  CFG3 TurnShiftOff_RNO (
	.A(preturnshiftoff_NE_2_Z),
	.B(preturnshiftoff_NE_1_Z),
	.C(preturnshiftoff_NE_0_Z),
	.Y(preturnshiftoff_NE_i)
);
defparam TurnShiftOff_RNO.INIT=8'h01;
// @40:1819
  CFG4 un164_data (
	.A(un156_data),
	.B(WDTConfigRead),
	.C(SerialMemXfaceRead),
	.D(FPGAProgrammedRead),
	.Y(un164_data_1z)
);
defparam un164_data.INIT=16'h0010;
// @40:1819
  CFG4 un171_data (
	.A(un156_data),
	.B(WDTConfigRead),
	.C(SerialMemXfaceRead),
	.D(FPGAProgrammedRead),
	.Y(un171_data_1z)
);
defparam un171_data.INIT=16'hFFFE;
// @29:159
  CFG4 \Serial2ParallelData_RNO[0]  (
	.A(TransducerSelect_Z[0]),
	.B(SSI_Data_0),
	.C(Serial2ParallelData_Z[0]),
	.D(N_440_i),
	.Y(N_444_i)
);
defparam \Serial2ParallelData_RNO[0] .INIT=16'h6CCC;
// @40:1828
  CFG3 un185_data (
	.A(un186_data_1z),
	.B(SSISelect_0),
	.C(MDT_SSIPositionRead0),
	.Y(un185_data_1z)
);
defparam un185_data.INIT=8'h10;
// @40:1866
  CFG4 \QuadA0DataOut_m[3]  (
	.A(un1_data_6),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m4_0),
	.D(QuadDataOut_1_m3_0),
	.Y(QuadA0DataOut_m_0)
);
defparam \QuadA0DataOut_m[3] .INIT=16'hA280;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SSITop_1 */

module ControlIO (
  controlIoDataOut,
  ControlID,
  ExtADDR_c,
  M_ENABLE_c,
  QA1AxisFault,
  DATA_in_29,
  DATA_in_30,
  DATA_in_31,
  DATA_in_27,
  DATA_in_28,
  DATA_in_0,
  QA0AxisFault,
  N_1377,
  N_1035,
  N_1027,
  N_1898,
  PowerUp,
  Enable,
  N_2295,
  RD_L_c,
  N_1939,
  un7_controliodataout_i,
  Axis0IORead,
  N_1937,
  N_1904,
  Axis1IOWrite,
  M_IO_DATAIn_c,
  Axis0IOWrite,
  N_4074_i,
  M_IO_LOAD_c,
  un2_enable,
  M_IO_LATCH_c,
  M_IO_CLK_c,
  M_IO_OE_c,
  Axis0LEDConfigWrite,
  Axis1LEDConfigWrite,
  H1_CLKWR_c,
  SysClk,
  SysRESET_arst_i
)
;
output [31:27] controlIoDataOut ;
input [10:9] ControlID ;
input [4:2] ExtADDR_c ;
output [1:0] M_ENABLE_c ;
output [2:0] QA1AxisFault ;
input DATA_in_29 ;
input DATA_in_30 ;
input DATA_in_31 ;
input DATA_in_27 ;
input DATA_in_28 ;
input DATA_in_0 ;
output [2:0] QA0AxisFault ;
output N_1377 ;
input N_1035 ;
input N_1027 ;
input N_1898 ;
input PowerUp ;
input Enable ;
output N_2295 ;
input RD_L_c ;
input N_1939 ;
output un7_controliodataout_i ;
input Axis0IORead ;
input N_1937 ;
input N_1904 ;
input Axis1IOWrite ;
input M_IO_DATAIn_c ;
input Axis0IOWrite ;
input N_4074_i ;
output M_IO_LOAD_c ;
input un2_enable ;
output M_IO_LATCH_c ;
output M_IO_CLK_c ;
output M_IO_OE_c ;
input Axis0LEDConfigWrite ;
input Axis1LEDConfigWrite ;
input H1_CLKWR_c ;
input SysClk ;
input SysRESET_arst_i ;
wire DATA_in_29 ;
wire DATA_in_30 ;
wire DATA_in_31 ;
wire DATA_in_27 ;
wire DATA_in_28 ;
wire DATA_in_0 ;
wire N_1377 ;
wire N_1035 ;
wire N_1027 ;
wire N_1898 ;
wire PowerUp ;
wire Enable ;
wire N_2295 ;
wire RD_L_c ;
wire N_1939 ;
wire un7_controliodataout_i ;
wire Axis0IORead ;
wire N_1937 ;
wire N_1904 ;
wire Axis1IOWrite ;
wire M_IO_DATAIn_c ;
wire Axis0IOWrite ;
wire N_4074_i ;
wire M_IO_LOAD_c ;
wire un2_enable ;
wire M_IO_LATCH_c ;
wire M_IO_CLK_c ;
wire M_IO_OE_c ;
wire Axis0LEDConfigWrite ;
wire Axis1LEDConfigWrite ;
wire H1_CLKWR_c ;
wire SysClk ;
wire SysRESET_arst_i ;
wire [4:0] State_Z;
wire [3:0] State_ns_Z;
wire [7:0] ShiftInRegister_Z;
wire [9:0] ShiftOutRegister_Z;
wire [7:0] ShiftOutRegister_3;
wire [3:0] Count_Z;
wire [0:0] Count_3_Z;
wire [27:27] controlIoDataOut_1_m0_tz;
wire EnableDelay_Z ;
wire EnableDelay_i ;
wire StartStateMachine_Z ;
wire VCC ;
wire StartStateMachine_2_Z ;
wire GND ;
wire N_84_i ;
wire N_81_i ;
wire N_79_i ;
wire Axis1EnFlt1_Z ;
wire Axis1Status0_Z ;
wire Axis1Status1_Z ;
wire QA0DisableTermination_Z ;
wire QA1DisableTermination_Z ;
wire State_6_sqmuxa ;
wire N_265 ;
wire un18_shiftenable_Z ;
wire M_IO_LATCH_2 ;
wire M_IO_LOAD_2 ;
wire ClearControlLED_Z ;
wire ClearControlLED_3 ;
wire ShiftEnable_Z ;
wire ShiftEnable_3 ;
wire Axis0EnFlt0_Z ;
wire Axis0EnFlt1_Z ;
wire Axis0Status0_Z ;
wire Axis0Status1_Z ;
wire Axis1EnFlt0_Z ;
wire N_1261 ;
wire un34_shiftenable_Z ;
wire N_1260 ;
wire N_913_i ;
wire N_911_i ;
wire N_909_i ;
wire un43_shiftenable_Z ;
wire N_109_i ;
wire N_99_i ;
wire N_907_2 ;
wire N_101 ;
wire N_112 ;
wire un24_shiftenable_Z ;
wire N_905_i ;
wire N_907_i ;
wire un11_synchedtick_0_Z ;
wire N_1116 ;
wire N_1990 ;
wire N_1067_i ;
wire N_1458 ;
wire N_1460 ;
wire N_1876 ;
wire N_124 ;
wire N_2209 ;
wire controlIoDataOut_1_sm0 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
  CFG1 intM_IO_OE_RNO (
	.A(EnableDelay_Z),
	.Y(EnableDelay_i)
);
defparam intM_IO_OE_RNO.INIT=2'h1;
// @16:167
  SLE StartStateMachine (
	.Q(StartStateMachine_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(StartStateMachine_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \State[0]  (
	.Q(State_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(State_ns_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \State[2]  (
	.Q(State_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_81_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \State[3]  (
	.Q(State_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_79_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE \State[4]  (
	.Q(State_Z[4]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(State_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis1EnFlt1 (
	.Q(Axis1EnFlt1_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_29),
	.EN(Axis1LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis1Status0 (
	.Q(Axis1Status0_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_30),
	.EN(Axis1LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis1Status1 (
	.Q(Axis1Status1_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_31),
	.EN(Axis1LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE QA0DisableTermination (
	.Q(QA0DisableTermination_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_27),
	.EN(Axis0LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE QA1DisableTermination (
	.Q(QA1DisableTermination_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_27),
	.EN(Axis1LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE EnableDelay (
	.Q(EnableDelay_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(VCC),
	.EN(State_6_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE intM_IO_OE (
	.Q(M_IO_OE_c),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(EnableDelay_i),
	.EN(State_6_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:249
  SLE OutputClock (
	.Q(M_IO_CLK_c),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_265),
	.EN(un18_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE M_IO_LATCH (
	.Q(M_IO_LATCH_c),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(M_IO_LATCH_2),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE M_IO_LOAD (
	.Q(M_IO_LOAD_c),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(M_IO_LOAD_2),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE ClearControlLED (
	.Q(ClearControlLED_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ClearControlLED_3),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:184
  SLE ShiftEnable (
	.Q(ShiftEnable_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ShiftEnable_3),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis0EnFlt0 (
	.Q(Axis0EnFlt0_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_28),
	.EN(Axis0LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis0EnFlt1 (
	.Q(Axis0EnFlt1_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_29),
	.EN(Axis0LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis0Status0 (
	.Q(Axis0Status0_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_30),
	.EN(Axis0LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis0Status1 (
	.Q(Axis0Status1_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_31),
	.EN(Axis0LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE Axis1EnFlt0 (
	.Q(Axis1EnFlt0_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_28),
	.EN(Axis1LEDConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \DataBufferIn[5]  (
	.Q(QA1AxisFault[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \DataBufferIn[4]  (
	.Q(QA0AxisFault[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \DataBufferIn[3]  (
	.Q(QA0AxisFault[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \DataBufferIn[2]  (
	.Q(QA0AxisFault[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[9]  (
	.Q(ShiftOutRegister_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1261),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[8]  (
	.Q(ShiftOutRegister_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1260),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[7]  (
	.Q(ShiftOutRegister_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[7]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[6]  (
	.Q(ShiftOutRegister_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[6]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[5]  (
	.Q(ShiftOutRegister_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[5]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[4]  (
	.Q(ShiftOutRegister_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[4]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[3]  (
	.Q(ShiftOutRegister_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[3]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[2]  (
	.Q(ShiftOutRegister_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[2]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[1]  (
	.Q(ShiftOutRegister_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[1]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE \M_ENABLE[0]  (
	.Q(M_ENABLE_c[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_0),
	.EN(Axis0IOWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:249
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_913_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:249
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_911_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:249
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_909_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:249
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(Count_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[7]  (
	.Q(ShiftInRegister_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[6]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[6]  (
	.Q(ShiftInRegister_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[5]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[5]  (
	.Q(ShiftInRegister_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[4]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[4]  (
	.Q(ShiftInRegister_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[3]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[3]  (
	.Q(ShiftInRegister_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[2]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[2]  (
	.Q(ShiftInRegister_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[1]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[1]  (
	.Q(ShiftInRegister_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[0]),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftInRegister[0]  (
	.Q(ShiftInRegister_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_IO_DATAIn_c),
	.EN(un43_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \DataBufferIn[7]  (
	.Q(QA1AxisFault[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \DataBufferIn[6]  (
	.Q(QA1AxisFault[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftInRegister_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:123
  SLE \M_ENABLE[1]  (
	.Q(M_ENABLE_c[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_0),
	.EN(Axis1IOWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:312
  SLE \ShiftOutRegister[0]  (
	.Q(ShiftOutRegister_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftOutRegister_3[0]),
	.EN(un34_shiftenable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4074_i)
);
// @16:113
  CFG4 controlIoDataOut_1_sn_m2_e_0_a2 (
	.A(ExtADDR_c[3]),
	.B(N_1904),
	.C(N_1937),
	.D(Axis0IORead),
	.Y(un7_controliodataout_i)
);
defparam controlIoDataOut_1_sn_m2_e_0_a2.INIT=16'h0080;
// @16:113
  CFG4 controlIoDataOut_1s2_0_a2_0 (
	.A(ExtADDR_c[2]),
	.B(ExtADDR_c[4]),
	.C(N_1939),
	.D(RD_L_c),
	.Y(N_2295)
);
defparam controlIoDataOut_1s2_0_a2_0.INIT=16'h0020;
// @16:323
  CFG4 un43_shiftenable (
	.A(ShiftEnable_Z),
	.B(M_IO_CLK_c),
	.C(Enable),
	.D(N_4074_i),
	.Y(un43_shiftenable_Z)
);
defparam un43_shiftenable.INIT=16'h0020;
// @16:313
  CFG2 \ShiftOutRegister_3_0_a2[0]  (
	.A(Axis0Status0_Z),
	.B(Axis0Status1_Z),
	.Y(ShiftOutRegister_3[0])
);
defparam \ShiftOutRegister_3_0_a2[0] .INIT=4'h2;
// @16:184
  CFG2 \State_ns_a3[0]  (
	.A(StartStateMachine_Z),
	.B(State_Z[4]),
	.Y(N_109_i)
);
defparam \State_ns_a3[0] .INIT=4'h4;
// @16:199
  CFG2 M_IO_LOAD_0_sqmuxa_0_o2 (
	.A(StartStateMachine_Z),
	.B(State_Z[4]),
	.Y(N_99_i)
);
defparam M_IO_LOAD_0_sqmuxa_0_o2.INIT=4'h7;
// @16:184
  CFG2 \State_ns_a2_i_2[3]  (
	.A(Count_Z[0]),
	.B(Count_Z[2]),
	.Y(N_907_2)
);
defparam \State_ns_a2_i_2[3] .INIT=4'hE;
// @16:249
  CFG2 OutputClock_1_0_117_a2 (
	.A(N_4074_i),
	.B(M_IO_CLK_c),
	.Y(N_265)
);
defparam OutputClock_1_0_117_a2.INIT=4'h1;
// @16:184
  CFG3 \State_ns_m3[0]  (
	.A(State_Z[1]),
	.B(Enable),
	.C(State_Z[4]),
	.Y(N_101)
);
defparam \State_ns_m3[0] .INIT=8'hB8;
// @16:313
  CFG3 \ShiftOutRegister_3_i_m2[8]  (
	.A(QA0DisableTermination_Z),
	.B(ShiftOutRegister_Z[7]),
	.C(N_4074_i),
	.Y(N_1260)
);
defparam \ShiftOutRegister_3_i_m2[8] .INIT=8'hAC;
// @16:313
  CFG3 \ShiftOutRegister_3_i_m2[9]  (
	.A(QA1DisableTermination_Z),
	.B(ShiftOutRegister_Z[8]),
	.C(N_4074_i),
	.Y(N_1261)
);
defparam \ShiftOutRegister_3_i_m2[9] .INIT=8'hAC;
// @16:238
  CFG2 State_6_sqmuxa_0_a3 (
	.A(un2_enable),
	.B(State_Z[1]),
	.Y(State_6_sqmuxa)
);
defparam State_6_sqmuxa_0_a3.INIT=4'h8;
// @16:184
  CFG3 \State_ns_i_a3[4]  (
	.A(State_Z[0]),
	.B(State_Z[2]),
	.C(Enable),
	.Y(N_112)
);
defparam \State_ns_i_a3[4] .INIT=8'h15;
// @16:196
  CFG3 \StateMachine.M_IO_LOAD_2_f0  (
	.A(M_IO_LOAD_c),
	.B(N_99_i),
	.C(State_Z[2]),
	.Y(M_IO_LOAD_2)
);
defparam \StateMachine.M_IO_LOAD_2_f0 .INIT=8'hC8;
// @16:264
  CFG3 un24_shiftenable (
	.A(Enable),
	.B(ShiftEnable_Z),
	.C(M_IO_CLK_c),
	.Y(un24_shiftenable_Z)
);
defparam un24_shiftenable.INIT=8'h08;
// @16:256
  CFG3 un18_shiftenable (
	.A(ShiftEnable_Z),
	.B(Enable),
	.C(N_4074_i),
	.Y(un18_shiftenable_Z)
);
defparam un18_shiftenable.INIT=8'hF8;
// @16:196
  CFG4 \StateMachine.ClearControlLED_3_f0  (
	.A(N_109_i),
	.B(N_905_i),
	.C(ClearControlLED_Z),
	.D(State_Z[1]),
	.Y(ClearControlLED_3)
);
defparam \StateMachine.ClearControlLED_3_f0 .INIT=16'h0054;
// @16:196
  CFG4 \StateMachine.M_IO_LATCH_2_f0  (
	.A(M_IO_LATCH_c),
	.B(N_109_i),
	.C(State_Z[3]),
	.D(State_Z[1]),
	.Y(M_IO_LATCH_2)
);
defparam \StateMachine.M_IO_LATCH_2_f0 .INIT=16'h0032;
// @16:196
  CFG4 \StateMachine.ShiftEnable_3_f0  (
	.A(ShiftEnable_Z),
	.B(State_Z[2]),
	.C(N_907_i),
	.D(N_109_i),
	.Y(ShiftEnable_3)
);
defparam \StateMachine.ShiftEnable_3_f0 .INIT=16'h000E;
// @16:184
  CFG4 \State_ns[3]  (
	.A(N_4074_i),
	.B(N_907_i),
	.C(State_Z[1]),
	.D(Enable),
	.Y(State_ns_Z[3])
);
defparam \State_ns[3] .INIT=16'h4450;
// @16:313
  CFG4 \ShiftOutRegister_3_0[7]  (
	.A(Axis1EnFlt0_Z),
	.B(Axis1EnFlt1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[6]),
	.Y(ShiftOutRegister_3[7])
);
defparam \ShiftOutRegister_3_0[7] .INIT=16'h4F40;
// @16:313
  CFG4 \ShiftOutRegister_3_0[6]  (
	.A(Axis1EnFlt0_Z),
	.B(Axis1EnFlt1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[5]),
	.Y(ShiftOutRegister_3[6])
);
defparam \ShiftOutRegister_3_0[6] .INIT=16'h2F20;
// @16:313
  CFG4 \ShiftOutRegister_3_0[3]  (
	.A(Axis0EnFlt0_Z),
	.B(Axis0EnFlt1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[2]),
	.Y(ShiftOutRegister_3[3])
);
defparam \ShiftOutRegister_3_0[3] .INIT=16'h4F40;
// @16:313
  CFG4 \ShiftOutRegister_3_0[2]  (
	.A(Axis0EnFlt0_Z),
	.B(Axis0EnFlt1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[1]),
	.Y(ShiftOutRegister_3[2])
);
defparam \ShiftOutRegister_3_0[2] .INIT=16'h2F20;
// @16:313
  CFG4 \ShiftOutRegister_3_0[5]  (
	.A(Axis1Status0_Z),
	.B(Axis1Status1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[4]),
	.Y(ShiftOutRegister_3[5])
);
defparam \ShiftOutRegister_3_0[5] .INIT=16'h4F40;
// @16:173
  CFG4 StartStateMachine_2 (
	.A(StartStateMachine_Z),
	.B(N_4074_i),
	.C(ClearControlLED_Z),
	.D(PowerUp),
	.Y(StartStateMachine_2_Z)
);
defparam StartStateMachine_2.INIT=16'h0F0E;
// @16:313
  CFG4 \ShiftOutRegister_3_0[1]  (
	.A(Axis0Status0_Z),
	.B(Axis0Status1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[0]),
	.Y(ShiftOutRegister_3[1])
);
defparam \ShiftOutRegister_3_0[1] .INIT=16'h4F40;
// @16:313
  CFG4 \ShiftOutRegister_3_0[4]  (
	.A(Axis1Status0_Z),
	.B(Axis1Status1_Z),
	.C(N_4074_i),
	.D(ShiftOutRegister_Z[3]),
	.Y(ShiftOutRegister_3[4])
);
defparam \ShiftOutRegister_3_0[4] .INIT=16'h2F20;
// @16:315
  CFG4 un34_shiftenable (
	.A(Enable),
	.B(N_4074_i),
	.C(ShiftEnable_Z),
	.D(M_IO_CLK_c),
	.Y(un34_shiftenable_Z)
);
defparam un34_shiftenable.INIT=16'hECCC;
// @16:184
  CFG3 \State_ns[0]  (
	.A(N_101),
	.B(N_109_i),
	.C(N_4074_i),
	.Y(State_ns_Z[0])
);
defparam \State_ns[0] .INIT=8'hFE;
// @16:184
  CFG4 \State_RNO[2]  (
	.A(State_Z[2]),
	.B(State_Z[3]),
	.C(N_4074_i),
	.D(Enable),
	.Y(N_81_i)
);
defparam \State_RNO[2] .INIT=16'h0C0A;
// @16:184
  CFG4 \State_RNO[3]  (
	.A(N_99_i),
	.B(N_4074_i),
	.C(State_Z[3]),
	.D(Enable),
	.Y(N_79_i)
);
defparam \State_RNO[3] .INIT=16'h1130;
// @16:261
  CFG3 \Count_3[0]  (
	.A(un11_synchedtick_0_Z),
	.B(Count_Z[0]),
	.C(un24_shiftenable_Z),
	.Y(Count_3_Z[0])
);
defparam \Count_3[0] .INIT=8'h14;
// @16:261
  CFG3 \Count_3_i_o2[2]  (
	.A(Count_Z[0]),
	.B(un24_shiftenable_Z),
	.C(Count_Z[1]),
	.Y(N_1116)
);
defparam \Count_3_i_o2[2] .INIT=8'h7F;
// @16:113
  CFG4 \controlIoDataOut_1_m1_i_a2[27]  (
	.A(N_1937),
	.B(N_1898),
	.C(ExtADDR_c[3]),
	.D(ExtADDR_c[2]),
	.Y(N_1990)
);
defparam \controlIoDataOut_1_m1_i_a2[27] .INIT=16'h0880;
// @16:184
  CFG4 \State_ns_a2_i_x2[3]  (
	.A(Count_Z[1]),
	.B(ControlID[10]),
	.C(ControlID[9]),
	.D(N_1027),
	.Y(N_1067_i)
);
defparam \State_ns_a2_i_x2[3] .INIT=16'h5565;
// @16:249
  CFG4 \Count_RNO[1]  (
	.A(Count_Z[1]),
	.B(Count_Z[0]),
	.C(un24_shiftenable_Z),
	.D(un11_synchedtick_0_Z),
	.Y(N_909_i)
);
defparam \Count_RNO[1] .INIT=16'h006A;
// @29:159
  CFG3 \un1_ShiftOutRegister_i_m2[0]  (
	.A(N_1035),
	.B(ShiftOutRegister_Z[9]),
	.C(ShiftOutRegister_Z[7]),
	.Y(N_1377)
);
defparam \un1_ShiftOutRegister_i_m2[0] .INIT=8'hE4;
// @16:113
  CFG2 \controlIoDataOut_1_m1_i_0[27]  (
	.A(Axis0IORead),
	.B(N_1990),
	.Y(controlIoDataOut_1_m0_tz[27])
);
defparam \controlIoDataOut_1_m1_i_0[27] .INIT=4'hE;
// @16:113
  CFG2 \controlIoDataOut_1_m0_0_a2[30]  (
	.A(Axis1Status0_Z),
	.B(N_1990),
	.Y(N_1458)
);
defparam \controlIoDataOut_1_m0_0_a2[30] .INIT=4'h8;
// @16:113
  CFG2 \controlIoDataOut_1_m0_0_a2[31]  (
	.A(Axis1Status1_Z),
	.B(N_1990),
	.Y(N_1460)
);
defparam \controlIoDataOut_1_m0_0_a2[31] .INIT=4'h8;
// @16:113
  CFG2 \controlIoDataOut_1_m0_0_a2[29]  (
	.A(Axis1EnFlt1_Z),
	.B(N_1990),
	.Y(N_1876)
);
defparam \controlIoDataOut_1_m0_0_a2[29] .INIT=4'h8;
// @16:249
  CFG3 \Count_RNO[2]  (
	.A(un11_synchedtick_0_Z),
	.B(Count_Z[2]),
	.C(N_1116),
	.Y(N_911_i)
);
defparam \Count_RNO[2] .INIT=8'h41;
// @16:261
  CFG4 un11_synchedtick_0_a2 (
	.A(Count_Z[3]),
	.B(Enable),
	.C(N_907_2),
	.D(N_1067_i),
	.Y(N_124)
);
defparam un11_synchedtick_0_a2.INIT=16'h0800;
// @16:113
  CFG3 controlIoDataOut_1s2_0_a2 (
	.A(N_1937),
	.B(N_1904),
	.C(ExtADDR_c[3]),
	.Y(N_2209)
);
defparam controlIoDataOut_1s2_0_a2.INIT=8'h80;
// @16:249
  CFG4 \Count_RNO[3]  (
	.A(Count_Z[3]),
	.B(Count_Z[2]),
	.C(un11_synchedtick_0_Z),
	.D(N_1116),
	.Y(N_913_i)
);
defparam \Count_RNO[3] .INIT=16'h0A06;
// @16:196
  CFG4 \State_ns_a2_i_2_RNIFGC31[3]  (
	.A(Count_Z[3]),
	.B(State_Z[0]),
	.C(N_1067_i),
	.D(N_907_2),
	.Y(N_907_i)
);
defparam \State_ns_a2_i_2_RNIFGC31[3] .INIT=16'h0080;
// @16:261
  CFG2 un11_synchedtick_0 (
	.A(N_124),
	.B(N_4074_i),
	.Y(un11_synchedtick_0_Z)
);
defparam un11_synchedtick_0.INIT=4'hE;
// @16:196
  CFG4 \StateMachine.ClearControlLED_3_f0_RNO  (
	.A(Count_Z[3]),
	.B(State_Z[0]),
	.C(N_1067_i),
	.D(N_907_2),
	.Y(N_905_i)
);
defparam \StateMachine.ClearControlLED_3_f0_RNO .INIT=16'hCC4C;
// @16:113
  CFG3 controlIoDataOut_1s2_0 (
	.A(N_2295),
	.B(N_2209),
	.C(Axis0IORead),
	.Y(controlIoDataOut_1_sm0)
);
defparam controlIoDataOut_1s2_0.INIT=8'hFE;
// @16:184
  CFG4 \State_RNO[0]  (
	.A(State_Z[2]),
	.B(N_112),
	.C(N_4074_i),
	.D(N_124),
	.Y(N_84_i)
);
defparam \State_RNO[0] .INIT=16'h0203;
// @16:113
  CFG4 \controlIoDataOut_1[27]  (
	.A(controlIoDataOut_1_sm0),
	.B(controlIoDataOut_1_m0_tz[27]),
	.C(QA1DisableTermination_Z),
	.D(QA0DisableTermination_Z),
	.Y(controlIoDataOut[27])
);
defparam \controlIoDataOut_1[27] .INIT=16'h6240;
// @16:113
  CFG4 \controlIoDataOut_1[28]  (
	.A(controlIoDataOut_1_sm0),
	.B(controlIoDataOut_1_m0_tz[27]),
	.C(Axis1EnFlt0_Z),
	.D(Axis0EnFlt0_Z),
	.Y(controlIoDataOut[28])
);
defparam \controlIoDataOut_1[28] .INIT=16'h6240;
// @16:113
  CFG4 \controlIoDataOut_1[30]  (
	.A(N_1458),
	.B(controlIoDataOut_1_sm0),
	.C(controlIoDataOut_1_m0_tz[27]),
	.D(Axis0Status0_Z),
	.Y(controlIoDataOut[30])
);
defparam \controlIoDataOut_1[30] .INIT=16'h2E22;
// @16:113
  CFG4 \controlIoDataOut_1[31]  (
	.A(N_1460),
	.B(controlIoDataOut_1_sm0),
	.C(controlIoDataOut_1_m0_tz[27]),
	.D(Axis0Status1_Z),
	.Y(controlIoDataOut[31])
);
defparam \controlIoDataOut_1[31] .INIT=16'h2E22;
// @16:113
  CFG4 \controlIoDataOut_1[29]  (
	.A(N_1876),
	.B(controlIoDataOut_1_sm0),
	.C(controlIoDataOut_1_m0_tz[27]),
	.D(Axis0EnFlt1_Z),
	.Y(controlIoDataOut[29])
);
defparam \controlIoDataOut_1[29] .INIT=16'h2E22;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ControlIO */

module DiscoverControlID (
  ControlID,
  ANLGPresent_i_i,
  N_1027,
  SerialMemoryClockEnableCountere,
  SlowEnable,
  M_Card_ID_DATA_c,
  SysRESET_arst_i,
  M_Card_ID_CLK_c,
  M_Card_ID_LATCH_c,
  SysRESET,
  SysRESET_i,
  SysClk,
  M_Card_ID_LOAD_c
)
;
output [16:0] ControlID ;
output ANLGPresent_i_i ;
input N_1027 ;
input SerialMemoryClockEnableCountere ;
input SlowEnable ;
input M_Card_ID_DATA_c ;
input SysRESET_arst_i ;
output M_Card_ID_CLK_c ;
output M_Card_ID_LATCH_c ;
input SysRESET ;
input SysRESET_i ;
input SysClk ;
output M_Card_ID_LOAD_c ;
wire ANLGPresent_i_i ;
wire N_1027 ;
wire SerialMemoryClockEnableCountere ;
wire SlowEnable ;
wire M_Card_ID_DATA_c ;
wire SysRESET_arst_i ;
wire M_Card_ID_CLK_c ;
wire M_Card_ID_LATCH_c ;
wire SysRESET ;
wire SysRESET_i ;
wire SysClk ;
wire M_Card_ID_LOAD_c ;
wire [5:5] State_i_Z;
wire [4:1] State_Z;
wire [3:1] Count_Z;
wire VCC ;
wire N_71_i ;
wire M_Card_ID_LOAD_RNO_0_Z ;
wire GND ;
wire N_896_i ;
wire ShiftEnable_Z ;
wire ShiftEnable_1_sqmuxa ;
wire ShiftEnable_RNO_Z ;
wire N_898_i ;
wire N_55_i ;
wire N_40_i ;
wire N_48_i ;
wire N_46_i ;
wire N_44_i ;
wire N_42_i ;
wire M_Card_ID_LATCH_2_0_Z ;
wire N_28_i ;
wire ShiftComplete_Z ;
wire ShiftComplete_2 ;
wire N_902_i ;
wire N_24_i ;
wire N_22_i ;
wire N_20_i ;
wire CO0 ;
wire N_26_i ;
wire ShiftComplete_2_0_0_0_1_Z ;
wire N_1244 ;
wire N_1066 ;
wire N_2210 ;
wire N_1227 ;
wire N_1851 ;
wire N_1120 ;
wire N_1874 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
// @20:77
  SLE M_Card_ID_LOAD (
	.Q(M_Card_ID_LOAD_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_71_i),
	.EN(M_Card_ID_LOAD_RNO_0_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(SysRESET_i)
);
  CFG2 M_Card_ID_LOAD_RNO_0 (
	.A(N_896_i),
	.B(SysRESET),
	.Y(M_Card_ID_LOAD_RNO_0_Z)
);
defparam M_Card_ID_LOAD_RNO_0.INIT=4'hE;
// @20:77
  SLE ShiftEnable (
	.Q(ShiftEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftEnable_1_sqmuxa),
	.EN(ShiftEnable_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 ShiftEnable_RNO (
	.A(N_898_i),
	.B(SysRESET),
	.Y(ShiftEnable_RNO_Z)
);
defparam ShiftEnable_RNO.INIT=4'hE;
  SLE \State_i[5]  (
	.Q(State_i_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_55_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:77
  SLE \State[4]  (
	.Q(State_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_40_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:77
  SLE \State[0]  (
	.Q(ControlID[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_48_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:77
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_46_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:77
  SLE \State[2]  (
	.Q(State_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_44_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:77
  SLE \State[3]  (
	.Q(State_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_42_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:77
  SLE M_Card_ID_LATCH (
	.Q(M_Card_ID_LATCH_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_Card_ID_LATCH_2_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE OutputClock (
	.Q(M_Card_ID_CLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_28_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE ShiftComplete (
	.Q(ShiftComplete_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftComplete_2),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[6]  (
	.Q(ControlID[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[7]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[5]  (
	.Q(ControlID[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[6]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[4]  (
	.Q(ControlID[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[5]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[3]  (
	.Q(ControlID[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[4]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[2]  (
	.Q(ControlID[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[3]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[1]  (
	.Q(ControlID[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[2]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[0]  (
	.Q(ControlID[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[1]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_24_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_22_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_20_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \Count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_26_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[15]  (
	.Q(ControlID[15]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(M_Card_ID_DATA_c),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[14]  (
	.Q(ControlID[14]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[15]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[13]  (
	.Q(ControlID[13]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[14]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[12]  (
	.Q(ControlID[12]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[13]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[11]  (
	.Q(ControlID[11]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[12]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[10]  (
	.Q(ControlID[10]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[11]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[9]  (
	.Q(ControlID[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[10]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[8]  (
	.Q(ControlID[8]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[9]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:137
  SLE \ControlID_1[7]  (
	.Q(ControlID[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ControlID[8]),
	.EN(N_902_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:148
  CFG4 ShiftComplete_2_0_0_0 (
	.A(ShiftComplete_Z),
	.B(ShiftEnable_Z),
	.C(ShiftComplete_2_0_0_0_1_Z),
	.D(SlowEnable),
	.Y(ShiftComplete_2)
);
defparam ShiftComplete_2_0_0_0.INIT=16'h8F88;
// @20:148
  CFG4 ShiftComplete_2_0_0_0_1 (
	.A(Count_Z[3]),
	.B(Count_Z[2]),
	.C(Count_Z[1]),
	.D(CO0),
	.Y(ShiftComplete_2_0_0_0_1_Z)
);
defparam ShiftComplete_2_0_0_0_1.INIT=16'h7FFF;
// @20:77
  CFG2 \State_srsts_i_0_0_o2_0[1]  (
	.A(SlowEnable),
	.B(ShiftComplete_Z),
	.Y(N_1244)
);
defparam \State_srsts_i_0_0_o2_0[1] .INIT=4'h7;
// @20:137
  CFG2 un1_state_1_i_0_o2_0 (
	.A(SlowEnable),
	.B(M_Card_ID_CLK_c),
	.Y(N_1066)
);
defparam un1_state_1_i_0_o2_0.INIT=4'h7;
// @37:253
  CFG2 \State_i_RNIM08L[5]  (
	.A(SysRESET),
	.B(State_i_Z[5]),
	.Y(N_2210)
);
defparam \State_i_RNIM08L[5] .INIT=4'h4;
// @20:105
  CFG2 ShiftEnable_1_sqmuxa_0_a3_0_a4_0_a2 (
	.A(State_Z[1]),
	.B(ShiftComplete_Z),
	.Y(ShiftEnable_1_sqmuxa)
);
defparam ShiftEnable_1_sqmuxa_0_a3_0_a4_0_a2.INIT=4'h2;
// @20:137
  CFG2 un1_state_1_i_0_o2 (
	.A(State_i_Z[5]),
	.B(ShiftEnable_Z),
	.Y(N_1227)
);
defparam un1_state_1_i_0_o2.INIT=4'h7;
// @20:77
  CFG3 \State_srsts_i_0_0_a2[1]  (
	.A(State_Z[1]),
	.B(SlowEnable),
	.C(State_Z[2]),
	.Y(N_1851)
);
defparam \State_srsts_i_0_0_a2[1] .INIT=8'h15;
// @20:137
  CFG3 un1_state_3_i_0_o2 (
	.A(CO0),
	.B(N_1066),
	.C(Count_Z[1]),
	.Y(N_1120)
);
defparam un1_state_3_i_0_o2.INIT=8'hDF;
// @20:77
  CFG3 M_Card_ID_LOAD_RNO (
	.A(State_Z[1]),
	.B(State_i_Z[5]),
	.C(State_Z[2]),
	.Y(N_71_i)
);
defparam M_Card_ID_LOAD_RNO.INIT=8'hFB;
// @20:137
  CFG3 OutputClock_RNO (
	.A(SlowEnable),
	.B(ShiftEnable_Z),
	.C(M_Card_ID_CLK_c),
	.Y(N_28_i)
);
defparam OutputClock_RNO.INIT=8'h48;
// @20:137
  CFG3 ShiftEnable_RNIT84G (
	.A(SlowEnable),
	.B(ShiftEnable_Z),
	.C(M_Card_ID_CLK_c),
	.Y(N_902_i)
);
defparam ShiftEnable_RNIT84G.INIT=8'h08;
// @20:77
  CFG3 \State_i_RNO[5]  (
	.A(State_i_Z[5]),
	.B(SlowEnable),
	.C(SysRESET),
	.Y(N_55_i)
);
defparam \State_i_RNO[5] .INIT=8'h0E;
// @20:77
  CFG4 \State_RNO[4]  (
	.A(State_Z[4]),
	.B(State_i_Z[5]),
	.C(SlowEnable),
	.D(SysRESET),
	.Y(N_40_i)
);
defparam \State_RNO[4] .INIT=16'h003A;
// @20:77
  CFG4 \State_RNO[2]  (
	.A(State_Z[2]),
	.B(State_Z[3]),
	.C(SysRESET),
	.D(SlowEnable),
	.Y(N_44_i)
);
defparam \State_RNO[2] .INIT=16'h0C0A;
// @20:77
  CFG4 \State_RNO[3]  (
	.A(State_Z[3]),
	.B(State_Z[4]),
	.C(SysRESET),
	.D(SlowEnable),
	.Y(N_42_i)
);
defparam \State_RNO[3] .INIT=16'h0C0A;
// @20:77
  CFG4 M_Card_ID_LATCH_2_0_a2 (
	.A(State_Z[4]),
	.B(M_Card_ID_LATCH_c),
	.C(N_2210),
	.D(SerialMemoryClockEnableCountere),
	.Y(N_1874)
);
defparam M_Card_ID_LATCH_2_0_a2.INIT=16'h40CC;
// @20:77
  CFG4 ShiftEnable_RNO_0 (
	.A(ControlID[16]),
	.B(State_Z[1]),
	.C(N_2210),
	.D(SerialMemoryClockEnableCountere),
	.Y(N_898_i)
);
defparam ShiftEnable_RNO_0.INIT=16'hEF00;
// @20:77
  CFG4 M_Card_ID_LOAD_RNO_1 (
	.A(State_Z[2]),
	.B(State_Z[3]),
	.C(SerialMemoryClockEnableCountere),
	.D(N_2210),
	.Y(N_896_i)
);
defparam M_Card_ID_LOAD_RNO_1.INIT=16'hE0F0;
// @20:137
  CFG3 \Count_RNO[0]  (
	.A(N_1066),
	.B(CO0),
	.C(N_1227),
	.Y(N_26_i)
);
defparam \Count_RNO[0] .INIT=8'h09;
// @20:77
  CFG4 M_Card_ID_LATCH_2_0 (
	.A(SlowEnable),
	.B(State_i_Z[5]),
	.C(N_1874),
	.D(SysRESET),
	.Y(M_Card_ID_LATCH_2_0_Z)
);
defparam M_Card_ID_LATCH_2_0.INIT=16'hF0F2;
// @20:77
  CFG4 \State_RNO[0]  (
	.A(State_Z[1]),
	.B(ControlID[16]),
	.C(N_1244),
	.D(SysRESET),
	.Y(N_48_i)
);
defparam \State_RNO[0] .INIT=16'h00CE;
// @20:77
  CFG4 \State_RNO[1]  (
	.A(N_1851),
	.B(N_1244),
	.C(State_Z[2]),
	.D(SysRESET),
	.Y(N_46_i)
);
defparam \State_RNO[1] .INIT=16'h0054;
// @20:137
  CFG4 \Count_RNO[1]  (
	.A(Count_Z[1]),
	.B(CO0),
	.C(N_1227),
	.D(N_1066),
	.Y(N_20_i)
);
defparam \Count_RNO[1] .INIT=16'h0A06;
  CFG3 \ControlID_1_RNIKM301[10]  (
	.A(N_1027),
	.B(ControlID[10]),
	.C(ControlID[9]),
	.Y(ANLGPresent_i_i)
);
defparam \ControlID_1_RNIKM301[10] .INIT=8'h04;
// @20:137
  CFG3 \Count_RNO[2]  (
	.A(N_1120),
	.B(Count_Z[2]),
	.C(N_1227),
	.Y(N_22_i)
);
defparam \Count_RNO[2] .INIT=8'h09;
// @20:137
  CFG4 \Count_RNO[3]  (
	.A(Count_Z[3]),
	.B(Count_Z[2]),
	.C(N_1227),
	.D(N_1120),
	.Y(N_24_i)
);
defparam \Count_RNO[3] .INIT=16'h0A06;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DiscoverControlID */

module DiscoverExpansionID (
  Exp3Mux,
  Exp2Mux,
  Exp1Mux,
  Exp0Mux,
  ExpansionID0,
  ExpansionID1,
  ExpansionID2,
  ExpansionID3,
  SerialMemoryClockEnableCountere,
  SlowEnable,
  un4_intexp3mux_i,
  un4_intexp2mux_i,
  un4_intexp1mux_i,
  un6_intexp0mux_i,
  Exp_ID_CLK,
  Exp_ID_LATCH_1z,
  DiscoveryComplete,
  Exp_ID_DATA_c,
  SysRESET,
  SysRESET_i,
  SysClk,
  Exp_ID_LOAD_1z
)
;
output [1:0] Exp3Mux ;
output [1:0] Exp2Mux ;
output [1:0] Exp1Mux ;
output [1:0] Exp0Mux ;
output [15:0] ExpansionID0 ;
output [15:0] ExpansionID1 ;
output [15:0] ExpansionID2 ;
output [15:0] ExpansionID3 ;
input SerialMemoryClockEnableCountere ;
input SlowEnable ;
output un4_intexp3mux_i ;
output un4_intexp2mux_i ;
output un4_intexp1mux_i ;
output un6_intexp0mux_i ;
output Exp_ID_CLK ;
output Exp_ID_LATCH_1z ;
output DiscoveryComplete ;
input Exp_ID_DATA_c ;
input SysRESET ;
input SysRESET_i ;
input SysClk ;
output Exp_ID_LOAD_1z ;
wire SerialMemoryClockEnableCountere ;
wire SlowEnable ;
wire un4_intexp3mux_i ;
wire un4_intexp2mux_i ;
wire un4_intexp1mux_i ;
wire un6_intexp0mux_i ;
wire Exp_ID_CLK ;
wire Exp_ID_LATCH_1z ;
wire DiscoveryComplete ;
wire Exp_ID_DATA_c ;
wire SysRESET ;
wire SysRESET_i ;
wire SysClk ;
wire Exp_ID_LOAD_1z ;
wire [5:5] State_i_Z;
wire [15:8] ExpansionID2_1_fast_Z;
wire [15:8] ExpansionID1_1_fast_Z;
wire [15:8] ExpansionID0_1_fast_Z;
wire [15:8] ExpansionID3_1_fast_Z;
wire [5:0] Count_Z;
wire [5:5] Count_s_Z;
wire [4:0] Count_s;
wire [4:1] State_Z;
wire [0:0] Count_cry_cy_S;
wire [0:0] Count_cry_cy_Y;
wire [4:0] Count_cry_Z;
wire [4:0] Count_cry_Y;
wire [5:5] Count_s_FCO;
wire [5:5] Count_s_Y;
wire VCC ;
wire N_65_i ;
wire Exp_ID_LOAD_RNO_0_Z ;
wire GND ;
wire N_200_i ;
wire N_154_i_1 ;
wire ShiftEnable_1_sqmuxa ;
wire ShiftEnable_RNO_0_Z ;
wire N_197_i ;
wire N_49_i ;
wire un30_shiftenable_0_a2_Z ;
wire Counte ;
wire N_38_i ;
wire N_36_i ;
wire N_34_i ;
wire N_42_i ;
wire N_40_i ;
wire Exp_ID_LATCH_2_0_Z ;
wire OutputClock_2_Z ;
wire ShiftComplete_Z ;
wire ShiftComplete_0_Z ;
wire Count_cry_cy ;
wire g0_5 ;
wire g0_4_0 ;
wire un8_intexp3mux_i ;
wire m10_0 ;
wire m10_1 ;
wire un6_intexp3mux_i ;
wire m7_0_1_0 ;
wire m5_0_0 ;
wire un8_intexp2mux_i ;
wire m7_1_1_0 ;
wire m5_1_0 ;
wire un8_intexp1mux_i ;
wire m7_2_1_0 ;
wire m5_2_0 ;
wire un10_intexp0mux_i ;
wire m11_2_1 ;
wire m11_1_1 ;
wire m11_0_1 ;
wire g0_4 ;
wire N_1240 ;
wire N_2217 ;
wire m10_0_1 ;
wire m10_1_1 ;
wire m10_2_1 ;
wire un16_count_4_Z ;
wire un16_count_3_Z ;
wire m7_0_1 ;
wire m7_1_1 ;
wire m7_2_1 ;
wire N_1469 ;
wire un8_intexp0mux_i ;
wire un6_intexp1mux_i ;
wire un6_intexp2mux_i ;
wire N_1872 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @21:79
  SLE Exp_ID_LOAD (
	.Q(Exp_ID_LOAD_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_65_i),
	.EN(Exp_ID_LOAD_RNO_0_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(SysRESET_i)
);
  CFG2 Exp_ID_LOAD_RNO_0 (
	.A(N_200_i),
	.B(SysRESET),
	.Y(Exp_ID_LOAD_RNO_0_Z)
);
defparam Exp_ID_LOAD_RNO_0.INIT=4'hE;
// @21:79
  SLE ShiftEnable (
	.Q(N_154_i_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftEnable_1_sqmuxa),
	.EN(ShiftEnable_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 ShiftEnable_RNO (
	.A(N_197_i),
	.B(SysRESET),
	.Y(ShiftEnable_RNO_0_Z)
);
defparam ShiftEnable_RNO.INIT=4'hE;
  SLE \State_i[5]  (
	.Q(State_i_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[13]  (
	.Q(ExpansionID2_1_fast_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[13]  (
	.Q(ExpansionID1_1_fast_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[10]  (
	.Q(ExpansionID1_1_fast_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[10]  (
	.Q(ExpansionID2_1_fast_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[10]  (
	.Q(ExpansionID0_1_fast_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[13]  (
	.Q(ExpansionID0_1_fast_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[8]  (
	.Q(ExpansionID2_1_fast_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[8]  (
	.Q(ExpansionID1_1_fast_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[8]  (
	.Q(ExpansionID3_1_fast_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[8]  (
	.Q(ExpansionID0_1_fast_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[14]  (
	.Q(ExpansionID3_1_fast_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[13]  (
	.Q(ExpansionID3_1_fast_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[9]  (
	.Q(ExpansionID3_1_fast_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[10]  (
	.Q(ExpansionID3_1_fast_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[15]  (
	.Q(ExpansionID3_1_fast_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp_ID_DATA_c),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[11]  (
	.Q(ExpansionID3_1_fast_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[11]  (
	.Q(ExpansionID2_1_fast_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1_fast[12]  (
	.Q(ExpansionID3_1_fast_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[14]  (
	.Q(ExpansionID2_1_fast_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[14]  (
	.Q(ExpansionID1_1_fast_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[11]  (
	.Q(ExpansionID1_1_fast_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[14]  (
	.Q(ExpansionID0_1_fast_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[11]  (
	.Q(ExpansionID0_1_fast_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[12]  (
	.Q(ExpansionID0_1_fast_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[15]  (
	.Q(ExpansionID2_1_fast_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[0]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[12]  (
	.Q(ExpansionID2_1_fast_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[12]  (
	.Q(ExpansionID1_1_fast_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[15]  (
	.Q(ExpansionID1_1_fast_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[0]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[15]  (
	.Q(ExpansionID0_1_fast_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[0]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1_fast[9]  (
	.Q(ExpansionID2_1_fast_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1_fast[9]  (
	.Q(ExpansionID1_1_fast_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1_fast[9]  (
	.Q(ExpansionID0_1_fast_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE \Count[5]  (
	.Q(Count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_s_Z[5]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE \Count[4]  (
	.Q(Count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_s[4]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_s[3]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_s[2]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_s[1]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_s[0]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:79
  SLE \State[2]  (
	.Q(State_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_38_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:79
  SLE \State[3]  (
	.Q(State_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_36_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:79
  SLE \State[4]  (
	.Q(State_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_34_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:79
  SLE \State[0]  (
	.Q(DiscoveryComplete),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_42_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:79
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_40_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:79
  SLE Exp_ID_LATCH (
	.Q(Exp_ID_LATCH_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp_ID_LATCH_2_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE OutputClock (
	.Q(Exp_ID_CLK),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(OutputClock_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  SLE ShiftComplete (
	.Q(ShiftComplete_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftComplete_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[7]  (
	.Q(ExpansionID3[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[8]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[6]  (
	.Q(ExpansionID3[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[7]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[5]  (
	.Q(ExpansionID3[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[6]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[4]  (
	.Q(ExpansionID3[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[5]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[3]  (
	.Q(ExpansionID3[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[4]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[2]  (
	.Q(ExpansionID3[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[3]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[1]  (
	.Q(ExpansionID3[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[2]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[0]  (
	.Q(ExpansionID3[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[1]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[6]  (
	.Q(ExpansionID2[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[7]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[5]  (
	.Q(ExpansionID2[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[6]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[4]  (
	.Q(ExpansionID2[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[5]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[3]  (
	.Q(ExpansionID2[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[4]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[2]  (
	.Q(ExpansionID2[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[3]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[1]  (
	.Q(ExpansionID2[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[2]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[0]  (
	.Q(ExpansionID2[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[1]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[15]  (
	.Q(ExpansionID3[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp_ID_DATA_c),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[14]  (
	.Q(ExpansionID3[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[13]  (
	.Q(ExpansionID3[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[12]  (
	.Q(ExpansionID3[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[11]  (
	.Q(ExpansionID3[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[10]  (
	.Q(ExpansionID3[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[9]  (
	.Q(ExpansionID3[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID3_1[8]  (
	.Q(ExpansionID3[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[5]  (
	.Q(ExpansionID1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[6]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[4]  (
	.Q(ExpansionID1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[5]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[3]  (
	.Q(ExpansionID1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[4]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[2]  (
	.Q(ExpansionID1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[3]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[1]  (
	.Q(ExpansionID1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[2]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[0]  (
	.Q(ExpansionID1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[1]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[15]  (
	.Q(ExpansionID2[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID3[0]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[14]  (
	.Q(ExpansionID2[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[13]  (
	.Q(ExpansionID2[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[12]  (
	.Q(ExpansionID2[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[11]  (
	.Q(ExpansionID2[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[10]  (
	.Q(ExpansionID2[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[9]  (
	.Q(ExpansionID2[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[8]  (
	.Q(ExpansionID2[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID2_1[7]  (
	.Q(ExpansionID2[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[8]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[4]  (
	.Q(ExpansionID0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[5]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[3]  (
	.Q(ExpansionID0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[4]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[2]  (
	.Q(ExpansionID0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[3]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[1]  (
	.Q(ExpansionID0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[2]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[0]  (
	.Q(ExpansionID0[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[1]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[15]  (
	.Q(ExpansionID1[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID2[0]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[14]  (
	.Q(ExpansionID1[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[13]  (
	.Q(ExpansionID1[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[12]  (
	.Q(ExpansionID1[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[11]  (
	.Q(ExpansionID1[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[10]  (
	.Q(ExpansionID1[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[9]  (
	.Q(ExpansionID1[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[8]  (
	.Q(ExpansionID1[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[7]  (
	.Q(ExpansionID1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[8]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID1_1[6]  (
	.Q(ExpansionID1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[7]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[15]  (
	.Q(ExpansionID0[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID1[0]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[14]  (
	.Q(ExpansionID0[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[15]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[13]  (
	.Q(ExpansionID0[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[14]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[12]  (
	.Q(ExpansionID0[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[13]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[11]  (
	.Q(ExpansionID0[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[12]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[10]  (
	.Q(ExpansionID0[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[11]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[9]  (
	.Q(ExpansionID0[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[10]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[8]  (
	.Q(ExpansionID0[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[9]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[7]  (
	.Q(ExpansionID0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[8]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[6]  (
	.Q(ExpansionID0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[7]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:151
  SLE \ExpansionID0_1[5]  (
	.Q(ExpansionID0[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpansionID0[6]),
	.EN(un30_shiftenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:129
  ARI1 \Count_cry_cy[0]  (
	.FCO(Count_cry_cy),
	.S(Count_cry_cy_S[0]),
	.Y(Count_cry_cy_Y[0]),
	.B(N_154_i_1),
	.C(State_i_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \Count_cry_cy[0] .INIT=20'h48800;
// @21:129
  ARI1 \Count_cry[0]  (
	.FCO(Count_cry_Z[0]),
	.S(Count_s[0]),
	.Y(Count_cry_Y[0]),
	.B(Count_cry_cy_Y[0]),
	.C(Count_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(Count_cry_cy)
);
defparam \Count_cry[0] .INIT=20'h48800;
// @21:129
  ARI1 \Count_cry[1]  (
	.FCO(Count_cry_Z[1]),
	.S(Count_s[1]),
	.Y(Count_cry_Y[1]),
	.B(Count_cry_cy_Y[0]),
	.C(Count_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(Count_cry_Z[0])
);
defparam \Count_cry[1] .INIT=20'h48800;
// @21:129
  ARI1 \Count_cry[2]  (
	.FCO(Count_cry_Z[2]),
	.S(Count_s[2]),
	.Y(Count_cry_Y[2]),
	.B(Count_cry_cy_Y[0]),
	.C(Count_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(Count_cry_Z[1])
);
defparam \Count_cry[2] .INIT=20'h48800;
// @21:129
  ARI1 \Count_cry[3]  (
	.FCO(Count_cry_Z[3]),
	.S(Count_s[3]),
	.Y(Count_cry_Y[3]),
	.B(Count_cry_cy_Y[0]),
	.C(Count_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(Count_cry_Z[2])
);
defparam \Count_cry[3] .INIT=20'h48800;
// @21:129
  ARI1 \Count_s[5]  (
	.FCO(Count_s_FCO[5]),
	.S(Count_s_Z[5]),
	.Y(Count_s_Y[5]),
	.B(Count_cry_cy_Y[0]),
	.C(Count_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(Count_cry_Z[4])
);
defparam \Count_s[5] .INIT=20'h48800;
// @21:129
  ARI1 \Count_cry[4]  (
	.FCO(Count_cry_Z[4]),
	.S(Count_s[4]),
	.Y(Count_cry_Y[4]),
	.B(Count_cry_cy_Y[0]),
	.C(Count_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(Count_cry_Z[3])
);
defparam \Count_cry[4] .INIT=20'h48800;
  CFG4 \ExpansionID3_1_fast_RNIUI4R1[9]  (
	.A(ExpansionID3_1_fast_Z[9]),
	.B(ExpansionID3_1_fast_Z[11]),
	.C(g0_5),
	.D(g0_4_0),
	.Y(un8_intexp3mux_i)
);
defparam \ExpansionID3_1_fast_RNIUI4R1[9] .INIT=16'h1000;
  CFG4 \ExpansionID3_1_RNIGFK11[10]  (
	.A(ExpansionID3[10]),
	.B(ExpansionID3[14]),
	.C(m10_0),
	.D(m10_1),
	.Y(un6_intexp3mux_i)
);
defparam \ExpansionID3_1_RNIGFK11[10] .INIT=16'h4000;
  CFG4 \ExpansionID3_1_fast_RNIKLKE[13]  (
	.A(ExpansionID3[12]),
	.B(ExpansionID3[11]),
	.C(ExpansionID3_1_fast_Z[13]),
	.D(ExpansionID3[15]),
	.Y(m10_1)
);
defparam \ExpansionID3_1_fast_RNIKLKE[13] .INIT=16'h0001;
  CFG4 \ExpansionID2_1_fast_RNIMSTV[10]  (
	.A(ExpansionID2_1_fast_Z[13]),
	.B(ExpansionID2_1_fast_Z[10]),
	.C(m7_0_1_0),
	.D(m5_0_0),
	.Y(un8_intexp2mux_i)
);
defparam \ExpansionID2_1_fast_RNIMSTV[10] .INIT=16'h4000;
  CFG3 \ExpansionID2_1_fast_RNIL17E[8]  (
	.A(ExpansionID2_1_fast_Z[11]),
	.B(ExpansionID2_1_fast_Z[8]),
	.C(ExpansionID2_1_fast_Z[14]),
	.Y(m7_0_1_0)
);
defparam \ExpansionID2_1_fast_RNIL17E[8] .INIT=8'h10;
  CFG4 \ExpansionID1_1_fast_RNIE6N42[10]  (
	.A(ExpansionID1_1_fast_Z[13]),
	.B(ExpansionID1_1_fast_Z[10]),
	.C(m7_1_1_0),
	.D(m5_1_0),
	.Y(un8_intexp1mux_i)
);
defparam \ExpansionID1_1_fast_RNIE6N42[10] .INIT=16'h4000;
  CFG3 \ExpansionID1_1_fast_RNII1BN[8]  (
	.A(ExpansionID1_1_fast_Z[11]),
	.B(ExpansionID1_1_fast_Z[8]),
	.C(ExpansionID1_1_fast_Z[14]),
	.Y(m7_1_1_0)
);
defparam \ExpansionID1_1_fast_RNII1BN[8] .INIT=8'h10;
  CFG4 \ExpansionID0_1_fast_RNI6GG91[10]  (
	.A(ExpansionID0_1_fast_Z[13]),
	.B(ExpansionID0_1_fast_Z[10]),
	.C(m7_2_1_0),
	.D(m5_2_0),
	.Y(un10_intexp0mux_i)
);
defparam \ExpansionID0_1_fast_RNI6GG91[10] .INIT=16'h4000;
  CFG3 \ExpansionID0_1_fast_RNIF1FG[8]  (
	.A(ExpansionID0_1_fast_Z[11]),
	.B(ExpansionID0_1_fast_Z[8]),
	.C(ExpansionID0_1_fast_Z[14]),
	.Y(m7_2_1_0)
);
defparam \ExpansionID0_1_fast_RNIF1FG[8] .INIT=8'h10;
  CFG4 \ExpansionID0_1_RNI4U921[10]  (
	.A(ExpansionID0[13]),
	.B(ExpansionID0[10]),
	.C(m11_2_1),
	.D(m5_2_0),
	.Y(un6_intexp0mux_i)
);
defparam \ExpansionID0_1_RNI4U921[10] .INIT=16'h1000;
  CFG2 \ExpansionID0_1_fast_RNI7CI8[11]  (
	.A(ExpansionID0_1_fast_Z[11]),
	.B(ExpansionID0_1_fast_Z[14]),
	.Y(m11_2_1)
);
defparam \ExpansionID0_1_fast_RNI7CI8[11] .INIT=4'h4;
  CFG4 \ExpansionID1_1_RNIB0JV1[10]  (
	.A(ExpansionID1[13]),
	.B(ExpansionID1[10]),
	.C(m11_1_1),
	.D(m5_1_0),
	.Y(un4_intexp1mux_i)
);
defparam \ExpansionID1_1_RNIB0JV1[10] .INIT=16'h1000;
  CFG2 \ExpansionID1_1_fast_RNI921M[11]  (
	.A(ExpansionID1_1_fast_Z[11]),
	.B(ExpansionID1_1_fast_Z[14]),
	.Y(m11_1_1)
);
defparam \ExpansionID1_1_fast_RNI921M[11] .INIT=4'h4;
  CFG4 \ExpansionID2_1_RNII2SC1[10]  (
	.A(ExpansionID2[13]),
	.B(ExpansionID2[10]),
	.C(m11_0_1),
	.D(m5_0_0),
	.Y(un4_intexp2mux_i)
);
defparam \ExpansionID2_1_RNII2SC1[10] .INIT=16'h1000;
  CFG2 \ExpansionID2_1_fast_RNIBOF3[11]  (
	.A(ExpansionID2_1_fast_Z[11]),
	.B(ExpansionID2_1_fast_Z[14]),
	.Y(m11_0_1)
);
defparam \ExpansionID2_1_fast_RNIBOF3[11] .INIT=4'h4;
  CFG3 \ExpansionID3_1_fast_RNI6ODP[12]  (
	.A(ExpansionID3_1_fast_Z[15]),
	.B(ExpansionID3_1_fast_Z[13]),
	.C(ExpansionID3_1_fast_Z[12]),
	.Y(g0_5)
);
defparam \ExpansionID3_1_fast_RNI6ODP[12] .INIT=8'h01;
  CFG3 \ExpansionID3_1_fast_RNIN03L[8]  (
	.A(ExpansionID3_1_fast_Z[10]),
	.B(ExpansionID3_1_fast_Z[14]),
	.C(ExpansionID3_1_fast_Z[8]),
	.Y(g0_4_0)
);
defparam \ExpansionID3_1_fast_RNIN03L[8] .INIT=8'h08;
  CFG4 \ExpansionID3_1_RNIC4OG1[13]  (
	.A(ExpansionID3[14]),
	.B(g0_4),
	.C(ExpansionID3[13]),
	.D(ExpansionID3[9]),
	.Y(un4_intexp3mux_i)
);
defparam \ExpansionID3_1_RNIC4OG1[13] .INIT=16'h0008;
  CFG4 \ExpansionID3_1_fast_RNIOQS11[10]  (
	.A(ExpansionID3_1_fast_Z[15]),
	.B(ExpansionID3_1_fast_Z[12]),
	.C(ExpansionID3_1_fast_Z[11]),
	.D(ExpansionID3_1_fast_Z[10]),
	.Y(g0_4)
);
defparam \ExpansionID3_1_fast_RNIOQS11[10] .INIT=16'h0001;
  CFG2 \ExpansionID3_1_fast_RNIA7SE[9]  (
	.A(ExpansionID3[8]),
	.B(ExpansionID3_1_fast_Z[9]),
	.Y(m10_0)
);
defparam \ExpansionID3_1_fast_RNIA7SE[9] .INIT=4'h4;
// @21:107
  CFG2 ShiftEnable_1_sqmuxa_0_a3_0_a2 (
	.A(State_Z[1]),
	.B(ShiftComplete_Z),
	.Y(ShiftEnable_1_sqmuxa)
);
defparam ShiftEnable_1_sqmuxa_0_a3_0_a2.INIT=4'h2;
// @21:79
  CFG2 \State_srsts_i_0_o2_0[1]  (
	.A(SlowEnable),
	.B(ShiftComplete_Z),
	.Y(N_1240)
);
defparam \State_srsts_i_0_o2_0[1] .INIT=4'h7;
// @37:265
  CFG2 \State_i_RNIEJ2F[5]  (
	.A(SysRESET),
	.B(State_i_Z[5]),
	.Y(N_2217)
);
defparam \State_i_RNIEJ2F[5] .INIT=4'h4;
  CFG3 \ExpansionID2_1_fast_RNIEMI2[10]  (
	.A(ExpansionID2_1_fast_Z[10]),
	.B(ExpansionID2[8]),
	.C(ExpansionID2[9]),
	.Y(m10_0_1)
);
defparam \ExpansionID2_1_fast_RNIEMI2[10] .INIT=8'h10;
  CFG3 \ExpansionID1_1_fast_RNIB17N[10]  (
	.A(ExpansionID1_1_fast_Z[10]),
	.B(ExpansionID1[8]),
	.C(ExpansionID1[9]),
	.Y(m10_1_1)
);
defparam \ExpansionID1_1_fast_RNIB17N[10] .INIT=8'h10;
  CFG3 \ExpansionID0_1_fast_RNI8CRR[10]  (
	.A(ExpansionID0_1_fast_Z[10]),
	.B(ExpansionID0[8]),
	.C(ExpansionID0[9]),
	.Y(m10_2_1)
);
defparam \ExpansionID0_1_fast_RNI8CRR[10] .INIT=8'h10;
  CFG3 \ExpansionID2_1_fast_RNIO47E[12]  (
	.A(ExpansionID2_1_fast_Z[15]),
	.B(ExpansionID2_1_fast_Z[12]),
	.C(ExpansionID2_1_fast_Z[9]),
	.Y(m5_0_0)
);
defparam \ExpansionID2_1_fast_RNIO47E[12] .INIT=8'h01;
  CFG3 \ExpansionID1_1_fast_RNIL4BN[9]  (
	.A(ExpansionID1_1_fast_Z[15]),
	.B(ExpansionID1_1_fast_Z[12]),
	.C(ExpansionID1_1_fast_Z[9]),
	.Y(m5_1_0)
);
defparam \ExpansionID1_1_fast_RNIL4BN[9] .INIT=8'h01;
  CFG3 \ExpansionID0_1_fast_RNII4FG[12]  (
	.A(ExpansionID0_1_fast_Z[15]),
	.B(ExpansionID0_1_fast_Z[12]),
	.C(ExpansionID0_1_fast_Z[9]),
	.Y(m5_2_0)
);
defparam \ExpansionID0_1_fast_RNII4FG[12] .INIT=8'h01;
// @21:144
  CFG3 un16_count_4 (
	.A(Count_Z[0]),
	.B(SlowEnable),
	.C(Count_Z[1]),
	.Y(un16_count_4_Z)
);
defparam un16_count_4.INIT=8'h80;
// @21:144
  CFG4 un16_count_3 (
	.A(Count_Z[5]),
	.B(Count_Z[4]),
	.C(Count_Z[3]),
	.D(Count_Z[2]),
	.Y(un16_count_3_Z)
);
defparam un16_count_3.INIT=16'h8000;
  CFG3 \ExpansionID2_1_fast_RNI74TS[13]  (
	.A(ExpansionID2[11]),
	.B(ExpansionID2_1_fast_Z[13]),
	.C(ExpansionID2[14]),
	.Y(m7_0_1)
);
defparam \ExpansionID2_1_fast_RNI74TS[13] .INIT=8'h10;
  CFG3 \ExpansionID1_1_fast_RNI4D7T[13]  (
	.A(ExpansionID1[11]),
	.B(ExpansionID1_1_fast_Z[13]),
	.C(ExpansionID1[14]),
	.Y(m7_1_1)
);
defparam \ExpansionID1_1_fast_RNI4D7T[13] .INIT=8'h10;
  CFG3 \ExpansionID0_1_fast_RNI1MHD[13]  (
	.A(ExpansionID0[11]),
	.B(ExpansionID0_1_fast_Z[13]),
	.C(ExpansionID0[14]),
	.Y(m7_2_1)
);
defparam \ExpansionID0_1_fast_RNI1MHD[13] .INIT=8'h10;
// @21:151
  CFG3 un30_shiftenable_0_a2 (
	.A(SlowEnable),
	.B(Exp_ID_CLK),
	.C(N_154_i_1),
	.Y(un30_shiftenable_0_a2_Z)
);
defparam un30_shiftenable_0_a2.INIT=8'h20;
// @21:79
  CFG3 \State_srsts_i_0_a2[1]  (
	.A(State_Z[1]),
	.B(SlowEnable),
	.C(State_Z[2]),
	.Y(N_1469)
);
defparam \State_srsts_i_0_a2[1] .INIT=8'h15;
// @21:129
  CFG3 OutputClock_2 (
	.A(SlowEnable),
	.B(Exp_ID_CLK),
	.C(N_154_i_1),
	.Y(OutputClock_2_Z)
);
defparam OutputClock_2.INIT=8'h60;
// @37:265
  CFG4 OutputClock_RNIC3121 (
	.A(State_i_Z[5]),
	.B(SlowEnable),
	.C(Exp_ID_CLK),
	.D(N_154_i_1),
	.Y(Counte)
);
defparam OutputClock_RNIC3121.INIT=16'hD5FF;
// @23:111
  CFG2 \ExpansionID0_1_fast_RNIAEQB2[10]  (
	.A(un6_intexp0mux_i),
	.B(un10_intexp0mux_i),
	.Y(Exp0Mux[0])
);
defparam \ExpansionID0_1_fast_RNIAEQB2[10] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID0_1_RNIU36S2[12]  (
	.A(un8_intexp0mux_i),
	.B(un10_intexp0mux_i),
	.Y(Exp0Mux[1])
);
defparam \ExpansionID0_1_RNIU36S2[12] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID1_1_RNIP6A44[10]  (
	.A(un4_intexp1mux_i),
	.B(un8_intexp1mux_i),
	.Y(Exp1Mux[0])
);
defparam \ExpansionID1_1_RNIP6A44[10] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID1_1_RNIEICB4[12]  (
	.A(un6_intexp1mux_i),
	.B(un8_intexp1mux_i),
	.Y(Exp1Mux[1])
);
defparam \ExpansionID1_1_RNIEICB4[12] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID2_1_fast_RNI8VPC2[10]  (
	.A(un4_intexp2mux_i),
	.B(un8_intexp2mux_i),
	.Y(Exp2Mux[0])
);
defparam \ExpansionID2_1_fast_RNI8VPC2[10] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID2_1_RNIU0JQ2[12]  (
	.A(un6_intexp2mux_i),
	.B(un8_intexp2mux_i),
	.Y(Exp2Mux[1])
);
defparam \ExpansionID2_1_RNIU0JQ2[12] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID3_1_RNIANSB3[13]  (
	.A(un4_intexp3mux_i),
	.B(un8_intexp3mux_i),
	.Y(Exp3Mux[0])
);
defparam \ExpansionID3_1_RNIANSB3[13] .INIT=4'hE;
// @23:111
  CFG2 \ExpansionID3_1_RNIE2PS2[10]  (
	.A(un6_intexp3mux_i),
	.B(un8_intexp3mux_i),
	.Y(Exp3Mux[1])
);
defparam \ExpansionID3_1_RNIE2PS2[10] .INIT=4'hE;
// @21:79
  CFG3 Exp_ID_LOAD_RNO (
	.A(State_Z[1]),
	.B(State_i_Z[5]),
	.C(State_Z[2]),
	.Y(N_65_i)
);
defparam Exp_ID_LOAD_RNO.INIT=8'hFB;
// @21:79
  CFG3 \State_i_RNO[5]  (
	.A(State_i_Z[5]),
	.B(SlowEnable),
	.C(SysRESET),
	.Y(N_49_i)
);
defparam \State_i_RNO[5] .INIT=8'h0E;
// @21:79
  CFG4 \State_RNO[2]  (
	.A(State_Z[2]),
	.B(State_Z[3]),
	.C(SysRESET),
	.D(SlowEnable),
	.Y(N_38_i)
);
defparam \State_RNO[2] .INIT=16'h0C0A;
// @21:79
  CFG4 \State_RNO[3]  (
	.A(State_Z[3]),
	.B(State_Z[4]),
	.C(SysRESET),
	.D(SlowEnable),
	.Y(N_36_i)
);
defparam \State_RNO[3] .INIT=16'h0C0A;
// @21:79
  CFG4 \State_RNO[4]  (
	.A(State_Z[4]),
	.B(State_i_Z[5]),
	.C(SlowEnable),
	.D(SysRESET),
	.Y(N_34_i)
);
defparam \State_RNO[4] .INIT=16'h003A;
  CFG4 \ExpansionID1_1_RNI0CL62[12]  (
	.A(ExpansionID1[15]),
	.B(ExpansionID1[12]),
	.C(m10_1_1),
	.D(m7_1_1),
	.Y(un6_intexp1mux_i)
);
defparam \ExpansionID1_1_RNI0CL62[12] .INIT=16'h1000;
  CFG4 \ExpansionID0_1_RNIOJLI1[12]  (
	.A(ExpansionID0[15]),
	.B(ExpansionID0[12]),
	.C(m10_2_1),
	.D(m7_2_1),
	.Y(un8_intexp0mux_i)
);
defparam \ExpansionID0_1_RNIOJLI1[12] .INIT=16'h1000;
  CFG4 \ExpansionID2_1_RNI84LQ1[12]  (
	.A(ExpansionID2[15]),
	.B(ExpansionID2[12]),
	.C(m10_0_1),
	.D(m7_0_1),
	.Y(un6_intexp2mux_i)
);
defparam \ExpansionID2_1_RNI84LQ1[12] .INIT=16'h1000;
// @21:129
  CFG4 ShiftComplete_0 (
	.A(N_154_i_1),
	.B(ShiftComplete_Z),
	.C(un16_count_4_Z),
	.D(un16_count_3_Z),
	.Y(ShiftComplete_0_Z)
);
defparam ShiftComplete_0.INIT=16'hF888;
// @21:79
  CFG4 Exp_ID_LATCH_2_0_a2 (
	.A(State_Z[4]),
	.B(Exp_ID_LATCH_1z),
	.C(SerialMemoryClockEnableCountere),
	.D(N_2217),
	.Y(N_1872)
);
defparam Exp_ID_LATCH_2_0_a2.INIT=16'h4C0C;
// @21:79
  CFG4 ShiftEnable_RNO_0 (
	.A(State_Z[1]),
	.B(DiscoveryComplete),
	.C(N_2217),
	.D(SerialMemoryClockEnableCountere),
	.Y(N_197_i)
);
defparam ShiftEnable_RNO_0.INIT=16'hEF00;
// @21:79
  CFG4 Exp_ID_LOAD_RNO_1 (
	.A(State_Z[2]),
	.B(State_Z[3]),
	.C(SerialMemoryClockEnableCountere),
	.D(N_2217),
	.Y(N_200_i)
);
defparam Exp_ID_LOAD_RNO_1.INIT=16'hE0F0;
// @21:79
  CFG4 Exp_ID_LATCH_2_0 (
	.A(SlowEnable),
	.B(State_i_Z[5]),
	.C(N_1872),
	.D(SysRESET),
	.Y(Exp_ID_LATCH_2_0_Z)
);
defparam Exp_ID_LATCH_2_0.INIT=16'hF0F2;
// @21:79
  CFG4 \State_RNO[0]  (
	.A(DiscoveryComplete),
	.B(State_Z[1]),
	.C(N_1240),
	.D(SysRESET),
	.Y(N_42_i)
);
defparam \State_RNO[0] .INIT=16'h00AE;
// @21:79
  CFG4 \State_RNO[1]  (
	.A(N_1469),
	.B(N_1240),
	.C(State_Z[2]),
	.D(SysRESET),
	.Y(N_40_i)
);
defparam \State_RNO[1] .INIT=16'h0054;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DiscoverExpansionID */

module DiscoverID (
  Exp0Mux,
  Exp1Mux,
  Exp2Mux,
  Exp3Mux,
  discoverIdDataOut,
  ControlID,
  ExtADDR_c_0,
  ExtADDR_c_2,
  ExtADDR_c_4,
  ExpOldAP2,
  Exp_ID_LOAD,
  Exp_ID_DATA_c,
  Exp_ID_LATCH,
  Exp_ID_CLK,
  M_Card_ID_LOAD_c,
  SysClk,
  SysRESET_i,
  SysRESET,
  M_Card_ID_LATCH_c,
  M_Card_ID_CLK_c,
  SysRESET_arst_i,
  M_Card_ID_DATA_c,
  SlowEnable,
  SerialMemoryClockEnableCountere,
  ANLGPresent_i_i,
  DiscoveryComplete,
  N_1544,
  N_1904,
  Expansion4IDRead,
  N_1020,
  un3_latencycounterread_0_o2_0,
  RD_L_c,
  WR_L_c,
  ANLGPresent,
  N_1027,
  N_1063,
  un7_data_i_2,
  N_2019,
  N_1144,
  FPGAIDRead,
  N_1502
)
;
output [1:0] Exp0Mux ;
output [1:0] Exp1Mux ;
output [1:0] Exp2Mux ;
output [1:0] Exp3Mux ;
output [16:0] discoverIdDataOut ;
output [15:9] ControlID ;
input ExtADDR_c_0 ;
input ExtADDR_c_2 ;
input ExtADDR_c_4 ;
output [3:0] ExpOldAP2 ;
output Exp_ID_LOAD ;
input Exp_ID_DATA_c ;
output Exp_ID_LATCH ;
output Exp_ID_CLK ;
output M_Card_ID_LOAD_c ;
input SysClk ;
input SysRESET_i ;
input SysRESET ;
output M_Card_ID_LATCH_c ;
output M_Card_ID_CLK_c ;
input SysRESET_arst_i ;
input M_Card_ID_DATA_c ;
input SlowEnable ;
input SerialMemoryClockEnableCountere ;
output ANLGPresent_i_i ;
output DiscoveryComplete ;
input N_1544 ;
input N_1904 ;
input Expansion4IDRead ;
input N_1020 ;
input un3_latencycounterread_0_o2_0 ;
input RD_L_c ;
input WR_L_c ;
output ANLGPresent ;
input N_1027 ;
input N_1063 ;
input un7_data_i_2 ;
output N_2019 ;
output N_1144 ;
input FPGAIDRead ;
output N_1502 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_2 ;
wire ExtADDR_c_4 ;
wire Exp_ID_LOAD ;
wire Exp_ID_DATA_c ;
wire Exp_ID_LATCH ;
wire Exp_ID_CLK ;
wire M_Card_ID_LOAD_c ;
wire SysClk ;
wire SysRESET_i ;
wire SysRESET ;
wire M_Card_ID_LATCH_c ;
wire M_Card_ID_CLK_c ;
wire SysRESET_arst_i ;
wire M_Card_ID_DATA_c ;
wire SlowEnable ;
wire SerialMemoryClockEnableCountere ;
wire ANLGPresent_i_i ;
wire DiscoveryComplete ;
wire N_1544 ;
wire N_1904 ;
wire Expansion4IDRead ;
wire N_1020 ;
wire un3_latencycounterread_0_o2_0 ;
wire RD_L_c ;
wire WR_L_c ;
wire ANLGPresent ;
wire N_1027 ;
wire N_1063 ;
wire un7_data_i_2 ;
wire N_2019 ;
wire N_1144 ;
wire FPGAIDRead ;
wire N_1502 ;
wire [16:0] discoverIdDataOut_1_Z;
wire [16:0] ControlID_Z;
wire [15:0] discoverIdDataOut_1_m2_2_Z;
wire [15:0] ExpansionID3;
wire [15:0] discoverIdDataOut_1_m2_Z;
wire [15:0] ExpansionID2;
wire [15:0] ExpansionID0;
wire [15:0] ExpansionID1;
wire N_1764 ;
wire N_137 ;
wire discoverIdDataOut_1_sm3 ;
wire N_1741 ;
wire un24_expoldap2_1_Z ;
wire un2_expoldap2_1_Z ;
wire un14_expoldap2_1_Z ;
wire un33_expoldap2_1_Z ;
wire un6_intexp0mux_i ;
wire un4_intexp1mux_i ;
wire un4_intexp2mux_i ;
wire un4_intexp3mux_i ;
wire N_772 ;
wire GND ;
wire VCC ;
// @37:281
  CFG4 \discoverIdDataOut_1[9]  (
	.A(N_1502),
	.B(ControlID[9]),
	.C(FPGAIDRead),
	.D(discoverIdDataOut_1_Z[9]),
	.Y(discoverIdDataOut[9])
);
defparam \discoverIdDataOut_1[9] .INIT=16'hFFF8;
  CFG4 \discoverIdDataOut_1_1_RNO[16]  (
	.A(FPGAIDRead),
	.B(N_1144),
	.C(N_2019),
	.D(un7_data_i_2),
	.Y(N_1764)
);
defparam \discoverIdDataOut_1_1_RNO[16] .INIT=16'h0045;
// @37:281
  CFG3 discoverIdDataOut_1_ss3_i_i_a2_0 (
	.A(ExtADDR_c_0),
	.B(ExtADDR_c_2),
	.C(N_1063),
	.Y(N_2019)
);
defparam discoverIdDataOut_1_ss3_i_i_a2_0.INIT=8'h01;
// @37:281
  CFG4 \discoverIdDataOut_1[16]  (
	.A(discoverIdDataOut_1_Z[16]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[16]),
	.Y(discoverIdDataOut[16])
);
defparam \discoverIdDataOut_1[16] .INIT=16'hFAEA;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[9]  (
	.A(un7_data_i_2),
	.B(N_1741),
	.C(discoverIdDataOut_1_m2_2_Z[9]),
	.D(ExpansionID3[9]),
	.Y(discoverIdDataOut_1_m2_Z[9])
);
defparam \discoverIdDataOut_1_m2[9] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[0]  (
	.A(un7_data_i_2),
	.B(N_1741),
	.C(discoverIdDataOut_1_m2_2_Z[0]),
	.D(ExpansionID3[0]),
	.Y(discoverIdDataOut_1_m2_Z[0])
);
defparam \discoverIdDataOut_1_m2[0] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[3]  (
	.A(un7_data_i_2),
	.B(N_1741),
	.C(discoverIdDataOut_1_m2_2_Z[3]),
	.D(ExpansionID3[3]),
	.Y(discoverIdDataOut_1_m2_Z[3])
);
defparam \discoverIdDataOut_1_m2[3] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[6]  (
	.A(un7_data_i_2),
	.B(N_1741),
	.C(discoverIdDataOut_1_m2_2_Z[6]),
	.D(ExpansionID3[6]),
	.Y(discoverIdDataOut_1_m2_Z[6])
);
defparam \discoverIdDataOut_1_m2[6] .INIT=16'hF1F0;
// @37:329
  CFG2 un24_expoldap2_1 (
	.A(ExpansionID2[2]),
	.B(ExpansionID2[3]),
	.Y(un24_expoldap2_1_Z)
);
defparam un24_expoldap2_1.INIT=4'h1;
// @37:327
  CFG2 un2_expoldap2_1 (
	.A(ExpansionID0[2]),
	.B(ExpansionID0[3]),
	.Y(un2_expoldap2_1_Z)
);
defparam un2_expoldap2_1.INIT=4'h1;
// @37:328
  CFG2 un14_expoldap2_1 (
	.A(ExpansionID1[2]),
	.B(ExpansionID1[3]),
	.Y(un14_expoldap2_1_Z)
);
defparam un14_expoldap2_1.INIT=4'h1;
// @37:330
  CFG2 un33_expoldap2_1 (
	.A(ExpansionID3[2]),
	.B(ExpansionID3[3]),
	.Y(un33_expoldap2_1_Z)
);
defparam un33_expoldap2_1.INIT=4'h1;
// @37:327
  CFG4 un2_expoldap2 (
	.A(ExpansionID0[0]),
	.B(ExpansionID0[1]),
	.C(un2_expoldap2_1_Z),
	.D(un6_intexp0mux_i),
	.Y(ExpOldAP2[0])
);
defparam un2_expoldap2.INIT=16'h1000;
// @37:328
  CFG4 un14_expoldap2 (
	.A(ExpansionID1[1]),
	.B(ExpansionID1[0]),
	.C(un14_expoldap2_1_Z),
	.D(un4_intexp1mux_i),
	.Y(ExpOldAP2[1])
);
defparam un14_expoldap2.INIT=16'h1000;
// @37:329
  CFG4 un24_expoldap2 (
	.A(ExpansionID2[1]),
	.B(ExpansionID2[0]),
	.C(un24_expoldap2_1_Z),
	.D(un4_intexp2mux_i),
	.Y(ExpOldAP2[2])
);
defparam un24_expoldap2.INIT=16'h1000;
// @37:330
  CFG4 un33_expoldap2 (
	.A(ExpansionID3[1]),
	.B(ExpansionID3[0]),
	.C(un33_expoldap2_1_Z),
	.D(un4_intexp3mux_i),
	.Y(ExpOldAP2[3])
);
defparam un33_expoldap2.INIT=16'h1000;
// @37:307
  CFG3 un4_anlgpresent_0_a2 (
	.A(ControlID[9]),
	.B(N_1027),
	.C(ControlID[10]),
	.Y(ANLGPresent)
);
defparam un4_anlgpresent_0_a2.INIT=8'h10;
// @37:281
  CFG4 discoverIdDataOut_1_ss3_i_i_o2 (
	.A(WR_L_c),
	.B(RD_L_c),
	.C(ExtADDR_c_4),
	.D(un3_latencycounterread_0_o2_0),
	.Y(N_1144)
);
defparam discoverIdDataOut_1_ss3_i_i_o2.INIT=16'hFFFD;
// @37:281
  CFG3 \discoverIdDataOut_1_m4_0_0[16]  (
	.A(N_2019),
	.B(N_1144),
	.C(FPGAIDRead),
	.Y(N_137)
);
defparam \discoverIdDataOut_1_m4_0_0[16] .INIT=8'hF2;
// @37:281
  CFG4 discoverIdDataOut_1_ss0_i_a2 (
	.A(N_1144),
	.B(N_1063),
	.C(N_1020),
	.D(Expansion4IDRead),
	.Y(N_1741)
);
defparam discoverIdDataOut_1_ss0_i_a2.INIT=16'h00FE;
// @37:281
  CFG4 discoverIdDataOut_1s2_0_a2 (
	.A(WR_L_c),
	.B(N_1904),
	.C(N_1063),
	.D(ExtADDR_c_2),
	.Y(N_1502)
);
defparam discoverIdDataOut_1s2_0_a2.INIT=16'h0800;
// @37:281
  CFG2 discoverIdDataOut_1_ss0_i (
	.A(N_1544),
	.B(N_1741),
	.Y(N_772)
);
defparam discoverIdDataOut_1_ss0_i.INIT=4'hE;
// @37:281
  CFG2 discoverIdDataOut_1s2_0 (
	.A(FPGAIDRead),
	.B(N_1502),
	.Y(discoverIdDataOut_1_sm3)
);
defparam discoverIdDataOut_1s2_0.INIT=4'hE;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[0]  (
	.A(un7_data_i_2),
	.B(N_1544),
	.C(ExpansionID2[0]),
	.D(ExpansionID1[0]),
	.Y(discoverIdDataOut_1_m2_2_Z[0])
);
defparam \discoverIdDataOut_1_m2_2[0] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[9]  (
	.A(un7_data_i_2),
	.B(N_1544),
	.C(ExpansionID2[9]),
	.D(ExpansionID1[9]),
	.Y(discoverIdDataOut_1_m2_2_Z[9])
);
defparam \discoverIdDataOut_1_m2_2[9] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[6]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[6]),
	.D(ExpansionID1[6]),
	.Y(discoverIdDataOut_1_m2_2_Z[6])
);
defparam \discoverIdDataOut_1_m2_2[6] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[4]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[4]),
	.D(ExpansionID1[4]),
	.Y(discoverIdDataOut_1_m2_2_Z[4])
);
defparam \discoverIdDataOut_1_m2_2[4] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[3]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[3]),
	.D(ExpansionID1[3]),
	.Y(discoverIdDataOut_1_m2_2_Z[3])
);
defparam \discoverIdDataOut_1_m2_2[3] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[15]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[15]),
	.D(ExpansionID1[15]),
	.Y(discoverIdDataOut_1_m2_2_Z[15])
);
defparam \discoverIdDataOut_1_m2_2[15] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[8]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[8]),
	.D(ExpansionID1[8]),
	.Y(discoverIdDataOut_1_m2_2_Z[8])
);
defparam \discoverIdDataOut_1_m2_2[8] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[13]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[13]),
	.D(ExpansionID1[13]),
	.Y(discoverIdDataOut_1_m2_2_Z[13])
);
defparam \discoverIdDataOut_1_m2_2[13] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[2]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[2]),
	.D(ExpansionID1[2]),
	.Y(discoverIdDataOut_1_m2_2_Z[2])
);
defparam \discoverIdDataOut_1_m2_2[2] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[1]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[1]),
	.D(ExpansionID1[1]),
	.Y(discoverIdDataOut_1_m2_2_Z[1])
);
defparam \discoverIdDataOut_1_m2_2[1] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[5]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[5]),
	.D(ExpansionID1[5]),
	.Y(discoverIdDataOut_1_m2_2_Z[5])
);
defparam \discoverIdDataOut_1_m2_2[5] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[10]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[10]),
	.D(ExpansionID1[10]),
	.Y(discoverIdDataOut_1_m2_2_Z[10])
);
defparam \discoverIdDataOut_1_m2_2[10] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[14]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[14]),
	.D(ExpansionID1[14]),
	.Y(discoverIdDataOut_1_m2_2_Z[14])
);
defparam \discoverIdDataOut_1_m2_2[14] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[12]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[12]),
	.D(ExpansionID1[12]),
	.Y(discoverIdDataOut_1_m2_2_Z[12])
);
defparam \discoverIdDataOut_1_m2_2[12] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[11]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[11]),
	.D(ExpansionID1[11]),
	.Y(discoverIdDataOut_1_m2_2_Z[11])
);
defparam \discoverIdDataOut_1_m2_2[11] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_m2_2[7]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(ExpansionID2[7]),
	.D(ExpansionID1[7]),
	.Y(discoverIdDataOut_1_m2_2_Z[7])
);
defparam \discoverIdDataOut_1_m2_2[7] .INIT=16'hA280;
// @37:281
  CFG4 \discoverIdDataOut_1_1[16]  (
	.A(N_1764),
	.B(N_1741),
	.C(DiscoveryComplete),
	.D(discoverIdDataOut_1_sm3),
	.Y(discoverIdDataOut_1_Z[16])
);
defparam \discoverIdDataOut_1_1[16] .INIT=16'h0070;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[4]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[4]),
	.D(ExpansionID3[4]),
	.Y(discoverIdDataOut_1_m2_Z[4])
);
defparam \discoverIdDataOut_1_m2[4] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[15]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[15]),
	.D(ExpansionID3[15]),
	.Y(discoverIdDataOut_1_m2_Z[15])
);
defparam \discoverIdDataOut_1_m2[15] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[8]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[8]),
	.D(ExpansionID3[8]),
	.Y(discoverIdDataOut_1_m2_Z[8])
);
defparam \discoverIdDataOut_1_m2[8] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[13]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[13]),
	.D(ExpansionID3[13]),
	.Y(discoverIdDataOut_1_m2_Z[13])
);
defparam \discoverIdDataOut_1_m2[13] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[2]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[2]),
	.D(ExpansionID3[2]),
	.Y(discoverIdDataOut_1_m2_Z[2])
);
defparam \discoverIdDataOut_1_m2[2] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[1]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[1]),
	.D(ExpansionID3[1]),
	.Y(discoverIdDataOut_1_m2_Z[1])
);
defparam \discoverIdDataOut_1_m2[1] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[5]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[5]),
	.D(ExpansionID3[5]),
	.Y(discoverIdDataOut_1_m2_Z[5])
);
defparam \discoverIdDataOut_1_m2[5] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[10]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[10]),
	.D(ExpansionID3[10]),
	.Y(discoverIdDataOut_1_m2_Z[10])
);
defparam \discoverIdDataOut_1_m2[10] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[14]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[14]),
	.D(ExpansionID3[14]),
	.Y(discoverIdDataOut_1_m2_Z[14])
);
defparam \discoverIdDataOut_1_m2[14] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[12]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[12]),
	.D(ExpansionID3[12]),
	.Y(discoverIdDataOut_1_m2_Z[12])
);
defparam \discoverIdDataOut_1_m2[12] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[11]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[11]),
	.D(ExpansionID3[11]),
	.Y(discoverIdDataOut_1_m2_Z[11])
);
defparam \discoverIdDataOut_1_m2[11] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_m2[7]  (
	.A(un7_data_i_2),
	.B(N_772),
	.C(discoverIdDataOut_1_m2_2_Z[7]),
	.D(ExpansionID3[7]),
	.Y(discoverIdDataOut_1_m2_Z[7])
);
defparam \discoverIdDataOut_1_m2[7] .INIT=16'hF1F0;
// @37:281
  CFG4 \discoverIdDataOut_1_1[9]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[9]),
	.D(ExpansionID0[9]),
	.Y(discoverIdDataOut_1_Z[9])
);
defparam \discoverIdDataOut_1_1[9] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[0]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[0]),
	.D(ExpansionID0[0]),
	.Y(discoverIdDataOut_1_Z[0])
);
defparam \discoverIdDataOut_1_1[0] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[6]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[6]),
	.D(ExpansionID0[6]),
	.Y(discoverIdDataOut_1_Z[6])
);
defparam \discoverIdDataOut_1_1[6] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[3]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[3]),
	.D(ExpansionID0[3]),
	.Y(discoverIdDataOut_1_Z[3])
);
defparam \discoverIdDataOut_1_1[3] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[10]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[10]),
	.D(ExpansionID0[10]),
	.Y(discoverIdDataOut_1_Z[10])
);
defparam \discoverIdDataOut_1_1[10] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[11]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[11]),
	.D(ExpansionID0[11]),
	.Y(discoverIdDataOut_1_Z[11])
);
defparam \discoverIdDataOut_1_1[11] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[1]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[1]),
	.D(ExpansionID0[1]),
	.Y(discoverIdDataOut_1_Z[1])
);
defparam \discoverIdDataOut_1_1[1] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[5]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[5]),
	.D(ExpansionID0[5]),
	.Y(discoverIdDataOut_1_Z[5])
);
defparam \discoverIdDataOut_1_1[5] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[7]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[7]),
	.D(ExpansionID0[7]),
	.Y(discoverIdDataOut_1_Z[7])
);
defparam \discoverIdDataOut_1_1[7] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[14]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[14]),
	.D(ExpansionID0[14]),
	.Y(discoverIdDataOut_1_Z[14])
);
defparam \discoverIdDataOut_1_1[14] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1[0]  (
	.A(discoverIdDataOut_1_Z[0]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[0]),
	.Y(discoverIdDataOut[0])
);
defparam \discoverIdDataOut_1[0] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1_1[15]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[15]),
	.D(ExpansionID0[15]),
	.Y(discoverIdDataOut_1_Z[15])
);
defparam \discoverIdDataOut_1_1[15] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[8]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[8]),
	.D(ExpansionID0[8]),
	.Y(discoverIdDataOut_1_Z[8])
);
defparam \discoverIdDataOut_1_1[8] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[2]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[2]),
	.D(ExpansionID0[2]),
	.Y(discoverIdDataOut_1_Z[2])
);
defparam \discoverIdDataOut_1_1[2] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[13]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[13]),
	.D(ExpansionID0[13]),
	.Y(discoverIdDataOut_1_Z[13])
);
defparam \discoverIdDataOut_1_1[13] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1_1[4]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[4]),
	.D(ExpansionID0[4]),
	.Y(discoverIdDataOut_1_Z[4])
);
defparam \discoverIdDataOut_1_1[4] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1[6]  (
	.A(discoverIdDataOut_1_Z[6]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[6]),
	.Y(discoverIdDataOut[6])
);
defparam \discoverIdDataOut_1[6] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[3]  (
	.A(discoverIdDataOut_1_Z[3]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[3]),
	.Y(discoverIdDataOut[3])
);
defparam \discoverIdDataOut_1[3] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1_1[12]  (
	.A(N_137),
	.B(discoverIdDataOut_1_sm3),
	.C(discoverIdDataOut_1_m2_Z[12]),
	.D(ExpansionID0[12]),
	.Y(discoverIdDataOut_1_Z[12])
);
defparam \discoverIdDataOut_1_1[12] .INIT=16'h3210;
// @37:281
  CFG4 \discoverIdDataOut_1[10]  (
	.A(discoverIdDataOut_1_Z[10]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID[10]),
	.Y(discoverIdDataOut[10])
);
defparam \discoverIdDataOut_1[10] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[11]  (
	.A(discoverIdDataOut_1_Z[11]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID[11]),
	.Y(discoverIdDataOut[11])
);
defparam \discoverIdDataOut_1[11] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[1]  (
	.A(discoverIdDataOut_1_Z[1]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[1]),
	.Y(discoverIdDataOut[1])
);
defparam \discoverIdDataOut_1[1] .INIT=16'hFAEA;
// @37:281
  CFG4 \discoverIdDataOut_1[5]  (
	.A(discoverIdDataOut_1_Z[5]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[5]),
	.Y(discoverIdDataOut[5])
);
defparam \discoverIdDataOut_1[5] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[7]  (
	.A(discoverIdDataOut_1_Z[7]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[7]),
	.Y(discoverIdDataOut[7])
);
defparam \discoverIdDataOut_1[7] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[14]  (
	.A(discoverIdDataOut_1_Z[14]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID[14]),
	.Y(discoverIdDataOut[14])
);
defparam \discoverIdDataOut_1[14] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[15]  (
	.A(discoverIdDataOut_1_Z[15]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID[15]),
	.Y(discoverIdDataOut[15])
);
defparam \discoverIdDataOut_1[15] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[8]  (
	.A(discoverIdDataOut_1_Z[8]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[8]),
	.Y(discoverIdDataOut[8])
);
defparam \discoverIdDataOut_1[8] .INIT=16'hFAEA;
// @37:281
  CFG4 \discoverIdDataOut_1[2]  (
	.A(discoverIdDataOut_1_Z[2]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[2]),
	.Y(discoverIdDataOut[2])
);
defparam \discoverIdDataOut_1[2] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[13]  (
	.A(discoverIdDataOut_1_Z[13]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID[13]),
	.Y(discoverIdDataOut[13])
);
defparam \discoverIdDataOut_1[13] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[4]  (
	.A(discoverIdDataOut_1_Z[4]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID_Z[4]),
	.Y(discoverIdDataOut[4])
);
defparam \discoverIdDataOut_1[4] .INIT=16'hBAAA;
// @37:281
  CFG4 \discoverIdDataOut_1[12]  (
	.A(discoverIdDataOut_1_Z[12]),
	.B(N_137),
	.C(discoverIdDataOut_1_sm3),
	.D(ControlID[12]),
	.Y(discoverIdDataOut[12])
);
defparam \discoverIdDataOut_1[12] .INIT=16'hBAAA;
// @37:253
  DiscoverControlID DiscCtrlID_1 (
	.ControlID({ControlID_Z[16], ControlID[15:9], ControlID_Z[8:0]}),
	.ANLGPresent_i_i(ANLGPresent_i_i),
	.N_1027(N_1027),
	.SerialMemoryClockEnableCountere(SerialMemoryClockEnableCountere),
	.SlowEnable(SlowEnable),
	.M_Card_ID_DATA_c(M_Card_ID_DATA_c),
	.SysRESET_arst_i(SysRESET_arst_i),
	.M_Card_ID_CLK_c(M_Card_ID_CLK_c),
	.M_Card_ID_LATCH_c(M_Card_ID_LATCH_c),
	.SysRESET(SysRESET),
	.SysRESET_i(SysRESET_i),
	.SysClk(SysClk),
	.M_Card_ID_LOAD_c(M_Card_ID_LOAD_c)
);
// @37:265
  DiscoverExpansionID DiscExpID_1 (
	.Exp3Mux(Exp3Mux[1:0]),
	.Exp2Mux(Exp2Mux[1:0]),
	.Exp1Mux(Exp1Mux[1:0]),
	.Exp0Mux(Exp0Mux[1:0]),
	.ExpansionID0(ExpansionID0[15:0]),
	.ExpansionID1(ExpansionID1[15:0]),
	.ExpansionID2(ExpansionID2[15:0]),
	.ExpansionID3(ExpansionID3[15:0]),
	.SerialMemoryClockEnableCountere(SerialMemoryClockEnableCountere),
	.SlowEnable(SlowEnable),
	.un4_intexp3mux_i(un4_intexp3mux_i),
	.un4_intexp2mux_i(un4_intexp2mux_i),
	.un4_intexp1mux_i(un4_intexp1mux_i),
	.un6_intexp0mux_i(un6_intexp0mux_i),
	.Exp_ID_CLK(Exp_ID_CLK),
	.Exp_ID_LATCH_1z(Exp_ID_LATCH),
	.DiscoveryComplete(DiscoveryComplete),
	.Exp_ID_DATA_c(Exp_ID_DATA_c),
	.SysRESET(SysRESET),
	.SysRESET_i(SysRESET_i),
	.SysClk(SysClk),
	.Exp_ID_LOAD_1z(Exp_ID_LOAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DiscoverID */

module RtdExpIDLED (
  N_1265,
  ExpLEDClk,
  Exp_ID_CLK,
  N_1266,
  ExpLEDLatch,
  Exp_ID_LATCH,
  N_1290,
  ExpLEDOE,
  DiscoveryComplete,
  Exp_ID_LOAD
)
;
output N_1265 ;
input ExpLEDClk ;
input Exp_ID_CLK ;
output N_1266 ;
input ExpLEDLatch ;
input Exp_ID_LATCH ;
output N_1290 ;
input ExpLEDOE ;
input DiscoveryComplete ;
input Exp_ID_LOAD ;
wire N_1265 ;
wire ExpLEDClk ;
wire Exp_ID_CLK ;
wire N_1266 ;
wire ExpLEDLatch ;
wire Exp_ID_LATCH ;
wire N_1290 ;
wire ExpLEDOE ;
wire DiscoveryComplete ;
wire Exp_ID_LOAD ;
wire GND ;
wire VCC ;
// @28:60
  CFG3 Exp_Mxd_ID_LOAD_i_m2 (
	.A(Exp_ID_LOAD),
	.B(DiscoveryComplete),
	.C(ExpLEDOE),
	.Y(N_1290)
);
defparam Exp_Mxd_ID_LOAD_i_m2.INIT=8'hE2;
// @28:60
  CFG3 Exp_Mxd_ID_LATCH_i_m2 (
	.A(Exp_ID_LATCH),
	.B(DiscoveryComplete),
	.C(ExpLEDLatch),
	.Y(N_1266)
);
defparam Exp_Mxd_ID_LATCH_i_m2.INIT=8'hE2;
// @28:60
  CFG3 Exp_Mxd_ID_CLK_i_m2 (
	.A(Exp_ID_CLK),
	.B(DiscoveryComplete),
	.C(ExpLEDClk),
	.Y(N_1265)
);
defparam Exp_Mxd_ID_CLK_i_m2.INIT=8'hE2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RtdExpIDLED */

module CPULED (
  DATA_in,
  cpuLedDataOut_i,
  cpuLedDataOut,
  cpustatleddrive_i,
  CPULEDWrite,
  H1_CLKWR_c,
  SysRESET_arst_i
)
;
input [1:0] DATA_in ;
output [1:0] cpuLedDataOut_i ;
output [1:0] cpuLedDataOut ;
output cpustatleddrive_i ;
input CPULEDWrite ;
input H1_CLKWR_c ;
input SysRESET_arst_i ;
wire cpustatleddrive_i ;
wire CPULEDWrite ;
wire H1_CLKWR_c ;
wire SysRESET_arst_i ;
wire VCC ;
wire GND ;
  CFG1 \CPUStatusLED_RNI42L7[0]  (
	.A(cpuLedDataOut[0]),
	.Y(cpuLedDataOut_i[0])
);
defparam \CPUStatusLED_RNI42L7[0] .INIT=2'h1;
  CFG1 \CPUStatusLED_RNI53L7[1]  (
	.A(cpuLedDataOut[1]),
	.Y(cpuLedDataOut_i[1])
);
defparam \CPUStatusLED_RNI53L7[1] .INIT=2'h1;
// @13:58
  SLE \CPUStatusLED[1]  (
	.Q(cpuLedDataOut[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(CPULEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:58
  SLE \CPUStatusLED[0]  (
	.Q(cpuLedDataOut[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(CPULEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:81
  CFG2 cpustatleddrive (
	.A(cpuLedDataOut[0]),
	.B(cpuLedDataOut[1]),
	.Y(cpustatleddrive_i)
);
defparam cpustatleddrive.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CPULED */

module CPUConfig (
  DATA_in_6,
  DATA_in_5,
  DATA_in_4,
  DATA_in_0,
  DATA_in_2,
  LoopTime,
  cpuConfigDataOut_i_0,
  cpuConfigDataOut_0,
  RESET_c,
  N_1020,
  N_1914,
  N_1923,
  RD_L_c,
  SysRESET,
  HALT_DRIVE_L_c,
  H1_CLKWR_c,
  RESET_arst_i,
  DLL_RST_1z
)
;
input DATA_in_6 ;
input DATA_in_5 ;
input DATA_in_4 ;
input DATA_in_0 ;
input DATA_in_2 ;
output [2:0] LoopTime ;
output cpuConfigDataOut_i_0 ;
output cpuConfigDataOut_0 ;
input RESET_c ;
input N_1020 ;
input N_1914 ;
input N_1923 ;
input RD_L_c ;
input SysRESET ;
input HALT_DRIVE_L_c ;
input H1_CLKWR_c ;
input RESET_arst_i ;
output DLL_RST_1z ;
wire DATA_in_6 ;
wire DATA_in_5 ;
wire DATA_in_4 ;
wire DATA_in_0 ;
wire DATA_in_2 ;
wire cpuConfigDataOut_i_0 ;
wire cpuConfigDataOut_0 ;
wire RESET_c ;
wire N_1020 ;
wire N_1914 ;
wire N_1923 ;
wire RD_L_c ;
wire SysRESET ;
wire HALT_DRIVE_L_c ;
wire H1_CLKWR_c ;
wire RESET_arst_i ;
wire DLL_RST_1z ;
wire [1:0] dll_rst_queue_Z;
wire VCC ;
wire GND ;
wire int_M_DRV_EN_3_Z ;
wire un1_cpuconfigwrite_Z ;
wire int_DLL_RST_Z ;
wire int_DLL_RST_2_Z ;
wire un6_cpuconfigwrite_0_Z ;
wire dll_rst_pre_queue_Z ;
wire CPUConfigWrite ;
wire intLoopTime_0_sqmuxa ;
  CFG1 int_M_DRV_EN_RNIHIU6 (
	.A(cpuConfigDataOut_0),
	.Y(cpuConfigDataOut_i_0)
);
defparam int_M_DRV_EN_RNIHIU6.INIT=2'h1;
// @12:88
(* cdc_synchronizer=1 *)  SLE DLL_RST (
	.Q(DLL_RST_1z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(dll_rst_queue_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:68
  SLE int_M_DRV_EN (
	.Q(cpuConfigDataOut_0),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(int_M_DRV_EN_3_Z),
	.EN(un1_cpuconfigwrite_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:88
  SLE int_DLL_RST (
	.Q(int_DLL_RST_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(int_DLL_RST_2_Z),
	.EN(un6_cpuconfigwrite_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:88
  SLE dll_rst_pre_queue (
	.Q(dll_rst_pre_queue_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(int_DLL_RST_Z),
	.EN(CPUConfigWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:88
  SLE \dll_rst_queue[1]  (
	.Q(dll_rst_queue_Z[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(dll_rst_queue_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:88
  SLE \dll_rst_queue[0]  (
	.Q(dll_rst_queue_Z[0]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(dll_rst_pre_queue_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:68
  SLE \intLoopTime[2]  (
	.Q(LoopTime[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_6),
	.EN(intLoopTime_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:68
  SLE \intLoopTime[1]  (
	.Q(LoopTime[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_5),
	.EN(intLoopTime_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:68
  SLE \intLoopTime[0]  (
	.Q(LoopTime[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in_4),
	.EN(intLoopTime_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:71
  CFG2 int_M_DRV_EN_3 (
	.A(DATA_in_0),
	.B(HALT_DRIVE_L_c),
	.Y(int_M_DRV_EN_3_Z)
);
defparam int_M_DRV_EN_3.INIT=4'h8;
// @12:95
  CFG2 int_DLL_RST_2 (
	.A(DATA_in_2),
	.B(SysRESET),
	.Y(int_DLL_RST_2_Z)
);
defparam int_DLL_RST_2.INIT=4'h8;
// @12:73
  CFG4 intLoopTime_0_sqmuxa_0_a2_0 (
	.A(RD_L_c),
	.B(N_1923),
	.C(N_1914),
	.D(N_1020),
	.Y(CPUConfigWrite)
);
defparam intLoopTime_0_sqmuxa_0_a2_0.INIT=16'hFF7F;
// @12:73
  CFG2 intLoopTime_0_sqmuxa_0_a2 (
	.A(CPUConfigWrite),
	.B(RESET_c),
	.Y(intLoopTime_0_sqmuxa)
);
defparam intLoopTime_0_sqmuxa_0_a2.INIT=4'h1;
// @12:98
  CFG2 un6_cpuconfigwrite_0 (
	.A(CPUConfigWrite),
	.B(SysRESET),
	.Y(un6_cpuconfigwrite_0_Z)
);
defparam un6_cpuconfigwrite_0.INIT=4'h7;
// @12:73
  CFG2 un1_cpuconfigwrite (
	.A(CPUConfigWrite),
	.B(HALT_DRIVE_L_c),
	.Y(un1_cpuconfigwrite_Z)
);
defparam un1_cpuconfigwrite.INIT=4'h7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CPUConfig */

module WDT (
  wdtDataOut,
  DATA_in,
  FPGAProgDOut,
  N_1914,
  N_2277,
  N_2248,
  HALT_DRIVE_L_c,
  SlowEnable,
  SysRESET,
  wd_rst_l_i,
  WR_L_c,
  RD_L_c,
  CS_L_c,
  RESET_c,
  WD_TICKLE_c,
  WDTConfigWrite,
  H1_CLKWR_c,
  RESET_arst_i,
  SysClk,
  SysRESET_arst_i
)
;
output [17:0] wdtDataOut ;
input [31:0] DATA_in ;
output [31:0] FPGAProgDOut ;
input N_1914 ;
input N_2277 ;
input N_2248 ;
input HALT_DRIVE_L_c ;
input SlowEnable ;
input SysRESET ;
output wd_rst_l_i ;
input WR_L_c ;
input RD_L_c ;
input CS_L_c ;
input RESET_c ;
input WD_TICKLE_c ;
input WDTConfigWrite ;
input H1_CLKWR_c ;
input RESET_arst_i ;
input SysClk ;
input SysRESET_arst_i ;
wire N_1914 ;
wire N_2277 ;
wire N_2248 ;
wire HALT_DRIVE_L_c ;
wire SlowEnable ;
wire SysRESET ;
wire wd_rst_l_i ;
wire WR_L_c ;
wire RD_L_c ;
wire CS_L_c ;
wire RESET_c ;
wire WD_TICKLE_c ;
wire WDTConfigWrite ;
wire H1_CLKWR_c ;
wire RESET_arst_i ;
wire SysClk ;
wire SysRESET_arst_i ;
wire [7:0] WD_RST_SHIFT_Z;
wire [7:7] WD_RST_SHIFT_i;
wire [21:0] WDTCounter_Z;
wire [21:21] WDTCounter_s_Z;
wire [20:0] WDTCounter_s;
wire [3:0] AccessKeyReg1_Z;
wire [2:0] IntReset_Z;
wire [19:0] PUReg_Z;
wire [20:0] WDTCounter_cry_Z;
wire [20:0] WDTCounter_cry_Y;
wire [21:21] WDTCounter_s_FCO;
wire [21:21] WDTCounter_s_Y;
wire VCC ;
wire N_621_i ;
wire GND ;
wire Res_OS_Z ;
wire Res_OS_1 ;
wire WDTExpFlag_Z ;
wire WDTExpFlag_2 ;
wire ClearKey_Z ;
wire N_265_i ;
wire un2_wd_rst_arst_i ;
wire WriteEnd_Z ;
wire WriteEnd_1_Z ;
wire WriteEndLatch_Z ;
wire WDTKick1_Z ;
wire WDTKick_Z ;
wire N_263_i_Z ;
wire WDTTerminalCount_Z ;
wire WDTTerminalCount_0_sqmuxa ;
wire LoadWDTCount1_Z ;
wire un1_accesskey_Z ;
wire FirstKey_Z ;
wire un18_accesskeyreg1_Z ;
wire un1_ClearKey_1_Z ;
wire WDTCounter ;
wire WDTCounterLoad_1_Z ;
wire LoadWDTCount_Z ;
wire PreClearKey_Z ;
wire N_269_i ;
wire FPGA_RstReq_Z ;
wire FPGA_RstReq_0_sqmuxa_Z ;
wire un1_intdata_2_Z ;
wire FPGAResetStatus_2 ;
wire un1_reset_inv_0_a2_Z ;
wire N_279_i ;
wire N_271 ;
wire N_277_i ;
wire N_275_i ;
wire N_273_i ;
wire PUReg ;
wire PUReg_0 ;
wire PUReg_1 ;
wire PUReg_2 ;
wire PUReg_3 ;
wire PUReg_4 ;
wire PUReg_5 ;
wire PUReg_6 ;
wire PUReg_7 ;
wire PUReg_8 ;
wire N_1401_i ;
wire N_4077_i ;
wire WDTCounter_s_1596_FCO ;
wire WDTCounter_s_1596_S ;
wire WDTCounter_s_1596_Y ;
wire un8_accesskey_0_a2_0_Z ;
wire WDTTerminalCount_0_sqmuxa_0_a2_0_Z ;
wire WDTExpFlag_2_0_a2_6 ;
wire WDTExpFlag_2_0_a2_0 ;
wire un18_accesskeyreg1_1_Z ;
wire accesskey ;
wire N_161 ;
wire WDTCounterlde_i_a2_1 ;
wire WDTExpFlag_2_0_a2_14 ;
wire WDTExpFlag_2_0_a2_12 ;
wire WDTExpFlag_2_0_a2_11 ;
wire WDTCounterlde_i_a2_21_11 ;
wire WDTCounterlde_i_a2_21_10 ;
wire WDTCounterlde_i_a2_21_9 ;
wire WDTCounterlde_i_a2_21_8 ;
wire N_1691_16 ;
wire WDTExpFlag_2_0_a2_17 ;
wire WDTExpFlag_2_0_a2_15 ;
wire accesskey_i_4 ;
wire N_1691_21 ;
  CFG1 FPGAResetStatus_RNO (
	.A(WD_RST_SHIFT_Z[7]),
	.Y(WD_RST_SHIFT_i[7])
);
defparam FPGAResetStatus_RNO.INIT=2'h1;
// @32:105
  SLE \WDTCounter[21]  (
	.Q(WDTCounter_Z[21]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s_Z[21]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[20]  (
	.Q(WDTCounter_Z[20]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[20]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[19]  (
	.Q(WDTCounter_Z[19]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[19]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[18]  (
	.Q(WDTCounter_Z[18]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[18]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[17]  (
	.Q(WDTCounter_Z[17]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[17]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[16]  (
	.Q(WDTCounter_Z[16]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[16]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[15]  (
	.Q(WDTCounter_Z[15]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[15]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[14]  (
	.Q(WDTCounter_Z[14]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[14]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[13]  (
	.Q(WDTCounter_Z[13]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[13]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[12]  (
	.Q(WDTCounter_Z[12]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[12]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[11]  (
	.Q(WDTCounter_Z[11]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[11]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[10]  (
	.Q(WDTCounter_Z[10]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[10]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[9]  (
	.Q(WDTCounter_Z[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[9]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[8]  (
	.Q(WDTCounter_Z[8]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[8]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[7]  (
	.Q(WDTCounter_Z[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[7]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[6]  (
	.Q(WDTCounter_Z[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[6]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[5]  (
	.Q(WDTCounter_Z[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[5]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[4]  (
	.Q(WDTCounter_Z[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[4]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[3]  (
	.Q(WDTCounter_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[3]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[2]  (
	.Q(WDTCounter_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[2]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[1]  (
	.Q(WDTCounter_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[1]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WDTCounter[0]  (
	.Q(WDTCounter_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTCounter_s[0]),
	.EN(N_621_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE Res_OS (
	.Q(Res_OS_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(Res_OS_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE WDTExpFlag (
	.Q(WDTExpFlag_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(WDTExpFlag_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE ClearKey (
	.Q(ClearKey_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(N_265_i),
	.EN(un2_wd_rst_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE WriteEnd (
	.Q(WriteEnd_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(WriteEnd_1_Z),
	.EN(un2_wd_rst_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE WriteEndLatch (
	.Q(WriteEndLatch_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(WDTConfigWrite),
	.EN(un2_wd_rst_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE WDTKick1 (
	.Q(WDTKick1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(WDTKick_Z),
	.EN(N_263_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE WDTTerminalCount (
	.Q(WDTTerminalCount_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(VCC),
	.EN(WDTTerminalCount_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE LoadWDTCount1 (
	.Q(LoadWDTCount1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(un1_accesskey_Z),
	.EN(un2_wd_rst_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE FirstKey (
	.Q(FirstKey_Z),
	.ADn(VCC),
	.ALn(un2_wd_rst_arst_i),
	.CLK(H1_CLKWR_c),
	.D(un18_accesskeyreg1_Z),
	.EN(un1_ClearKey_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE WDTCounterLoad (
	.Q(WDTCounter),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(WDTCounterLoad_1_Z),
	.EN(N_263_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE LoadWDTCount (
	.Q(LoadWDTCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(LoadWDTCount1_Z),
	.EN(N_263_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE PreClearKey (
	.Q(PreClearKey_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(N_269_i),
	.EN(un2_wd_rst_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE FPGA_RstReq (
	.Q(FPGA_RstReq_Z),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE DriveHaltStatus (
	.Q(wdtDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(un1_intdata_2_Z),
	.EN(un2_wd_rst_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE FPGAResetStatus (
	.Q(wdtDataOut[16]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(FPGAResetStatus_2),
	.EN(WD_RST_SHIFT_i[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE WDTKick (
	.Q(WDTKick_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(WD_TICKLE_c),
	.EN(N_263_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[10]  (
	.Q(FPGAProgDOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[26]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[9]  (
	.Q(FPGAProgDOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[25]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[8]  (
	.Q(FPGAProgDOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[24]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[7]  (
	.Q(FPGAProgDOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[23]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[6]  (
	.Q(FPGAProgDOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[22]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[5]  (
	.Q(FPGAProgDOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[4]  (
	.Q(FPGAProgDOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[3]  (
	.Q(FPGAProgDOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[2]  (
	.Q(FPGAProgDOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[1]  (
	.Q(FPGAProgDOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[0]  (
	.Q(FPGAProgDOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \AccessKeyReg1[3]  (
	.Q(AccessKeyReg1_Z[3]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_279_i),
	.EN(N_271),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \AccessKeyReg1[2]  (
	.Q(AccessKeyReg1_Z[2]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_277_i),
	.EN(N_271),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \AccessKeyReg1[1]  (
	.Q(AccessKeyReg1_Z[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_275_i),
	.EN(N_271),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \AccessKeyReg1[0]  (
	.Q(AccessKeyReg1_Z[0]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_273_i),
	.EN(N_271),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[25]  (
	.Q(FPGAProgDOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[24]  (
	.Q(FPGAProgDOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[23]  (
	.Q(FPGAProgDOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[22]  (
	.Q(FPGAProgDOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[21]  (
	.Q(FPGAProgDOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[20]  (
	.Q(FPGAProgDOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[19]  (
	.Q(FPGAProgDOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[18]  (
	.Q(FPGAProgDOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[17]  (
	.Q(FPGAProgDOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[16]  (
	.Q(FPGAProgDOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[15]  (
	.Q(FPGAProgDOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[14]  (
	.Q(FPGAProgDOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[13]  (
	.Q(FPGAProgDOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[29]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[12]  (
	.Q(FPGAProgDOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[28]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[11]  (
	.Q(FPGAProgDOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[27]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[8]  (
	.Q(wdtDataOut[8]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[7]  (
	.Q(wdtDataOut[7]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[6]  (
	.Q(wdtDataOut[6]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[5]  (
	.Q(wdtDataOut[5]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[4]  (
	.Q(wdtDataOut[4]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[3]  (
	.Q(wdtDataOut[3]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[2]  (
	.Q(wdtDataOut[2]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[1]  (
	.Q(wdtDataOut[1]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[0]  (
	.Q(wdtDataOut[0]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[31]  (
	.Q(FPGAProgDOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[30]  (
	.Q(FPGAProgDOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[29]  (
	.Q(FPGAProgDOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[28]  (
	.Q(FPGAProgDOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[27]  (
	.Q(FPGAProgDOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \FPGAProgDOut_Z[26]  (
	.Q(FPGAProgDOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(un1_reset_inv_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[4]  (
	.Q(WD_RST_SHIFT_Z[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[3]  (
	.Q(WD_RST_SHIFT_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[2]  (
	.Q(WD_RST_SHIFT_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[1]  (
	.Q(WD_RST_SHIFT_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[0]  (
	.Q(WD_RST_SHIFT_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WDTTerminalCount_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \IntReset[2]  (
	.Q(IntReset_Z[2]),
	.ADn(GND),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(IntReset_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \IntReset[1]  (
	.Q(IntReset_Z[1]),
	.ADn(GND),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(IntReset_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \IntReset[0]  (
	.Q(IntReset_Z[0]),
	.ADn(GND),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[15]  (
	.Q(wdtDataOut[15]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[14]  (
	.Q(wdtDataOut[14]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[13]  (
	.Q(wdtDataOut[13]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[12]  (
	.Q(wdtDataOut[12]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[11]  (
	.Q(wdtDataOut[11]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[10]  (
	.Q(wdtDataOut[10]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:187
  SLE \WDTDelay[9]  (
	.Q(wdtDataOut[9]),
	.ADn(VCC),
	.ALn(RESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(FPGA_RstReq_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[7]  (
	.Q(WD_RST_SHIFT_Z[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[6]  (
	.Q(WD_RST_SHIFT_Z[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:105
  SLE \WD_RST_SHIFT[5]  (
	.Q(WD_RST_SHIFT_Z[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(WD_RST_SHIFT_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[18]  (
	.Q(PUReg_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[16]  (
	.Q(PUReg_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[14]  (
	.Q(PUReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[12]  (
	.Q(PUReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[10]  (
	.Q(PUReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[8]  (
	.Q(PUReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[6]  (
	.Q(PUReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[4]  (
	.Q(PUReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[2]  (
	.Q(PUReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[0]  (
	.Q(PUReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(PUReg_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:157
  SLE \PUReg[9]  (
	.Q(PUReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[7]  (
	.Q(PUReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[5]  (
	.Q(PUReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[3]  (
	.Q(PUReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[1]  (
	.Q(PUReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[19]  (
	.Q(PUReg_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[17]  (
	.Q(PUReg_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[15]  (
	.Q(PUReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[13]  (
	.Q(PUReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @32:157
  SLE \PUReg[11]  (
	.Q(PUReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(VCC),
	.EN(N_1401_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4077_i)
);
// @2:881
  CFG2 PUReg_0_sqmuxa_0_a2_fast (
	.A(Res_OS_Z),
	.B(RESET_c),
	.Y(N_4077_i)
);
defparam PUReg_0_sqmuxa_0_a2_fast.INIT=4'hD;
// @32:105
  ARI1 WDTCounter_s_1596 (
	.FCO(WDTCounter_s_1596_FCO),
	.S(WDTCounter_s_1596_S),
	.Y(WDTCounter_s_1596_Y),
	.B(WDTCounter),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam WDTCounter_s_1596.INIT=20'h4AA00;
// @32:105
  ARI1 \WDTCounter_cry[0]  (
	.FCO(WDTCounter_cry_Z[0]),
	.S(WDTCounter_s[0]),
	.Y(WDTCounter_cry_Y[0]),
	.B(WDTCounter),
	.C(WDTCounter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(WDTCounter_s_1596_FCO)
);
defparam \WDTCounter_cry[0] .INIT=20'h6BB00;
// @32:105
  ARI1 \WDTCounter_cry[1]  (
	.FCO(WDTCounter_cry_Z[1]),
	.S(WDTCounter_s[1]),
	.Y(WDTCounter_cry_Y[1]),
	.B(WDTCounter),
	.C(WDTCounter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[0])
);
defparam \WDTCounter_cry[1] .INIT=20'h6BB00;
// @32:105
  ARI1 \WDTCounter_cry[2]  (
	.FCO(WDTCounter_cry_Z[2]),
	.S(WDTCounter_s[2]),
	.Y(WDTCounter_cry_Y[2]),
	.B(WDTCounter),
	.C(WDTCounter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[1])
);
defparam \WDTCounter_cry[2] .INIT=20'h6BB00;
// @32:105
  ARI1 \WDTCounter_cry[3]  (
	.FCO(WDTCounter_cry_Z[3]),
	.S(WDTCounter_s[3]),
	.Y(WDTCounter_cry_Y[3]),
	.B(WDTCounter),
	.C(WDTCounter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[2])
);
defparam \WDTCounter_cry[3] .INIT=20'h6BB00;
// @32:105
  ARI1 \WDTCounter_cry[4]  (
	.FCO(WDTCounter_cry_Z[4]),
	.S(WDTCounter_s[4]),
	.Y(WDTCounter_cry_Y[4]),
	.B(WDTCounter),
	.C(WDTCounter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[3])
);
defparam \WDTCounter_cry[4] .INIT=20'h6BB00;
// @32:105
  ARI1 \WDTCounter_cry[5]  (
	.FCO(WDTCounter_cry_Z[5]),
	.S(WDTCounter_s[5]),
	.Y(WDTCounter_cry_Y[5]),
	.B(WDTCounter),
	.C(WDTCounter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[4])
);
defparam \WDTCounter_cry[5] .INIT=20'h6BB00;
// @32:105
  ARI1 \WDTCounter_cry[6]  (
	.FCO(WDTCounter_cry_Z[6]),
	.S(WDTCounter_s[6]),
	.Y(WDTCounter_cry_Y[6]),
	.B(WDTCounter),
	.C(WDTCounter_Z[6]),
	.D(wdtDataOut[0]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[5])
);
defparam \WDTCounter_cry[6] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[7]  (
	.FCO(WDTCounter_cry_Z[7]),
	.S(WDTCounter_s[7]),
	.Y(WDTCounter_cry_Y[7]),
	.B(WDTCounter),
	.C(WDTCounter_Z[7]),
	.D(wdtDataOut[1]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[6])
);
defparam \WDTCounter_cry[7] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[8]  (
	.FCO(WDTCounter_cry_Z[8]),
	.S(WDTCounter_s[8]),
	.Y(WDTCounter_cry_Y[8]),
	.B(WDTCounter),
	.C(WDTCounter_Z[8]),
	.D(wdtDataOut[2]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[7])
);
defparam \WDTCounter_cry[8] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[9]  (
	.FCO(WDTCounter_cry_Z[9]),
	.S(WDTCounter_s[9]),
	.Y(WDTCounter_cry_Y[9]),
	.B(WDTCounter),
	.C(WDTCounter_Z[9]),
	.D(wdtDataOut[3]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[8])
);
defparam \WDTCounter_cry[9] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[10]  (
	.FCO(WDTCounter_cry_Z[10]),
	.S(WDTCounter_s[10]),
	.Y(WDTCounter_cry_Y[10]),
	.B(WDTCounter),
	.C(WDTCounter_Z[10]),
	.D(wdtDataOut[4]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[9])
);
defparam \WDTCounter_cry[10] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[11]  (
	.FCO(WDTCounter_cry_Z[11]),
	.S(WDTCounter_s[11]),
	.Y(WDTCounter_cry_Y[11]),
	.B(WDTCounter),
	.C(WDTCounter_Z[11]),
	.D(wdtDataOut[5]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[10])
);
defparam \WDTCounter_cry[11] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[12]  (
	.FCO(WDTCounter_cry_Z[12]),
	.S(WDTCounter_s[12]),
	.Y(WDTCounter_cry_Y[12]),
	.B(WDTCounter),
	.C(WDTCounter_Z[12]),
	.D(wdtDataOut[6]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[11])
);
defparam \WDTCounter_cry[12] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[13]  (
	.FCO(WDTCounter_cry_Z[13]),
	.S(WDTCounter_s[13]),
	.Y(WDTCounter_cry_Y[13]),
	.B(WDTCounter),
	.C(WDTCounter_Z[13]),
	.D(wdtDataOut[7]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[12])
);
defparam \WDTCounter_cry[13] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[14]  (
	.FCO(WDTCounter_cry_Z[14]),
	.S(WDTCounter_s[14]),
	.Y(WDTCounter_cry_Y[14]),
	.B(WDTCounter),
	.C(WDTCounter_Z[14]),
	.D(wdtDataOut[8]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[13])
);
defparam \WDTCounter_cry[14] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[15]  (
	.FCO(WDTCounter_cry_Z[15]),
	.S(WDTCounter_s[15]),
	.Y(WDTCounter_cry_Y[15]),
	.B(WDTCounter),
	.C(WDTCounter_Z[15]),
	.D(wdtDataOut[9]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[14])
);
defparam \WDTCounter_cry[15] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[16]  (
	.FCO(WDTCounter_cry_Z[16]),
	.S(WDTCounter_s[16]),
	.Y(WDTCounter_cry_Y[16]),
	.B(WDTCounter),
	.C(WDTCounter_Z[16]),
	.D(wdtDataOut[10]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[15])
);
defparam \WDTCounter_cry[16] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[17]  (
	.FCO(WDTCounter_cry_Z[17]),
	.S(WDTCounter_s[17]),
	.Y(WDTCounter_cry_Y[17]),
	.B(WDTCounter),
	.C(WDTCounter_Z[17]),
	.D(wdtDataOut[11]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[16])
);
defparam \WDTCounter_cry[17] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[18]  (
	.FCO(WDTCounter_cry_Z[18]),
	.S(WDTCounter_s[18]),
	.Y(WDTCounter_cry_Y[18]),
	.B(WDTCounter),
	.C(WDTCounter_Z[18]),
	.D(wdtDataOut[12]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[17])
);
defparam \WDTCounter_cry[18] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_cry[19]  (
	.FCO(WDTCounter_cry_Z[19]),
	.S(WDTCounter_s[19]),
	.Y(WDTCounter_cry_Y[19]),
	.B(WDTCounter),
	.C(WDTCounter_Z[19]),
	.D(wdtDataOut[13]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[18])
);
defparam \WDTCounter_cry[19] .INIT=20'h61B00;
// @32:105
  ARI1 \WDTCounter_s[21]  (
	.FCO(WDTCounter_s_FCO[21]),
	.S(WDTCounter_s_Z[21]),
	.Y(WDTCounter_s_Y[21]),
	.B(WDTCounter),
	.C(WDTCounter_Z[21]),
	.D(wdtDataOut[15]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[20])
);
defparam \WDTCounter_s[21] .INIT=20'h41B00;
// @32:105
  ARI1 \WDTCounter_cry[20]  (
	.FCO(WDTCounter_cry_Z[20]),
	.S(WDTCounter_s[20]),
	.Y(WDTCounter_cry_Y[20]),
	.B(WDTCounter),
	.C(WDTCounter_Z[20]),
	.D(wdtDataOut[14]),
	.A(VCC),
	.FCI(WDTCounter_cry_Z[19])
);
defparam \WDTCounter_cry[20] .INIT=20'h61B00;
// @32:260
  CFG4 un8_accesskey_0_a2_0 (
	.A(CS_L_c),
	.B(RD_L_c),
	.C(WR_L_c),
	.D(DATA_in[22]),
	.Y(un8_accesskey_0_a2_0_Z)
);
defparam un8_accesskey_0_a2_0.INIT=16'h1500;
// @32:230
  CFG4 WriteEnd_1 (
	.A(CS_L_c),
	.B(RD_L_c),
	.C(WR_L_c),
	.D(WriteEndLatch_Z),
	.Y(WriteEnd_1_Z)
);
defparam WriteEnd_1.INIT=16'hEA00;
// @32:187
  CFG4 ClearKey_RNO (
	.A(CS_L_c),
	.B(RD_L_c),
	.C(WR_L_c),
	.D(PreClearKey_Z),
	.Y(N_265_i)
);
defparam ClearKey_RNO.INIT=16'hEA00;
// @32:123
  CFG2 WDTTerminalCount_0_sqmuxa_0_a2_0 (
	.A(WDTCounter_Z[0]),
	.B(WDTCounter_Z[3]),
	.Y(WDTTerminalCount_0_sqmuxa_0_a2_0_Z)
);
defparam WDTTerminalCount_0_sqmuxa_0_a2_0.INIT=4'h2;
// @32:167
  CFG2 \PowerUp.WDTExpFlag_2_0_a2_6  (
	.A(PUReg_Z[8]),
	.B(PUReg_Z[12]),
	.Y(WDTExpFlag_2_0_a2_6)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_6 .INIT=4'h1;
// @32:167
  CFG2 \PowerUp.WDTExpFlag_2_0_a2_0  (
	.A(PUReg_Z[1]),
	.B(PUReg_Z[5]),
	.Y(WDTExpFlag_2_0_a2_0)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_0 .INIT=4'h8;
// @32:233
  CFG2 un18_accesskeyreg1_1 (
	.A(AccessKeyReg1_Z[0]),
	.B(WriteEnd_Z),
	.Y(un18_accesskeyreg1_1_Z)
);
defparam un18_accesskeyreg1_1.INIT=4'h4;
// @2:881
  CFG2 FPGA_RstReq_0_sqmuxa (
	.A(accesskey),
	.B(WD_RST_SHIFT_Z[7]),
	.Y(FPGA_RstReq_0_sqmuxa_Z)
);
defparam FPGA_RstReq_0_sqmuxa.INIT=4'h2;
// @32:165
  CFG2 \PowerUp.Res_OS_1  (
	.A(IntReset_Z[1]),
	.B(IntReset_Z[2]),
	.Y(Res_OS_1)
);
defparam \PowerUp.Res_OS_1 .INIT=4'h4;
// @32:203
  CFG3 FPGAResetStatus_2_0 (
	.A(accesskey),
	.B(DATA_in[16]),
	.C(wdtDataOut[16]),
	.Y(N_161)
);
defparam FPGAResetStatus_2_0.INIT=8'hD8;
  CFG2 FPGA_RstReq_RNINQM5 (
	.A(FPGA_RstReq_Z),
	.B(WD_RST_SHIFT_Z[7]),
	.Y(wd_rst_l_i)
);
defparam FPGA_RstReq_RNINQM5.INIT=4'h1;
// @40:1449
  CFG3 \WDTCounter_RNI713G[0]  (
	.A(WDTCounter_Z[3]),
	.B(WDTCounter_Z[0]),
	.C(WDTCounter),
	.Y(WDTCounterlde_i_a2_1)
);
defparam \WDTCounter_RNI713G[0] .INIT=8'h01;
// @32:167
  CFG4 \PowerUp.WDTExpFlag_2_0_a2_14  (
	.A(PUReg_Z[18]),
	.B(PUReg_Z[16]),
	.C(PUReg_Z[14]),
	.D(PUReg_Z[10]),
	.Y(WDTExpFlag_2_0_a2_14)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_14 .INIT=16'h0001;
// @32:167
  CFG4 \PowerUp.WDTExpFlag_2_0_a2_12  (
	.A(PUReg_Z[19]),
	.B(PUReg_Z[17]),
	.C(PUReg_Z[15]),
	.D(PUReg_Z[11]),
	.Y(WDTExpFlag_2_0_a2_12)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_12 .INIT=16'h8000;
// @32:167
  CFG4 \PowerUp.WDTExpFlag_2_0_a2_11  (
	.A(PUReg_Z[13]),
	.B(PUReg_Z[9]),
	.C(PUReg_Z[7]),
	.D(PUReg_Z[3]),
	.Y(WDTExpFlag_2_0_a2_11)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_11 .INIT=16'h8000;
// @40:1449
  CFG4 \WDTCounter_RNIFS79[10]  (
	.A(WDTCounter_Z[12]),
	.B(WDTCounter_Z[11]),
	.C(WDTCounter_Z[10]),
	.D(WDTCounter_Z[9]),
	.Y(WDTCounterlde_i_a2_21_11)
);
defparam \WDTCounter_RNIFS79[10] .INIT=16'h0001;
// @40:1449
  CFG4 \WDTCounter_RNI7O8R[4]  (
	.A(WDTCounter_Z[8]),
	.B(WDTCounter_Z[6]),
	.C(WDTCounter_Z[5]),
	.D(WDTCounter_Z[4]),
	.Y(WDTCounterlde_i_a2_21_10)
);
defparam \WDTCounter_RNI7O8R[4] .INIT=16'h0001;
// @40:1449
  CFG4 \WDTCounter_RNID593[17]  (
	.A(WDTCounter_Z[20]),
	.B(WDTCounter_Z[19]),
	.C(WDTCounter_Z[18]),
	.D(WDTCounter_Z[17]),
	.Y(WDTCounterlde_i_a2_21_9)
);
defparam \WDTCounter_RNID593[17] .INIT=16'h0001;
// @40:1449
  CFG4 \WDTCounter_RNIN489[13]  (
	.A(WDTCounter_Z[16]),
	.B(WDTCounter_Z[14]),
	.C(WDTCounter_Z[13]),
	.D(WDTCounter_Z[7]),
	.Y(WDTCounterlde_i_a2_21_8)
);
defparam \WDTCounter_RNIN489[13] .INIT=16'h0001;
// @40:1449
  CFG4 \WDTCounter_RNIS09F[15]  (
	.A(WDTCounter_Z[21]),
	.B(WDTCounter_Z[15]),
	.C(WDTCounter_Z[2]),
	.D(WDTCounter_Z[1]),
	.Y(N_1691_16)
);
defparam \WDTCounter_RNIS09F[15] .INIT=16'h0001;
// @32:105
  CFG2 N_263_i (
	.A(SysRESET),
	.B(SlowEnable),
	.Y(N_263_i_Z)
);
defparam N_263_i.INIT=4'h4;
// @32:187
  CFG2 \AccessKeyReg1_RNO[3]  (
	.A(ClearKey_Z),
	.B(DATA_in[23]),
	.Y(N_279_i)
);
defparam \AccessKeyReg1_RNO[3] .INIT=4'h4;
// @32:187
  CFG2 \AccessKeyReg1_RNO[2]  (
	.A(ClearKey_Z),
	.B(DATA_in[22]),
	.Y(N_277_i)
);
defparam \AccessKeyReg1_RNO[2] .INIT=4'h4;
// @32:187
  CFG2 \AccessKeyReg1_RNO[1]  (
	.A(ClearKey_Z),
	.B(DATA_in[21]),
	.Y(N_275_i)
);
defparam \AccessKeyReg1_RNO[1] .INIT=4'h4;
// @32:187
  CFG2 \AccessKeyReg1_RNO[0]  (
	.A(ClearKey_Z),
	.B(DATA_in[20]),
	.Y(N_273_i)
);
defparam \AccessKeyReg1_RNO[0] .INIT=4'h4;
// @40:1449
  CFG2 \WD_RST_SHIFT_RNIKU78[7]  (
	.A(RESET_c),
	.B(WD_RST_SHIFT_Z[7]),
	.Y(un2_wd_rst_arst_i)
);
defparam \WD_RST_SHIFT_RNIKU78[7] .INIT=4'h1;
// @32:203
  CFG3 FPGAResetStatus_2_u (
	.A(WDTTerminalCount_Z),
	.B(WDTExpFlag_Z),
	.C(N_161),
	.Y(FPGAResetStatus_2)
);
defparam FPGAResetStatus_2_u.INIT=8'hFE;
// @32:187
  CFG4 un1_intdata_2 (
	.A(HALT_DRIVE_L_c),
	.B(DATA_in[17]),
	.C(wdtDataOut[17]),
	.D(accesskey),
	.Y(un1_intdata_2_Z)
);
defparam un1_intdata_2.INIT=16'hDDF5;
// @32:167
  CFG4 \PowerUp.WDTExpFlag_2_0_a2_17  (
	.A(PUReg_Z[4]),
	.B(PUReg_Z[6]),
	.C(WDTExpFlag_2_0_a2_14),
	.D(WDTExpFlag_2_0_a2_6),
	.Y(WDTExpFlag_2_0_a2_17)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_17 .INIT=16'h1000;
// @32:167
  CFG4 \PowerUp.WDTExpFlag_2_0_a2_15  (
	.A(PUReg_Z[0]),
	.B(PUReg_Z[2]),
	.C(Res_OS_Z),
	.D(WDTExpFlag_2_0_a2_0),
	.Y(WDTExpFlag_2_0_a2_15)
);
defparam \PowerUp.WDTExpFlag_2_0_a2_15 .INIT=16'h1000;
// @32:233
  CFG4 un18_accesskeyreg1 (
	.A(AccessKeyReg1_Z[1]),
	.B(un18_accesskeyreg1_1_Z),
	.C(AccessKeyReg1_Z[3]),
	.D(AccessKeyReg1_Z[2]),
	.Y(un18_accesskeyreg1_Z)
);
defparam un18_accesskeyreg1.INIT=16'h0080;
// @32:197
  CFG4 accesskey_0_a2_4 (
	.A(DATA_in[20]),
	.B(FirstKey_Z),
	.C(DATA_in[23]),
	.D(DATA_in[21]),
	.Y(accesskey_i_4)
);
defparam accesskey_0_a2_4.INIT=16'h0008;
// @32:120
  CFG4 WDTCounterLoad_1 (
	.A(wdtDataOut[16]),
	.B(WDTKick1_Z),
	.C(WDTKick_Z),
	.D(LoadWDTCount_Z),
	.Y(WDTCounterLoad_1_Z)
);
defparam WDTCounterLoad_1.INIT=16'h5514;
// @32:157
  CFG3 Res_OS_RNI1BN01 (
	.A(Res_OS_Z),
	.B(WDTTerminalCount_Z),
	.C(RESET_c),
	.Y(N_1401_i)
);
defparam Res_OS_RNI1BN01.INIT=8'h0E;
// @32:157
  CFG4 \PUReg_s[0]  (
	.A(PUReg_Z[0]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_8)
);
defparam \PUReg_s[0] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[2]  (
	.A(PUReg_Z[2]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_7)
);
defparam \PUReg_s[2] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[4]  (
	.A(PUReg_Z[4]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_6)
);
defparam \PUReg_s[4] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[6]  (
	.A(PUReg_Z[6]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_5)
);
defparam \PUReg_s[6] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[8]  (
	.A(PUReg_Z[8]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_4)
);
defparam \PUReg_s[8] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[10]  (
	.A(PUReg_Z[10]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_3)
);
defparam \PUReg_s[10] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[12]  (
	.A(PUReg_Z[12]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_2)
);
defparam \PUReg_s[12] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[14]  (
	.A(PUReg_Z[14]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_1)
);
defparam \PUReg_s[14] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[16]  (
	.A(PUReg_Z[16]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg_0)
);
defparam \PUReg_s[16] .INIT=16'hAACE;
// @32:157
  CFG4 \PUReg_s[18]  (
	.A(PUReg_Z[18]),
	.B(Res_OS_Z),
	.C(WDTTerminalCount_Z),
	.D(RESET_c),
	.Y(PUReg)
);
defparam \PUReg_s[18] .INIT=16'hAACE;
// @40:1449
  CFG4 \WDTCounter_RNIQU1H1[10]  (
	.A(WDTCounterlde_i_a2_21_11),
	.B(WDTCounterlde_i_a2_21_10),
	.C(WDTCounterlde_i_a2_21_9),
	.D(WDTCounterlde_i_a2_21_8),
	.Y(N_1691_21)
);
defparam \WDTCounter_RNIQU1H1[10] .INIT=16'h8000;
// @32:235
  CFG2 un1_ClearKey_1 (
	.A(un18_accesskeyreg1_Z),
	.B(ClearKey_Z),
	.Y(un1_ClearKey_1_Z)
);
defparam un1_ClearKey_1.INIT=4'hE;
// @32:187
  CFG4 PreClearKey_RNO (
	.A(FirstKey_Z),
	.B(ClearKey_Z),
	.C(N_2248),
	.D(PreClearKey_Z),
	.Y(N_269_i)
);
defparam PreClearKey_RNO.INIT=16'hF020;
// @32:123
  CFG4 WDTTerminalCount_0_sqmuxa_0_a2 (
	.A(N_1691_16),
	.B(WDTTerminalCount_0_sqmuxa_0_a2_0_Z),
	.C(N_1691_21),
	.D(SlowEnable),
	.Y(WDTTerminalCount_0_sqmuxa)
);
defparam WDTTerminalCount_0_sqmuxa_0_a2.INIT=16'h8000;
// @32:167
  CFG4 \PowerUp.WDTExpFlag_2_0_a2  (
	.A(WDTExpFlag_2_0_a2_12),
	.B(WDTExpFlag_2_0_a2_11),
	.C(WDTExpFlag_2_0_a2_17),
	.D(WDTExpFlag_2_0_a2_15),
	.Y(WDTExpFlag_2)
);
defparam \PowerUp.WDTExpFlag_2_0_a2 .INIT=16'h8000;
// @32:187
  CFG4 un1_accesskey (
	.A(LoadWDTCount1_Z),
	.B(accesskey_i_4),
	.C(un8_accesskey_0_a2_0_Z),
	.D(LoadWDTCount_Z),
	.Y(un1_accesskey_Z)
);
defparam un1_accesskey.INIT=16'hC0EA;
// @32:187
  CFG4 un1_reset_inv_0_a2 (
	.A(WD_RST_SHIFT_Z[7]),
	.B(RESET_c),
	.C(N_2277),
	.D(N_1914),
	.Y(un1_reset_inv_0_a2_Z)
);
defparam un1_reset_inv_0_a2.INIT=16'h1000;
// @32:105
  CFG4 \WDTCounter_RNIMOMP2[0]  (
	.A(N_1691_16),
	.B(WDTCounterlde_i_a2_1),
	.C(SlowEnable),
	.D(N_1691_21),
	.Y(N_621_i)
);
defparam \WDTCounter_RNIMOMP2[0] .INIT=16'h70F0;
// @32:197
  CFG3 accesskey_0_a2 (
	.A(DATA_in[22]),
	.B(accesskey_i_4),
	.C(WDTConfigWrite),
	.Y(accesskey)
);
defparam accesskey_0_a2.INIT=8'h80;
// @32:187
  CFG4 un1_WD_RST_SHIFT_1_i_0 (
	.A(FirstKey_Z),
	.B(ClearKey_Z),
	.C(WD_RST_SHIFT_Z[7]),
	.D(WDTConfigWrite),
	.Y(N_271)
);
defparam un1_WD_RST_SHIFT_1_i_0.INIT=16'h0D0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* WDT */

module StateMachine (
  State_srsts_0_i_o3_0_o2_0,
  LoopTime,
  intExpA_CLK_0,
  SysRESET,
  SlowEnable,
  intSerial2ParallelEN_1z,
  ExpA_CS_L_1z,
  Serial2ParallelCLR_1z,
  WriteConversion_1z,
  ExpA_CLK_1z,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output State_srsts_0_i_o3_0_o2_0 ;
input [2:0] LoopTime ;
output intExpA_CLK_0 ;
input SysRESET ;
input SlowEnable ;
output intSerial2ParallelEN_1z ;
output ExpA_CS_L_1z ;
output Serial2ParallelCLR_1z ;
output WriteConversion_1z ;
output ExpA_CLK_1z ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire State_srsts_0_i_o3_0_o2_0 ;
wire intExpA_CLK_0 ;
wire SysRESET ;
wire SlowEnable ;
wire intSerial2ParallelEN_1z ;
wire ExpA_CS_L_1z ;
wire Serial2ParallelCLR_1z ;
wire WriteConversion_1z ;
wire ExpA_CLK_1z ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [7:7] State_i_Z;
wire [10:0] InterConversionDelayCNTR_Z;
wire [10:0] InterConversionDelayCNTR_s;
wire [3:0] ConversionCounter_Z;
wire [1:1] intExpA_CLK_Z;
wire [6:0] State_Z;
wire [0:0] intExpA_CLK_5;
wire [4:0] CycleCounter_Z;
wire [9:0] InterConversionDelayCNTR_cry;
wire [0:0] InterConversionDelayCNTR_RNIGMJ71_Y;
wire [1:1] InterConversionDelayCNTR_RNI84BS1_Y;
wire [2:2] InterConversionDelayCNTR_RNI1J2H2_Y;
wire [3:3] InterConversionDelayCNTR_RNIR2Q53_Y;
wire [4:4] InterConversionDelayCNTR_RNIMJHQ3_Y;
wire [5:5] InterConversionDelayCNTR_RNII59F4_Y;
wire [6:6] InterConversionDelayCNTR_RNIFO045_Y;
wire [7:7] InterConversionDelayCNTR_RNIDCOO5_Y;
wire [8:8] InterConversionDelayCNTR_RNIC1GD6_Y;
wire [10:10] InterConversionDelayCNTR_RNO_FCO;
wire [10:10] InterConversionDelayCNTR_RNO_Y;
wire [9:9] InterConversionDelayCNTR_RNICN727_Y;
wire [6:3] State_srsts_0_i_0_Z;
wire [0:0] State_srsts_0_i_0_0_Z;
wire Converting_Z ;
wire VCC ;
wire GND ;
wire Converting_RNO_Z ;
wire un3_intconverting_Z ;
wire N_104_i ;
wire InterConversionDelayCNTRe ;
wire N_231 ;
wire N_230 ;
wire N_232 ;
wire ExpA_CLK_EN_Z ;
wire N_554_i ;
wire un1_writeen_Z ;
wire ResetCycleCounter_Z ;
wire un1_asyncresetcyclecounter_0_Z ;
wire intWriteConversion2_Z ;
wire intWriteConversion_Z ;
wire N_84_i ;
wire N_86_i ;
wire N_88_i ;
wire N_90_i ;
wire N_92_i ;
wire N_37ss ;
wire N_95_i ;
wire EndDelay_Z ;
wire EndDelay_2_Z ;
wire InterConversionDelayEN_Z ;
wire InterConversionDelayEN_3 ;
wire un2_slowenable ;
wire Serial2ParallelCLR_2 ;
wire ExpA_CS_L_6 ;
wire intSerial2ParallelEN_3 ;
wire intWriteConversion_2 ;
wire InterConversionDelayTC_Z ;
wire un3_preinterconversiondelaytc_0_0_Z ;
wire ConversionCounterEN_Z ;
wire ConversionCounterEN_3 ;
wire N_558_i ;
wire N_564_i ;
wire CycleCountere ;
wire N_1670 ;
wire N_572_i ;
wire N_570_i ;
wire N_568_i ;
wire InterConversionDelayCNTR_cry_cy ;
wire InterConversionDelayTC_RNIP9SI_S ;
wire InterConversionDelayTC_RNIP9SI_Y ;
wire N_148 ;
wire ExpA_CS_L_6_sm0 ;
wire ExpA_CS_L_6_2_0 ;
wire N_25 ;
wire un3_preinterconversiondelaytc_0_0_1_1_Z ;
wire un3_preinterconversiondelaytc_0_0_1_Z ;
wire N_9 ;
wire un3_preinterconversiondelaytc_0_o9_0_1_Z ;
wire N_367 ;
wire N_132_i ;
wire un3_preinterconversiondelaytc_0_a9_1_0_Z ;
wire ConversionCounterEN_1_sqmuxa ;
wire N_113_i ;
wire N_112 ;
wire un3_preinterconversiondelaytc_0_a9_4_3_Z ;
wire un3_preinterconversiondelaytc_0_a9_6_7_Z ;
wire un3_preinterconversiondelaytc_0_a9_6_6_Z ;
wire un3_preinterconversiondelaytc_0_a9_6_1_Z ;
wire N_1115 ;
wire N_12 ;
wire N_100_i ;
wire ExpA_CS_L_0_sqmuxa_1 ;
wire CO0 ;
wire N_147 ;
wire N_1400 ;
wire N_1136 ;
wire un3_preinterconversiondelaytc_0_a9_4_5_Z ;
wire un3_preinterconversiondelaytc_0_a9_3_1 ;
wire N_16 ;
wire N_157 ;
wire un3_preinterconversiondelaytc_0_0_0_Z ;
wire un3_preinterconversiondelaytc_0_a9_6_8_Z ;
wire un3_preinterconversiondelaytc_0_0_2_Z ;
wire N_1666 ;
wire un3_preinterconversiondelaytc_0_0_4_Z ;
wire N_9_0 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @11:127
  SLE Converting (
	.Q(Converting_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(GND),
	.EN(Converting_RNO_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(SynchedTick_i)
);
  CFG2 Converting_RNO (
	.A(N_4074_i),
	.B(un3_intconverting_Z),
	.Y(Converting_RNO_Z)
);
defparam Converting_RNO.INIT=4'hE;
  SLE \State_i[7]  (
	.Q(State_i_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_104_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[10]  (
	.Q(InterConversionDelayCNTR_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[10]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[9]  (
	.Q(InterConversionDelayCNTR_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[9]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[8]  (
	.Q(InterConversionDelayCNTR_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[8]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[7]  (
	.Q(InterConversionDelayCNTR_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[7]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[6]  (
	.Q(InterConversionDelayCNTR_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[6]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[5]  (
	.Q(InterConversionDelayCNTR_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[5]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[4]  (
	.Q(InterConversionDelayCNTR_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[4]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[3]  (
	.Q(InterConversionDelayCNTR_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[3]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[2]  (
	.Q(InterConversionDelayCNTR_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[2]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[1]  (
	.Q(InterConversionDelayCNTR_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[1]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \InterConversionDelayCNTR[0]  (
	.Q(InterConversionDelayCNTR_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayCNTR_s[0]),
	.EN(InterConversionDelayCNTRe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \ConversionCounter[2]  (
	.Q(ConversionCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_231),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @11:210
  SLE \ConversionCounter[1]  (
	.Q(ConversionCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_230),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @11:210
  SLE \ConversionCounter[3]  (
	.Q(ConversionCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_232),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @11:210
  SLE ExpA_CLK (
	.Q(ExpA_CLK_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intExpA_CLK_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE ExpA_CLK_EN (
	.Q(ExpA_CLK_EN_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_554_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE WriteConversion (
	.Q(WriteConversion_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_writeen_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE ResetCycleCounter (
	.Q(ResetCycleCounter_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_asyncresetcyclecounter_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE intWriteConversion2 (
	.Q(intWriteConversion2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intWriteConversion_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[0]  (
	.Q(State_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[1]  (
	.Q(State_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_86_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[2]  (
	.Q(State_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_88_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[3]  (
	.Q(State_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_90_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[4]  (
	.Q(State_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_92_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[5]  (
	.Q(State_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_37ss),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE \State[6]  (
	.Q(State_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_95_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE EndDelay (
	.Q(EndDelay_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(EndDelay_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE InterConversionDelayEN (
	.Q(InterConversionDelayEN_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InterConversionDelayEN_3),
	.EN(un2_slowenable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE Serial2ParallelCLR (
	.Q(Serial2ParallelCLR_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Serial2ParallelCLR_2),
	.EN(un2_slowenable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE ExpA_CS_L (
	.Q(ExpA_CS_L_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpA_CS_L_6),
	.EN(un2_slowenable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE intSerial2ParallelEN (
	.Q(intSerial2ParallelEN_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intSerial2ParallelEN_3),
	.EN(un2_slowenable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE intWriteConversion (
	.Q(intWriteConversion_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intWriteConversion_2),
	.EN(un2_slowenable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE InterConversionDelayTC (
	.Q(InterConversionDelayTC_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un3_preinterconversiondelaytc_0_0_Z),
	.EN(SlowEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:134
  SLE ConversionCounterEN (
	.Q(ConversionCounterEN_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ConversionCounterEN_3),
	.EN(un2_slowenable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \ConversionCounter[0]  (
	.Q(ConversionCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_558_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \intExpA_CLK[1]  (
	.Q(intExpA_CLK_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intExpA_CLK_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \intExpA_CLK[0]  (
	.Q(intExpA_CLK_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intExpA_CLK_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \CycleCounter[1]  (
	.Q(CycleCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_564_i),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \CycleCounter[0]  (
	.Q(CycleCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1670),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \CycleCounter[4]  (
	.Q(CycleCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_572_i),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \CycleCounter[3]  (
	.Q(CycleCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_570_i),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:210
  SLE \CycleCounter[2]  (
	.Q(CycleCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_568_i),
	.EN(CycleCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:250
  ARI1 InterConversionDelayTC_RNIP9SI (
	.FCO(InterConversionDelayCNTR_cry_cy),
	.S(InterConversionDelayTC_RNIP9SI_S),
	.Y(InterConversionDelayTC_RNIP9SI_Y),
	.B(InterConversionDelayTC_Z),
	.C(N_4074_i),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam InterConversionDelayTC_RNIP9SI.INIT=20'h41100;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNIGMJ71[0]  (
	.FCO(InterConversionDelayCNTR_cry[0]),
	.S(InterConversionDelayCNTR_s[0]),
	.Y(InterConversionDelayCNTR_RNIGMJ71_Y[0]),
	.B(InterConversionDelayCNTR_Z[0]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry_cy)
);
defparam \InterConversionDelayCNTR_RNIGMJ71[0] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNI84BS1[1]  (
	.FCO(InterConversionDelayCNTR_cry[1]),
	.S(InterConversionDelayCNTR_s[1]),
	.Y(InterConversionDelayCNTR_RNI84BS1_Y[1]),
	.B(InterConversionDelayCNTR_Z[1]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[0])
);
defparam \InterConversionDelayCNTR_RNI84BS1[1] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNI1J2H2[2]  (
	.FCO(InterConversionDelayCNTR_cry[2]),
	.S(InterConversionDelayCNTR_s[2]),
	.Y(InterConversionDelayCNTR_RNI1J2H2_Y[2]),
	.B(InterConversionDelayCNTR_Z[2]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[1])
);
defparam \InterConversionDelayCNTR_RNI1J2H2[2] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNIR2Q53[3]  (
	.FCO(InterConversionDelayCNTR_cry[3]),
	.S(InterConversionDelayCNTR_s[3]),
	.Y(InterConversionDelayCNTR_RNIR2Q53_Y[3]),
	.B(InterConversionDelayCNTR_Z[3]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[2])
);
defparam \InterConversionDelayCNTR_RNIR2Q53[3] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNIMJHQ3[4]  (
	.FCO(InterConversionDelayCNTR_cry[4]),
	.S(InterConversionDelayCNTR_s[4]),
	.Y(InterConversionDelayCNTR_RNIMJHQ3_Y[4]),
	.B(InterConversionDelayCNTR_Z[4]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[3])
);
defparam \InterConversionDelayCNTR_RNIMJHQ3[4] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNII59F4[5]  (
	.FCO(InterConversionDelayCNTR_cry[5]),
	.S(InterConversionDelayCNTR_s[5]),
	.Y(InterConversionDelayCNTR_RNII59F4_Y[5]),
	.B(InterConversionDelayCNTR_Z[5]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[4])
);
defparam \InterConversionDelayCNTR_RNII59F4[5] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNIFO045[6]  (
	.FCO(InterConversionDelayCNTR_cry[6]),
	.S(InterConversionDelayCNTR_s[6]),
	.Y(InterConversionDelayCNTR_RNIFO045_Y[6]),
	.B(InterConversionDelayCNTR_Z[6]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[5])
);
defparam \InterConversionDelayCNTR_RNIFO045[6] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNIDCOO5[7]  (
	.FCO(InterConversionDelayCNTR_cry[7]),
	.S(InterConversionDelayCNTR_s[7]),
	.Y(InterConversionDelayCNTR_RNIDCOO5_Y[7]),
	.B(InterConversionDelayCNTR_Z[7]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[6])
);
defparam \InterConversionDelayCNTR_RNIDCOO5[7] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNIC1GD6[8]  (
	.FCO(InterConversionDelayCNTR_cry[8]),
	.S(InterConversionDelayCNTR_s[8]),
	.Y(InterConversionDelayCNTR_RNIC1GD6_Y[8]),
	.B(InterConversionDelayCNTR_Z[8]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[7])
);
defparam \InterConversionDelayCNTR_RNIC1GD6[8] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNO[10]  (
	.FCO(InterConversionDelayCNTR_RNO_FCO[10]),
	.S(InterConversionDelayCNTR_s[10]),
	.Y(InterConversionDelayCNTR_RNO_Y[10]),
	.B(InterConversionDelayCNTR_Z[10]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[9])
);
defparam \InterConversionDelayCNTR_RNO[10] .INIT=20'h48800;
// @11:250
  ARI1 \InterConversionDelayCNTR_RNICN727[9]  (
	.FCO(InterConversionDelayCNTR_cry[9]),
	.S(InterConversionDelayCNTR_s[9]),
	.Y(InterConversionDelayCNTR_RNICN727_Y[9]),
	.B(InterConversionDelayCNTR_Z[9]),
	.C(InterConversionDelayTC_RNIP9SI_Y),
	.D(GND),
	.A(VCC),
	.FCI(InterConversionDelayCNTR_cry[8])
);
defparam \InterConversionDelayCNTR_RNICN727[9] .INIT=20'h48800;
// @11:138
  CFG4 \StateMachine.ExpA_CS_L_6  (
	.A(State_Z[4]),
	.B(N_148),
	.C(ExpA_CS_L_6_sm0),
	.D(ExpA_CS_L_6_2_0),
	.Y(ExpA_CS_L_6)
);
defparam \StateMachine.ExpA_CS_L_6 .INIT=16'hFF08;
// @11:138
  CFG4 \StateMachine.ExpA_CS_L_6_2_0  (
	.A(State_i_Z[7]),
	.B(Converting_Z),
	.C(ExpA_CS_L_6_sm0),
	.D(ExpA_CS_L_1z),
	.Y(ExpA_CS_L_6_2_0)
);
defparam \StateMachine.ExpA_CS_L_6_2_0 .INIT=16'hB010;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_0_1 (
	.A(LoopTime[1]),
	.B(N_25),
	.C(un3_preinterconversiondelaytc_0_0_1_1_Z),
	.D(InterConversionDelayCNTR_Z[5]),
	.Y(un3_preinterconversiondelaytc_0_0_1_Z)
);
defparam un3_preinterconversiondelaytc_0_0_1.INIT=16'h4404;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_0_1_1 (
	.A(InterConversionDelayCNTR_Z[2]),
	.B(N_9),
	.C(InterConversionDelayCNTR_Z[4]),
	.D(InterConversionDelayCNTR_Z[3]),
	.Y(un3_preinterconversiondelaytc_0_0_1_1_Z)
);
defparam un3_preinterconversiondelaytc_0_0_1_1.INIT=16'h0007;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_o9_0 (
	.A(InterConversionDelayCNTR_Z[7]),
	.B(un3_preinterconversiondelaytc_0_o9_0_1_Z),
	.C(InterConversionDelayCNTR_Z[9]),
	.D(InterConversionDelayCNTR_Z[10]),
	.Y(N_367)
);
defparam un3_preinterconversiondelaytc_0_o9_0.INIT=16'h4008;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_o9_0_1 (
	.A(LoopTime[2]),
	.B(LoopTime[1]),
	.C(LoopTime[0]),
	.D(InterConversionDelayCNTR_Z[10]),
	.Y(un3_preinterconversiondelaytc_0_o9_0_1_Z)
);
defparam un3_preinterconversiondelaytc_0_o9_0_1.INIT=16'h3055;
// @11:138
  CFG2 \StateMachine.ExpA_CS_L_6_2_1  (
	.A(State_i_Z[7]),
	.B(Converting_Z),
	.Y(N_132_i)
);
defparam \StateMachine.ExpA_CS_L_6_2_1 .INIT=4'h1;
// @11:279
  CFG2 un3_preinterconversiondelaytc_0_a9_1_0 (
	.A(LoopTime[1]),
	.B(LoopTime[2]),
	.Y(un3_preinterconversiondelaytc_0_a9_1_0_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_1_0.INIT=4'h1;
// @11:279
  CFG2 un3_preinterconversiondelaytc_0_o9_2 (
	.A(InterConversionDelayCNTR_Z[0]),
	.B(InterConversionDelayCNTR_Z[1]),
	.Y(N_9)
);
defparam un3_preinterconversiondelaytc_0_o9_2.INIT=4'hE;
// @11:279
  CFG2 un3_preinterconversiondelaytc_0_a3_1 (
	.A(LoopTime[0]),
	.B(LoopTime[2]),
	.Y(N_25)
);
defparam un3_preinterconversiondelaytc_0_a3_1.INIT=4'h1;
// @11:286
  CFG2 un1_writeen (
	.A(intWriteConversion_Z),
	.B(intWriteConversion2_Z),
	.Y(un1_writeen_Z)
);
defparam un1_writeen.INIT=4'h2;
// @11:134
  CFG2 \State_srsts_0_i_o3_0_o2[0]  (
	.A(N_4074_i),
	.B(SysRESET),
	.Y(State_srsts_0_i_o3_0_o2_0)
);
defparam \State_srsts_0_i_o3_0_o2[0] .INIT=4'hE;
// @11:181
  CFG2 ConversionCounterEN_1_sqmuxa_0_a3 (
	.A(EndDelay_Z),
	.B(State_Z[0]),
	.Y(ConversionCounterEN_1_sqmuxa)
);
defparam ConversionCounterEN_1_sqmuxa_0_a3.INIT=4'h8;
// @11:181
  CFG2 ConversionCounterEN_0_sqmuxa_0_o2 (
	.A(EndDelay_Z),
	.B(State_Z[0]),
	.Y(N_113_i)
);
defparam ConversionCounterEN_0_sqmuxa_0_o2.INIT=4'hB;
// @11:134
  CFG2 Converting_RNI0G0G (
	.A(SlowEnable),
	.B(Converting_Z),
	.Y(N_112)
);
defparam Converting_RNI0G0G.INIT=4'h7;
// @11:272
  CFG2 un1_asyncresetcyclecounter_0 (
	.A(State_i_Z[7]),
	.B(State_Z[3]),
	.Y(un1_asyncresetcyclecounter_0_Z)
);
defparam un1_asyncresetcyclecounter_0.INIT=4'hD;
// @11:210
  CFG2 CycleCounter_n0_i_a2 (
	.A(ResetCycleCounter_Z),
	.B(CycleCounter_Z[0]),
	.Y(N_1670)
);
defparam CycleCounter_n0_i_a2.INIT=4'h1;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_4_3 (
	.A(InterConversionDelayCNTR_Z[8]),
	.B(InterConversionDelayCNTR_Z[5]),
	.C(InterConversionDelayCNTR_Z[3]),
	.D(InterConversionDelayCNTR_Z[2]),
	.Y(un3_preinterconversiondelaytc_0_a9_4_3_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_4_3.INIT=16'h2000;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_6_7 (
	.A(InterConversionDelayCNTR_Z[5]),
	.B(InterConversionDelayCNTR_Z[4]),
	.C(InterConversionDelayCNTR_Z[3]),
	.D(InterConversionDelayCNTR_Z[2]),
	.Y(un3_preinterconversiondelaytc_0_a9_6_7_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_6_7.INIT=16'h0008;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_6_6 (
	.A(InterConversionDelayCNTR_Z[8]),
	.B(InterConversionDelayCNTR_Z[6]),
	.C(InterConversionDelayCNTR_Z[10]),
	.D(InterConversionDelayCNTR_Z[7]),
	.Y(un3_preinterconversiondelaytc_0_a9_6_6_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_6_6.INIT=16'h0008;
// @11:279
  CFG3 un3_preinterconversiondelaytc_0_a9_6_1 (
	.A(LoopTime[1]),
	.B(LoopTime[0]),
	.C(InterConversionDelayCNTR_Z[0]),
	.Y(un3_preinterconversiondelaytc_0_a9_6_1_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_6_1.INIT=8'h10;
// @11:138
  CFG4 \StateMachine.ConversionCounterEN_3_f0  (
	.A(State_Z[2]),
	.B(ConversionCounterEN_Z),
	.C(State_i_Z[7]),
	.D(N_113_i),
	.Y(ConversionCounterEN_3)
);
defparam \StateMachine.ConversionCounterEN_3_f0 .INIT=16'h4050;
// @11:123
  CFG4 un3_intconverting (
	.A(ConversionCounter_Z[2]),
	.B(ConversionCounter_Z[3]),
	.C(ConversionCounter_Z[1]),
	.D(ConversionCounter_Z[0]),
	.Y(un3_intconverting_Z)
);
defparam un3_intconverting.INIT=16'h0004;
// @11:138
  CFG4 \CycleCounter_RNI6ULV[2]  (
	.A(CycleCounter_Z[3]),
	.B(CycleCounter_Z[2]),
	.C(CycleCounter_Z[1]),
	.D(CycleCounter_Z[0]),
	.Y(N_1115)
);
defparam \CycleCounter_RNI6ULV[2] .INIT=16'hFFBF;
// @11:279
  CFG3 un3_preinterconversiondelaytc_0_o9_4 (
	.A(InterConversionDelayCNTR_Z[8]),
	.B(InterConversionDelayCNTR_Z[10]),
	.C(InterConversionDelayCNTR_Z[9]),
	.Y(N_12)
);
defparam un3_preinterconversiondelaytc_0_o9_4.INIT=8'hFE;
// @11:138
  CFG3 \StateMachine.intSerial2ParallelEN_3_f0  (
	.A(intSerial2ParallelEN_1z),
	.B(N_100_i),
	.C(ExpA_CS_L_0_sqmuxa_1),
	.Y(intSerial2ParallelEN_3)
);
defparam \StateMachine.intSerial2ParallelEN_3_f0 .INIT=8'h0B;
// @11:236
  CFG3 \un1_ConversionCounter_1_1.CO0  (
	.A(ConversionCounterEN_Z),
	.B(SlowEnable),
	.C(ConversionCounter_Z[0]),
	.Y(CO0)
);
defparam \un1_ConversionCounter_1_1.CO0 .INIT=8'h80;
// @34:131
  CFG3 InterConversionDelayEN_RNI4UO41 (
	.A(InterConversionDelayTC_RNIP9SI_Y),
	.B(InterConversionDelayEN_Z),
	.C(SlowEnable),
	.Y(InterConversionDelayCNTRe)
);
defparam InterConversionDelayEN_RNI4UO41.INIT=8'hD5;
// @11:138
  CFG3 \StateMachine.intWriteConversion_2_f0  (
	.A(intWriteConversion_Z),
	.B(State_Z[5]),
	.C(ExpA_CS_L_0_sqmuxa_1),
	.Y(intWriteConversion_2)
);
defparam \StateMachine.intWriteConversion_2_f0 .INIT=8'h32;
// @11:137
  CFG2 \StateMachine.un2_slowenable_0_a2  (
	.A(State_srsts_0_i_o3_0_o2_0),
	.B(SlowEnable),
	.Y(un2_slowenable)
);
defparam \StateMachine.un2_slowenable_0_a2 .INIT=4'h4;
// @11:134
  CFG3 \State_i_RNO_0[7]  (
	.A(SlowEnable),
	.B(State_Z[3]),
	.C(InterConversionDelayTC_Z),
	.Y(N_147)
);
defparam \State_i_RNO_0[7] .INIT=8'h80;
// @34:131
  CFG3 \intExpA_CLK_RNIM0UN[0]  (
	.A(SlowEnable),
	.B(intExpA_CLK_0),
	.C(ResetCycleCounter_Z),
	.Y(CycleCountere)
);
defparam \intExpA_CLK_RNIM0UN[0] .INIT=8'hF8;
// @11:217
  CFG3 un35_state_i_o2 (
	.A(CycleCounter_Z[3]),
	.B(CycleCounter_Z[2]),
	.C(CycleCounter_Z[1]),
	.Y(N_1400)
);
defparam un35_state_i_o2.INIT=8'hEA;
// @11:210
  CFG3 CycleCounter_n2_i_o2 (
	.A(CycleCounter_Z[2]),
	.B(CycleCounter_Z[1]),
	.C(CycleCounter_Z[0]),
	.Y(N_1136)
);
defparam CycleCounter_n2_i_o2.INIT=8'h7F;
// @11:226
  CFG3 \intExpA_CLK_5_u[0]  (
	.A(SlowEnable),
	.B(ExpA_CLK_EN_Z),
	.C(intExpA_CLK_0),
	.Y(intExpA_CLK_5[0])
);
defparam \intExpA_CLK_5_u[0] .INIT=8'h48;
// @11:138
  CFG4 \StateMachine.Serial2ParallelCLR_2_u  (
	.A(Converting_Z),
	.B(Serial2ParallelCLR_1z),
	.C(ConversionCounterEN_1_sqmuxa),
	.D(State_i_Z[7]),
	.Y(Serial2ParallelCLR_2)
);
defparam \StateMachine.Serial2ParallelCLR_2_u .INIT=16'hFCF5;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_4_5 (
	.A(InterConversionDelayCNTR_Z[4]),
	.B(InterConversionDelayCNTR_Z[6]),
	.C(N_9),
	.D(un3_preinterconversiondelaytc_0_a9_4_3_Z),
	.Y(un3_preinterconversiondelaytc_0_a9_4_5_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_4_5.INIT=16'h0200;
// @11:134
  CFG4 \State_srsts_0_i_0[3]  (
	.A(State_Z[2]),
	.B(State_Z[3]),
	.C(InterConversionDelayTC_Z),
	.D(SlowEnable),
	.Y(State_srsts_0_i_0_Z[3])
);
defparam \State_srsts_0_i_0[3] .INIT=16'h5133;
// @11:134
  CFG4 \State_srsts_0_i_0_0[0]  (
	.A(State_Z[0]),
	.B(State_Z[1]),
	.C(SlowEnable),
	.D(EndDelay_Z),
	.Y(State_srsts_0_i_0_0_Z[0])
);
defparam \State_srsts_0_i_0_0[0] .INIT=16'h1535;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_3_1_0 (
	.A(N_25),
	.B(InterConversionDelayCNTR_Z[7]),
	.C(InterConversionDelayCNTR_Z[5]),
	.D(InterConversionDelayCNTR_Z[4]),
	.Y(un3_preinterconversiondelaytc_0_a9_3_1)
);
defparam un3_preinterconversiondelaytc_0_a9_3_1_0.INIT=16'h8000;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_0 (
	.A(LoopTime[0]),
	.B(N_12),
	.C(LoopTime[2]),
	.D(LoopTime[1]),
	.Y(N_16)
);
defparam un3_preinterconversiondelaytc_0_a9_0.INIT=16'h040C;
// @11:138
  CFG4 \StateMachine.InterConversionDelayEN_3_iv  (
	.A(InterConversionDelayTC_Z),
	.B(N_132_i),
	.C(InterConversionDelayEN_Z),
	.D(State_Z[3]),
	.Y(InterConversionDelayEN_3)
);
defparam \StateMachine.InterConversionDelayEN_3_iv .INIT=16'h5530;
// @11:236
  CFG2 \un1_ConversionCounter_1_1.SUM[1]  (
	.A(CO0),
	.B(ConversionCounter_Z[1]),
	.Y(N_230)
);
defparam \un1_ConversionCounter_1_1.SUM[1] .INIT=4'h6;
// @11:210
  CFG4 EndDelay_2 (
	.A(State_Z[0]),
	.B(EndDelay_Z),
	.C(State_i_Z[7]),
	.D(SlowEnable),
	.Y(EndDelay_2_Z)
);
defparam EndDelay_2.INIT=16'hE0C0;
// @11:138
  CFG2 un1_ExpA_CS_L_0_sqmuxa_i_a2_0_a2 (
	.A(N_1115),
	.B(CycleCounter_Z[4]),
	.Y(N_148)
);
defparam un1_ExpA_CS_L_0_sqmuxa_i_a2_0_a2.INIT=4'h4;
// @11:134
  CFG2 \State_srsts_0_i_a2[6]  (
	.A(N_1115),
	.B(CycleCounter_Z[4]),
	.Y(N_157)
);
defparam \State_srsts_0_i_a2[6] .INIT=4'h1;
// @11:210
  CFG3 \CycleCounter_RNO[1]  (
	.A(CycleCounter_Z[0]),
	.B(ResetCycleCounter_Z),
	.C(CycleCounter_Z[1]),
	.Y(N_564_i)
);
defparam \CycleCounter_RNO[1] .INIT=8'h12;
// @11:134
  CFG4 \State_RNO[1]  (
	.A(State_Z[5]),
	.B(State_Z[1]),
	.C(State_srsts_0_i_o3_0_o2_0),
	.D(SlowEnable),
	.Y(N_86_i)
);
defparam \State_RNO[1] .INIT=16'h0A0C;
// @11:134
  CFG4 \State_RNO[2]  (
	.A(State_Z[2]),
	.B(N_113_i),
	.C(SlowEnable),
	.D(State_srsts_0_i_o3_0_o2_0),
	.Y(N_88_i)
);
defparam \State_RNO[2] .INIT=16'h003A;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_0_0 (
	.A(un3_preinterconversiondelaytc_0_a9_1_0_Z),
	.B(N_25),
	.C(InterConversionDelayCNTR_Z[7]),
	.D(InterConversionDelayCNTR_Z[6]),
	.Y(un3_preinterconversiondelaytc_0_0_0_Z)
);
defparam un3_preinterconversiondelaytc_0_0_0.INIT=16'hEAA0;
// @11:134
  CFG4 \State_srsts_0_i_0[6]  (
	.A(State_i_Z[7]),
	.B(State_Z[6]),
	.C(State_srsts_0_i_o3_0_o2_0),
	.D(N_112),
	.Y(State_srsts_0_i_0_Z[6])
);
defparam \State_srsts_0_i_0[6] .INIT=16'hF3F2;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_a9_6_8 (
	.A(InterConversionDelayCNTR_Z[1]),
	.B(InterConversionDelayCNTR_Z[9]),
	.C(un3_preinterconversiondelaytc_0_a9_6_1_Z),
	.D(un3_preinterconversiondelaytc_0_a9_6_6_Z),
	.Y(un3_preinterconversiondelaytc_0_a9_6_8_Z)
);
defparam un3_preinterconversiondelaytc_0_a9_6_8.INIT=16'h4000;
// @11:236
  CFG3 \un1_ConversionCounter_1_1.SUM[2]  (
	.A(ConversionCounter_Z[1]),
	.B(CO0),
	.C(ConversionCounter_Z[2]),
	.Y(N_231)
);
defparam \un1_ConversionCounter_1_1.SUM[2] .INIT=8'h78;
// @11:134
  CFG4 \State_srsts_0_0[5]  (
	.A(SlowEnable),
	.B(State_Z[5]),
	.C(State_srsts_0_i_o3_0_o2_0),
	.D(ExpA_CS_L_0_sqmuxa_1),
	.Y(N_37ss)
);
defparam \State_srsts_0_0[5] .INIT=16'h0E04;
// @11:162
  CFG2 ExpA_CS_L_0_sqmuxa_1_0_a2 (
	.A(N_148),
	.B(State_Z[4]),
	.Y(ExpA_CS_L_0_sqmuxa_1)
);
defparam ExpA_CS_L_0_sqmuxa_1_0_a2.INIT=4'h8;
// @11:210
  CFG4 \ConversionCounter_RNO[0]  (
	.A(ConversionCounterEN_Z),
	.B(ConversionCounter_Z[0]),
	.C(N_4074_i),
	.D(SlowEnable),
	.Y(N_558_i)
);
defparam \ConversionCounter_RNO[0] .INIT=16'h060C;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_0_2 (
	.A(InterConversionDelayCNTR_Z[2]),
	.B(InterConversionDelayCNTR_Z[3]),
	.C(un3_preinterconversiondelaytc_0_a9_3_1),
	.D(un3_preinterconversiondelaytc_0_0_0_Z),
	.Y(un3_preinterconversiondelaytc_0_0_2_Z)
);
defparam un3_preinterconversiondelaytc_0_0_2.INIT=16'hFFE0;
// @11:236
  CFG4 \un1_ConversionCounter_1_1.SUM[3]  (
	.A(ConversionCounter_Z[1]),
	.B(CO0),
	.C(ConversionCounter_Z[3]),
	.D(ConversionCounter_Z[2]),
	.Y(N_232)
);
defparam \un1_ConversionCounter_1_1.SUM[3] .INIT=16'h78F0;
// @11:138
  CFG4 un1_ExpA_CS_L_0_sqmuxa_i_0 (
	.A(N_1115),
	.B(N_148),
	.C(State_Z[6]),
	.D(State_Z[4]),
	.Y(N_100_i)
);
defparam un1_ExpA_CS_L_0_sqmuxa_i_0.INIT=16'hCCEF;
// @11:134
  CFG4 \State_srsts_0_i_0_a2[4]  (
	.A(SlowEnable),
	.B(N_1115),
	.C(State_Z[6]),
	.D(State_Z[4]),
	.Y(N_1666)
);
defparam \State_srsts_0_i_0_a2[4] .INIT=16'h00DF;
// @11:210
  CFG4 ExpA_CLK_EN_RNO (
	.A(CycleCounter_Z[4]),
	.B(State_Z[6]),
	.C(State_Z[4]),
	.D(N_1400),
	.Y(N_554_i)
);
defparam ExpA_CLK_EN_RNO.INIT=16'h54FC;
// @11:134
  CFG2 \State_RNO[0]  (
	.A(State_srsts_0_i_o3_0_o2_0),
	.B(State_srsts_0_i_0_0_Z[0]),
	.Y(N_84_i)
);
defparam \State_RNO[0] .INIT=4'h1;
// @11:134
  CFG2 \State_RNO[3]  (
	.A(State_srsts_0_i_o3_0_o2_0),
	.B(State_srsts_0_i_0_Z[3]),
	.Y(N_90_i)
);
defparam \State_RNO[3] .INIT=4'h1;
// @11:134
  CFG4 \State_i_RNO[7]  (
	.A(State_i_Z[7]),
	.B(N_147),
	.C(N_112),
	.D(State_srsts_0_i_o3_0_o2_0),
	.Y(N_104_i)
);
defparam \State_i_RNO[7] .INIT=16'h0023;
// @11:210
  CFG3 \CycleCounter_RNO[3]  (
	.A(CycleCounter_Z[3]),
	.B(ResetCycleCounter_Z),
	.C(N_1136),
	.Y(N_570_i)
);
defparam \CycleCounter_RNO[3] .INIT=8'h21;
// @11:210
  CFG4 \CycleCounter_RNO[2]  (
	.A(CycleCounter_Z[0]),
	.B(ResetCycleCounter_Z),
	.C(CycleCounter_Z[2]),
	.D(CycleCounter_Z[1]),
	.Y(N_568_i)
);
defparam \CycleCounter_RNO[2] .INIT=16'h1230;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_0_4 (
	.A(un3_preinterconversiondelaytc_0_a9_6_7_Z),
	.B(N_367),
	.C(un3_preinterconversiondelaytc_0_a9_4_5_Z),
	.D(un3_preinterconversiondelaytc_0_a9_6_8_Z),
	.Y(un3_preinterconversiondelaytc_0_0_4_Z)
);
defparam un3_preinterconversiondelaytc_0_0_4.INIT=16'hEAC0;
// @11:138
  CFG4 \StateMachine.ExpA_CS_L_6s2  (
	.A(State_i_Z[7]),
	.B(N_157),
	.C(State_Z[6]),
	.D(State_Z[4]),
	.Y(ExpA_CS_L_6_sm0)
);
defparam \StateMachine.ExpA_CS_L_6s2 .INIT=16'h55DF;
// @11:134
  CFG4 \State_RNO[6]  (
	.A(N_157),
	.B(State_srsts_0_i_0_Z[6]),
	.C(State_i_Z[7]),
	.D(SlowEnable),
	.Y(N_95_i)
);
defparam \State_RNO[6] .INIT=16'h1333;
// @11:210
  CFG4 \CycleCounter_RNO[4]  (
	.A(CycleCounter_Z[3]),
	.B(CycleCounter_Z[4]),
	.C(N_1136),
	.D(ResetCycleCounter_Z),
	.Y(N_572_i)
);
defparam \CycleCounter_RNO[4] .INIT=16'h00C6;
// @11:134
  CFG4 \State_RNO[4]  (
	.A(N_1666),
	.B(SlowEnable),
	.C(State_srsts_0_i_o3_0_o2_0),
	.D(N_148),
	.Y(N_92_i)
);
defparam \State_RNO[4] .INIT=16'h0105;
// @11:279
  CFG4 un3_preinterconversiondelaytc_0_0 (
	.A(un3_preinterconversiondelaytc_0_0_2_Z),
	.B(N_16),
	.C(un3_preinterconversiondelaytc_0_0_4_Z),
	.D(un3_preinterconversiondelaytc_0_0_1_Z),
	.Y(un3_preinterconversiondelaytc_0_0_Z)
);
defparam un3_preinterconversiondelaytc_0_0.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* StateMachine */

module Serial2Parallel (
  S2P_Data,
  S2P_Addr,
  intExpA_CLK_0,
  ExpA_DATA_5,
  ExpA_DATA_3,
  ExpA_DATA_0,
  SlowEnable,
  intSerial2ParallelEN,
  Serial2ParallelCLR,
  N_4074_i,
  M_MUXED_ADC_DATA0_QA0_SIGB_c,
  M_MUXED_ADC_DATA1_QA1_SIGA_c,
  N_793_i,
  N_808_i,
  N_823_i,
  N_839_i,
  N_841_i,
  SysClk
)
;
output [15:0] S2P_Data ;
input [3:0] S2P_Addr ;
input intExpA_CLK_0 ;
input ExpA_DATA_5 ;
input ExpA_DATA_3 ;
input ExpA_DATA_0 ;
input SlowEnable ;
input intSerial2ParallelEN ;
input Serial2ParallelCLR ;
input N_4074_i ;
input M_MUXED_ADC_DATA0_QA0_SIGB_c ;
input M_MUXED_ADC_DATA1_QA1_SIGA_c ;
input N_793_i ;
input N_808_i ;
input N_823_i ;
input N_839_i ;
input N_841_i ;
input SysClk ;
wire intExpA_CLK_0 ;
wire ExpA_DATA_5 ;
wire ExpA_DATA_3 ;
wire ExpA_DATA_0 ;
wire SlowEnable ;
wire intSerial2ParallelEN ;
wire Serial2ParallelCLR ;
wire N_4074_i ;
wire M_MUXED_ADC_DATA0_QA0_SIGB_c ;
wire M_MUXED_ADC_DATA1_QA1_SIGA_c ;
wire N_793_i ;
wire N_808_i ;
wire N_823_i ;
wire N_839_i ;
wire N_841_i ;
wire SysClk ;
wire [15:0] S2P_M3Ch1_Data_Z;
wire [15:0] S2P_M3Ch0_Data_Z;
wire [15:0] S2P_M2Ch1_Data_Z;
wire [15:0] S2P_M2Ch0_Data_Z;
wire [15:0] S2P_M1Ch1_Data_Z;
wire [15:0] S2P_M1Ch0_Data_Z;
wire [15:0] S2P_M0Ch1_Data_Z;
wire [15:0] S2P_M0Ch0_Data_Z;
wire [15:0] S2P_CtrlAxis1_Data_Z;
wire [15:0] S2P_CtrlAxis0_Data_Z;
wire [15:0] S2P_Data_6_1_0_co1;
wire [15:0] S2P_Data_6_1_0_wmux_0_S;
wire [15:0] S2P_Data_6_1_0_y0;
wire [15:0] S2P_Data_6_1_0_co0;
wire [15:0] S2P_Data_6_1_0_wmux_S;
wire [15:0] S2P_Data_5_1_0_co1;
wire [15:0] S2P_Data_5_1_0_wmux_0_S;
wire [15:0] S2P_Data_5_1_0_y0;
wire [15:0] S2P_Data_5_1_0_co0;
wire [15:0] S2P_Data_5_1_0_wmux_S;
wire un1_synchedtick_1 ;
wire un1_synchedtick_i ;
wire VCC ;
wire Serial2ParallelEN_or ;
wire GND ;
wire N_265 ;
wire N_268 ;
wire N_247 ;
wire N_260 ;
wire N_258 ;
wire N_257 ;
wire N_269 ;
wire N_266 ;
wire N_252 ;
wire N_250 ;
wire N_253 ;
wire N_263 ;
wire N_267 ;
wire N_264 ;
wire N_256 ;
wire N_254 ;
wire N_262 ;
wire N_259 ;
wire N_255 ;
wire N_248 ;
wire N_273 ;
wire N_251 ;
wire N_275 ;
wire N_261 ;
wire N_249 ;
wire N_274 ;
wire N_276 ;
wire N_271 ;
wire N_277 ;
wire N_272 ;
wire N_278 ;
wire N_270 ;
wire N_296 ;
wire N_295 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire N_288 ;
wire N_286 ;
wire N_284 ;
wire N_283 ;
wire N_282 ;
wire N_294 ;
wire N_287 ;
wire N_285 ;
wire N_281 ;
wire S2P_Data_sn_N_7_mux ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
  CFG1 un1_synchedtick_RNIPIU7 (
	.A(un1_synchedtick_1),
	.Y(un1_synchedtick_i)
);
defparam un1_synchedtick_RNIPIU7.INIT=2'h1;
// @10:74
  SLE \S2P_M3Ch1_Data[15]  (
	.Q(S2P_M3Ch1_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[14]  (
	.Q(S2P_M3Ch1_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[13]  (
	.Q(S2P_M3Ch1_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[12]  (
	.Q(S2P_M3Ch1_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[11]  (
	.Q(S2P_M3Ch1_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[10]  (
	.Q(S2P_M3Ch1_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[9]  (
	.Q(S2P_M3Ch1_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[8]  (
	.Q(S2P_M3Ch1_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[7]  (
	.Q(S2P_M3Ch1_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[6]  (
	.Q(S2P_M3Ch1_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[5]  (
	.Q(S2P_M3Ch1_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[4]  (
	.Q(S2P_M3Ch1_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[3]  (
	.Q(S2P_M3Ch1_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[2]  (
	.Q(S2P_M3Ch1_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[1]  (
	.Q(S2P_M3Ch1_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch1_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch1_Data[0]  (
	.Q(S2P_M3Ch1_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_841_i),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[15]  (
	.Q(S2P_M3Ch0_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[14]  (
	.Q(S2P_M3Ch0_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[13]  (
	.Q(S2P_M3Ch0_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[12]  (
	.Q(S2P_M3Ch0_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[11]  (
	.Q(S2P_M3Ch0_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[10]  (
	.Q(S2P_M3Ch0_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[9]  (
	.Q(S2P_M3Ch0_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[8]  (
	.Q(S2P_M3Ch0_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[7]  (
	.Q(S2P_M3Ch0_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[6]  (
	.Q(S2P_M3Ch0_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[5]  (
	.Q(S2P_M3Ch0_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[4]  (
	.Q(S2P_M3Ch0_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[3]  (
	.Q(S2P_M3Ch0_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[2]  (
	.Q(S2P_M3Ch0_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[1]  (
	.Q(S2P_M3Ch0_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M3Ch0_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M3Ch0_Data[0]  (
	.Q(S2P_M3Ch0_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_839_i),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[15]  (
	.Q(S2P_M2Ch1_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[14]  (
	.Q(S2P_M2Ch1_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[13]  (
	.Q(S2P_M2Ch1_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[12]  (
	.Q(S2P_M2Ch1_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[11]  (
	.Q(S2P_M2Ch1_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[10]  (
	.Q(S2P_M2Ch1_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[9]  (
	.Q(S2P_M2Ch1_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[8]  (
	.Q(S2P_M2Ch1_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[7]  (
	.Q(S2P_M2Ch1_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[6]  (
	.Q(S2P_M2Ch1_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[5]  (
	.Q(S2P_M2Ch1_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[4]  (
	.Q(S2P_M2Ch1_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[3]  (
	.Q(S2P_M2Ch1_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[2]  (
	.Q(S2P_M2Ch1_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[1]  (
	.Q(S2P_M2Ch1_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch1_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch1_Data[0]  (
	.Q(S2P_M2Ch1_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpA_DATA_5),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[15]  (
	.Q(S2P_M2Ch0_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[14]  (
	.Q(S2P_M2Ch0_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[13]  (
	.Q(S2P_M2Ch0_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[12]  (
	.Q(S2P_M2Ch0_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[11]  (
	.Q(S2P_M2Ch0_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[10]  (
	.Q(S2P_M2Ch0_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[9]  (
	.Q(S2P_M2Ch0_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[8]  (
	.Q(S2P_M2Ch0_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[7]  (
	.Q(S2P_M2Ch0_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[6]  (
	.Q(S2P_M2Ch0_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[5]  (
	.Q(S2P_M2Ch0_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[4]  (
	.Q(S2P_M2Ch0_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[3]  (
	.Q(S2P_M2Ch0_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[2]  (
	.Q(S2P_M2Ch0_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[1]  (
	.Q(S2P_M2Ch0_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M2Ch0_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M2Ch0_Data[0]  (
	.Q(S2P_M2Ch0_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_823_i),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[15]  (
	.Q(S2P_M1Ch1_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[14]  (
	.Q(S2P_M1Ch1_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[13]  (
	.Q(S2P_M1Ch1_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[12]  (
	.Q(S2P_M1Ch1_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[11]  (
	.Q(S2P_M1Ch1_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[10]  (
	.Q(S2P_M1Ch1_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[9]  (
	.Q(S2P_M1Ch1_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[8]  (
	.Q(S2P_M1Ch1_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[7]  (
	.Q(S2P_M1Ch1_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[6]  (
	.Q(S2P_M1Ch1_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[5]  (
	.Q(S2P_M1Ch1_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[4]  (
	.Q(S2P_M1Ch1_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[3]  (
	.Q(S2P_M1Ch1_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[2]  (
	.Q(S2P_M1Ch1_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[1]  (
	.Q(S2P_M1Ch1_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch1_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch1_Data[0]  (
	.Q(S2P_M1Ch1_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpA_DATA_3),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[15]  (
	.Q(S2P_M1Ch0_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[14]  (
	.Q(S2P_M1Ch0_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[13]  (
	.Q(S2P_M1Ch0_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[12]  (
	.Q(S2P_M1Ch0_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[11]  (
	.Q(S2P_M1Ch0_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[10]  (
	.Q(S2P_M1Ch0_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[9]  (
	.Q(S2P_M1Ch0_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[8]  (
	.Q(S2P_M1Ch0_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[7]  (
	.Q(S2P_M1Ch0_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[6]  (
	.Q(S2P_M1Ch0_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[5]  (
	.Q(S2P_M1Ch0_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[4]  (
	.Q(S2P_M1Ch0_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[3]  (
	.Q(S2P_M1Ch0_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[2]  (
	.Q(S2P_M1Ch0_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[1]  (
	.Q(S2P_M1Ch0_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M1Ch0_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M1Ch0_Data[0]  (
	.Q(S2P_M1Ch0_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_808_i),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[15]  (
	.Q(S2P_M0Ch1_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[14]  (
	.Q(S2P_M0Ch1_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[13]  (
	.Q(S2P_M0Ch1_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[12]  (
	.Q(S2P_M0Ch1_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[11]  (
	.Q(S2P_M0Ch1_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[10]  (
	.Q(S2P_M0Ch1_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[9]  (
	.Q(S2P_M0Ch1_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[8]  (
	.Q(S2P_M0Ch1_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[7]  (
	.Q(S2P_M0Ch1_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[6]  (
	.Q(S2P_M0Ch1_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[5]  (
	.Q(S2P_M0Ch1_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[4]  (
	.Q(S2P_M0Ch1_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[3]  (
	.Q(S2P_M0Ch1_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[2]  (
	.Q(S2P_M0Ch1_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[1]  (
	.Q(S2P_M0Ch1_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch1_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch1_Data[0]  (
	.Q(S2P_M0Ch1_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_793_i),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[15]  (
	.Q(S2P_M0Ch0_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[14]  (
	.Q(S2P_M0Ch0_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[13]  (
	.Q(S2P_M0Ch0_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[12]  (
	.Q(S2P_M0Ch0_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[11]  (
	.Q(S2P_M0Ch0_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[10]  (
	.Q(S2P_M0Ch0_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[9]  (
	.Q(S2P_M0Ch0_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[8]  (
	.Q(S2P_M0Ch0_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[7]  (
	.Q(S2P_M0Ch0_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[6]  (
	.Q(S2P_M0Ch0_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[5]  (
	.Q(S2P_M0Ch0_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[4]  (
	.Q(S2P_M0Ch0_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[3]  (
	.Q(S2P_M0Ch0_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[2]  (
	.Q(S2P_M0Ch0_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[1]  (
	.Q(S2P_M0Ch0_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_M0Ch0_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_M0Ch0_Data[0]  (
	.Q(S2P_M0Ch0_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpA_DATA_0),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[15]  (
	.Q(S2P_CtrlAxis1_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[14]  (
	.Q(S2P_CtrlAxis1_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[13]  (
	.Q(S2P_CtrlAxis1_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[12]  (
	.Q(S2P_CtrlAxis1_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[11]  (
	.Q(S2P_CtrlAxis1_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[10]  (
	.Q(S2P_CtrlAxis1_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[9]  (
	.Q(S2P_CtrlAxis1_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[8]  (
	.Q(S2P_CtrlAxis1_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[7]  (
	.Q(S2P_CtrlAxis1_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[6]  (
	.Q(S2P_CtrlAxis1_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[5]  (
	.Q(S2P_CtrlAxis1_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[4]  (
	.Q(S2P_CtrlAxis1_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[3]  (
	.Q(S2P_CtrlAxis1_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[2]  (
	.Q(S2P_CtrlAxis1_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[1]  (
	.Q(S2P_CtrlAxis1_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis1_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis1_Data[0]  (
	.Q(S2P_CtrlAxis1_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[15]  (
	.Q(S2P_CtrlAxis0_Data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[14]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[14]  (
	.Q(S2P_CtrlAxis0_Data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[13]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[13]  (
	.Q(S2P_CtrlAxis0_Data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[12]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[12]  (
	.Q(S2P_CtrlAxis0_Data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[11]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[11]  (
	.Q(S2P_CtrlAxis0_Data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[10]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[10]  (
	.Q(S2P_CtrlAxis0_Data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[9]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[9]  (
	.Q(S2P_CtrlAxis0_Data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[8]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[8]  (
	.Q(S2P_CtrlAxis0_Data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[7]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[7]  (
	.Q(S2P_CtrlAxis0_Data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[6]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[6]  (
	.Q(S2P_CtrlAxis0_Data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[5]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[5]  (
	.Q(S2P_CtrlAxis0_Data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[4]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[4]  (
	.Q(S2P_CtrlAxis0_Data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[3]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[3]  (
	.Q(S2P_CtrlAxis0_Data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[2]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[2]  (
	.Q(S2P_CtrlAxis0_Data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[1]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[1]  (
	.Q(S2P_CtrlAxis0_Data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(S2P_CtrlAxis0_Data_Z[0]),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:74
  SLE \S2P_CtrlAxis0_Data[0]  (
	.Q(S2P_CtrlAxis0_Data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.EN(Serial2ParallelEN_or),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_synchedtick_i)
);
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[2]  (
	.FCO(S2P_Data_6_1_0_co1[2]),
	.S(S2P_Data_6_1_0_wmux_0_S[2]),
	.Y(N_265),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[2]),
	.D(S2P_M2Ch1_Data_Z[2]),
	.A(S2P_Data_6_1_0_y0[2]),
	.FCI(S2P_Data_6_1_0_co0[2])
);
defparam \S2P_Data_6_1_0_wmux_0[2] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[2]  (
	.FCO(S2P_Data_6_1_0_co0[2]),
	.S(S2P_Data_6_1_0_wmux_S[2]),
	.Y(S2P_Data_6_1_0_y0[2]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[2]),
	.D(S2P_M2Ch0_Data_Z[2]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[2] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[5]  (
	.FCO(S2P_Data_6_1_0_co1[5]),
	.S(S2P_Data_6_1_0_wmux_0_S[5]),
	.Y(N_268),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[5]),
	.D(S2P_M2Ch1_Data_Z[5]),
	.A(S2P_Data_6_1_0_y0[5]),
	.FCI(S2P_Data_6_1_0_co0[5])
);
defparam \S2P_Data_6_1_0_wmux_0[5] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[5]  (
	.FCO(S2P_Data_6_1_0_co0[5]),
	.S(S2P_Data_6_1_0_wmux_S[5]),
	.Y(S2P_Data_6_1_0_y0[5]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[5]),
	.D(S2P_M2Ch0_Data_Z[5]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[5] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[0]  (
	.FCO(S2P_Data_5_1_0_co1[0]),
	.S(S2P_Data_5_1_0_wmux_0_S[0]),
	.Y(N_247),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[0]),
	.D(S2P_M0Ch1_Data_Z[0]),
	.A(S2P_Data_5_1_0_y0[0]),
	.FCI(S2P_Data_5_1_0_co0[0])
);
defparam \S2P_Data_5_1_0_wmux_0[0] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[0]  (
	.FCO(S2P_Data_5_1_0_co0[0]),
	.S(S2P_Data_5_1_0_wmux_S[0]),
	.Y(S2P_Data_5_1_0_y0[0]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[0]),
	.D(S2P_CtrlAxis1_Data_Z[0]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[0] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[13]  (
	.FCO(S2P_Data_5_1_0_co1[13]),
	.S(S2P_Data_5_1_0_wmux_0_S[13]),
	.Y(N_260),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[13]),
	.D(S2P_M0Ch1_Data_Z[13]),
	.A(S2P_Data_5_1_0_y0[13]),
	.FCI(S2P_Data_5_1_0_co0[13])
);
defparam \S2P_Data_5_1_0_wmux_0[13] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[13]  (
	.FCO(S2P_Data_5_1_0_co0[13]),
	.S(S2P_Data_5_1_0_wmux_S[13]),
	.Y(S2P_Data_5_1_0_y0[13]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[13]),
	.D(S2P_CtrlAxis1_Data_Z[13]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[13] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[11]  (
	.FCO(S2P_Data_5_1_0_co1[11]),
	.S(S2P_Data_5_1_0_wmux_0_S[11]),
	.Y(N_258),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[11]),
	.D(S2P_M0Ch1_Data_Z[11]),
	.A(S2P_Data_5_1_0_y0[11]),
	.FCI(S2P_Data_5_1_0_co0[11])
);
defparam \S2P_Data_5_1_0_wmux_0[11] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[11]  (
	.FCO(S2P_Data_5_1_0_co0[11]),
	.S(S2P_Data_5_1_0_wmux_S[11]),
	.Y(S2P_Data_5_1_0_y0[11]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[11]),
	.D(S2P_CtrlAxis1_Data_Z[11]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[11] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[10]  (
	.FCO(S2P_Data_5_1_0_co1[10]),
	.S(S2P_Data_5_1_0_wmux_0_S[10]),
	.Y(N_257),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[10]),
	.D(S2P_M0Ch1_Data_Z[10]),
	.A(S2P_Data_5_1_0_y0[10]),
	.FCI(S2P_Data_5_1_0_co0[10])
);
defparam \S2P_Data_5_1_0_wmux_0[10] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[10]  (
	.FCO(S2P_Data_5_1_0_co0[10]),
	.S(S2P_Data_5_1_0_wmux_S[10]),
	.Y(S2P_Data_5_1_0_y0[10]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[10]),
	.D(S2P_CtrlAxis1_Data_Z[10]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[10] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[6]  (
	.FCO(S2P_Data_6_1_0_co1[6]),
	.S(S2P_Data_6_1_0_wmux_0_S[6]),
	.Y(N_269),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[6]),
	.D(S2P_M2Ch1_Data_Z[6]),
	.A(S2P_Data_6_1_0_y0[6]),
	.FCI(S2P_Data_6_1_0_co0[6])
);
defparam \S2P_Data_6_1_0_wmux_0[6] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[6]  (
	.FCO(S2P_Data_6_1_0_co0[6]),
	.S(S2P_Data_6_1_0_wmux_S[6]),
	.Y(S2P_Data_6_1_0_y0[6]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[6]),
	.D(S2P_M2Ch0_Data_Z[6]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[6] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[3]  (
	.FCO(S2P_Data_6_1_0_co1[3]),
	.S(S2P_Data_6_1_0_wmux_0_S[3]),
	.Y(N_266),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[3]),
	.D(S2P_M2Ch1_Data_Z[3]),
	.A(S2P_Data_6_1_0_y0[3]),
	.FCI(S2P_Data_6_1_0_co0[3])
);
defparam \S2P_Data_6_1_0_wmux_0[3] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[3]  (
	.FCO(S2P_Data_6_1_0_co0[3]),
	.S(S2P_Data_6_1_0_wmux_S[3]),
	.Y(S2P_Data_6_1_0_y0[3]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[3]),
	.D(S2P_M2Ch0_Data_Z[3]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[3] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[5]  (
	.FCO(S2P_Data_5_1_0_co1[5]),
	.S(S2P_Data_5_1_0_wmux_0_S[5]),
	.Y(N_252),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[5]),
	.D(S2P_M0Ch1_Data_Z[5]),
	.A(S2P_Data_5_1_0_y0[5]),
	.FCI(S2P_Data_5_1_0_co0[5])
);
defparam \S2P_Data_5_1_0_wmux_0[5] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[5]  (
	.FCO(S2P_Data_5_1_0_co0[5]),
	.S(S2P_Data_5_1_0_wmux_S[5]),
	.Y(S2P_Data_5_1_0_y0[5]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[5]),
	.D(S2P_CtrlAxis1_Data_Z[5]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[5] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[3]  (
	.FCO(S2P_Data_5_1_0_co1[3]),
	.S(S2P_Data_5_1_0_wmux_0_S[3]),
	.Y(N_250),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[3]),
	.D(S2P_M0Ch1_Data_Z[3]),
	.A(S2P_Data_5_1_0_y0[3]),
	.FCI(S2P_Data_5_1_0_co0[3])
);
defparam \S2P_Data_5_1_0_wmux_0[3] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[3]  (
	.FCO(S2P_Data_5_1_0_co0[3]),
	.S(S2P_Data_5_1_0_wmux_S[3]),
	.Y(S2P_Data_5_1_0_y0[3]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[3]),
	.D(S2P_CtrlAxis1_Data_Z[3]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[3] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[6]  (
	.FCO(S2P_Data_5_1_0_co1[6]),
	.S(S2P_Data_5_1_0_wmux_0_S[6]),
	.Y(N_253),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[6]),
	.D(S2P_M0Ch1_Data_Z[6]),
	.A(S2P_Data_5_1_0_y0[6]),
	.FCI(S2P_Data_5_1_0_co0[6])
);
defparam \S2P_Data_5_1_0_wmux_0[6] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[6]  (
	.FCO(S2P_Data_5_1_0_co0[6]),
	.S(S2P_Data_5_1_0_wmux_S[6]),
	.Y(S2P_Data_5_1_0_y0[6]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[6]),
	.D(S2P_CtrlAxis1_Data_Z[6]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[6] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[0]  (
	.FCO(S2P_Data_6_1_0_co1[0]),
	.S(S2P_Data_6_1_0_wmux_0_S[0]),
	.Y(N_263),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[0]),
	.D(S2P_M2Ch1_Data_Z[0]),
	.A(S2P_Data_6_1_0_y0[0]),
	.FCI(S2P_Data_6_1_0_co0[0])
);
defparam \S2P_Data_6_1_0_wmux_0[0] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[0]  (
	.FCO(S2P_Data_6_1_0_co0[0]),
	.S(S2P_Data_6_1_0_wmux_S[0]),
	.Y(S2P_Data_6_1_0_y0[0]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[0]),
	.D(S2P_M2Ch0_Data_Z[0]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[0] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[4]  (
	.FCO(S2P_Data_6_1_0_co1[4]),
	.S(S2P_Data_6_1_0_wmux_0_S[4]),
	.Y(N_267),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[4]),
	.D(S2P_M2Ch1_Data_Z[4]),
	.A(S2P_Data_6_1_0_y0[4]),
	.FCI(S2P_Data_6_1_0_co0[4])
);
defparam \S2P_Data_6_1_0_wmux_0[4] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[4]  (
	.FCO(S2P_Data_6_1_0_co0[4]),
	.S(S2P_Data_6_1_0_wmux_S[4]),
	.Y(S2P_Data_6_1_0_y0[4]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[4]),
	.D(S2P_M2Ch0_Data_Z[4]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[4] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[1]  (
	.FCO(S2P_Data_6_1_0_co1[1]),
	.S(S2P_Data_6_1_0_wmux_0_S[1]),
	.Y(N_264),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[1]),
	.D(S2P_M2Ch1_Data_Z[1]),
	.A(S2P_Data_6_1_0_y0[1]),
	.FCI(S2P_Data_6_1_0_co0[1])
);
defparam \S2P_Data_6_1_0_wmux_0[1] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[1]  (
	.FCO(S2P_Data_6_1_0_co0[1]),
	.S(S2P_Data_6_1_0_wmux_S[1]),
	.Y(S2P_Data_6_1_0_y0[1]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[1]),
	.D(S2P_M2Ch0_Data_Z[1]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[1] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[9]  (
	.FCO(S2P_Data_5_1_0_co1[9]),
	.S(S2P_Data_5_1_0_wmux_0_S[9]),
	.Y(N_256),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[9]),
	.D(S2P_M0Ch1_Data_Z[9]),
	.A(S2P_Data_5_1_0_y0[9]),
	.FCI(S2P_Data_5_1_0_co0[9])
);
defparam \S2P_Data_5_1_0_wmux_0[9] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[9]  (
	.FCO(S2P_Data_5_1_0_co0[9]),
	.S(S2P_Data_5_1_0_wmux_S[9]),
	.Y(S2P_Data_5_1_0_y0[9]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[9]),
	.D(S2P_CtrlAxis1_Data_Z[9]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[9] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[7]  (
	.FCO(S2P_Data_5_1_0_co1[7]),
	.S(S2P_Data_5_1_0_wmux_0_S[7]),
	.Y(N_254),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[7]),
	.D(S2P_M0Ch1_Data_Z[7]),
	.A(S2P_Data_5_1_0_y0[7]),
	.FCI(S2P_Data_5_1_0_co0[7])
);
defparam \S2P_Data_5_1_0_wmux_0[7] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[7]  (
	.FCO(S2P_Data_5_1_0_co0[7]),
	.S(S2P_Data_5_1_0_wmux_S[7]),
	.Y(S2P_Data_5_1_0_y0[7]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[7]),
	.D(S2P_CtrlAxis1_Data_Z[7]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[7] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[15]  (
	.FCO(S2P_Data_5_1_0_co1[15]),
	.S(S2P_Data_5_1_0_wmux_0_S[15]),
	.Y(N_262),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[15]),
	.D(S2P_M0Ch1_Data_Z[15]),
	.A(S2P_Data_5_1_0_y0[15]),
	.FCI(S2P_Data_5_1_0_co0[15])
);
defparam \S2P_Data_5_1_0_wmux_0[15] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[15]  (
	.FCO(S2P_Data_5_1_0_co0[15]),
	.S(S2P_Data_5_1_0_wmux_S[15]),
	.Y(S2P_Data_5_1_0_y0[15]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[15]),
	.D(S2P_CtrlAxis1_Data_Z[15]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[15] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[12]  (
	.FCO(S2P_Data_5_1_0_co1[12]),
	.S(S2P_Data_5_1_0_wmux_0_S[12]),
	.Y(N_259),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[12]),
	.D(S2P_M0Ch1_Data_Z[12]),
	.A(S2P_Data_5_1_0_y0[12]),
	.FCI(S2P_Data_5_1_0_co0[12])
);
defparam \S2P_Data_5_1_0_wmux_0[12] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[12]  (
	.FCO(S2P_Data_5_1_0_co0[12]),
	.S(S2P_Data_5_1_0_wmux_S[12]),
	.Y(S2P_Data_5_1_0_y0[12]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[12]),
	.D(S2P_CtrlAxis1_Data_Z[12]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[12] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[8]  (
	.FCO(S2P_Data_5_1_0_co1[8]),
	.S(S2P_Data_5_1_0_wmux_0_S[8]),
	.Y(N_255),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[8]),
	.D(S2P_M0Ch1_Data_Z[8]),
	.A(S2P_Data_5_1_0_y0[8]),
	.FCI(S2P_Data_5_1_0_co0[8])
);
defparam \S2P_Data_5_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[8]  (
	.FCO(S2P_Data_5_1_0_co0[8]),
	.S(S2P_Data_5_1_0_wmux_S[8]),
	.Y(S2P_Data_5_1_0_y0[8]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[8]),
	.D(S2P_CtrlAxis1_Data_Z[8]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[8] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[1]  (
	.FCO(S2P_Data_5_1_0_co1[1]),
	.S(S2P_Data_5_1_0_wmux_0_S[1]),
	.Y(N_248),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[1]),
	.D(S2P_M0Ch1_Data_Z[1]),
	.A(S2P_Data_5_1_0_y0[1]),
	.FCI(S2P_Data_5_1_0_co0[1])
);
defparam \S2P_Data_5_1_0_wmux_0[1] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[1]  (
	.FCO(S2P_Data_5_1_0_co0[1]),
	.S(S2P_Data_5_1_0_wmux_S[1]),
	.Y(S2P_Data_5_1_0_y0[1]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[1]),
	.D(S2P_CtrlAxis1_Data_Z[1]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[1] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[10]  (
	.FCO(S2P_Data_6_1_0_co1[10]),
	.S(S2P_Data_6_1_0_wmux_0_S[10]),
	.Y(N_273),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[10]),
	.D(S2P_M2Ch1_Data_Z[10]),
	.A(S2P_Data_6_1_0_y0[10]),
	.FCI(S2P_Data_6_1_0_co0[10])
);
defparam \S2P_Data_6_1_0_wmux_0[10] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[10]  (
	.FCO(S2P_Data_6_1_0_co0[10]),
	.S(S2P_Data_6_1_0_wmux_S[10]),
	.Y(S2P_Data_6_1_0_y0[10]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[10]),
	.D(S2P_M2Ch0_Data_Z[10]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[10] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[4]  (
	.FCO(S2P_Data_5_1_0_co1[4]),
	.S(S2P_Data_5_1_0_wmux_0_S[4]),
	.Y(N_251),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[4]),
	.D(S2P_M0Ch1_Data_Z[4]),
	.A(S2P_Data_5_1_0_y0[4]),
	.FCI(S2P_Data_5_1_0_co0[4])
);
defparam \S2P_Data_5_1_0_wmux_0[4] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[4]  (
	.FCO(S2P_Data_5_1_0_co0[4]),
	.S(S2P_Data_5_1_0_wmux_S[4]),
	.Y(S2P_Data_5_1_0_y0[4]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[4]),
	.D(S2P_CtrlAxis1_Data_Z[4]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[4] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[12]  (
	.FCO(S2P_Data_6_1_0_co1[12]),
	.S(S2P_Data_6_1_0_wmux_0_S[12]),
	.Y(N_275),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[12]),
	.D(S2P_M2Ch1_Data_Z[12]),
	.A(S2P_Data_6_1_0_y0[12]),
	.FCI(S2P_Data_6_1_0_co0[12])
);
defparam \S2P_Data_6_1_0_wmux_0[12] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[12]  (
	.FCO(S2P_Data_6_1_0_co0[12]),
	.S(S2P_Data_6_1_0_wmux_S[12]),
	.Y(S2P_Data_6_1_0_y0[12]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[12]),
	.D(S2P_M2Ch0_Data_Z[12]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[12] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[14]  (
	.FCO(S2P_Data_5_1_0_co1[14]),
	.S(S2P_Data_5_1_0_wmux_0_S[14]),
	.Y(N_261),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[14]),
	.D(S2P_M0Ch1_Data_Z[14]),
	.A(S2P_Data_5_1_0_y0[14]),
	.FCI(S2P_Data_5_1_0_co0[14])
);
defparam \S2P_Data_5_1_0_wmux_0[14] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[14]  (
	.FCO(S2P_Data_5_1_0_co0[14]),
	.S(S2P_Data_5_1_0_wmux_S[14]),
	.Y(S2P_Data_5_1_0_y0[14]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[14]),
	.D(S2P_CtrlAxis1_Data_Z[14]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[14] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux_0[2]  (
	.FCO(S2P_Data_5_1_0_co1[2]),
	.S(S2P_Data_5_1_0_wmux_0_S[2]),
	.Y(N_249),
	.B(S2P_Addr[1]),
	.C(S2P_M0Ch0_Data_Z[2]),
	.D(S2P_M0Ch1_Data_Z[2]),
	.A(S2P_Data_5_1_0_y0[2]),
	.FCI(S2P_Data_5_1_0_co0[2])
);
defparam \S2P_Data_5_1_0_wmux_0[2] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_5_1_0_wmux[2]  (
	.FCO(S2P_Data_5_1_0_co0[2]),
	.S(S2P_Data_5_1_0_wmux_S[2]),
	.Y(S2P_Data_5_1_0_y0[2]),
	.B(S2P_Addr[1]),
	.C(S2P_CtrlAxis0_Data_Z[2]),
	.D(S2P_CtrlAxis1_Data_Z[2]),
	.A(S2P_Addr[0]),
	.FCI(VCC)
);
defparam \S2P_Data_5_1_0_wmux[2] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[11]  (
	.FCO(S2P_Data_6_1_0_co1[11]),
	.S(S2P_Data_6_1_0_wmux_0_S[11]),
	.Y(N_274),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[11]),
	.D(S2P_M2Ch1_Data_Z[11]),
	.A(S2P_Data_6_1_0_y0[11]),
	.FCI(S2P_Data_6_1_0_co0[11])
);
defparam \S2P_Data_6_1_0_wmux_0[11] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[11]  (
	.FCO(S2P_Data_6_1_0_co0[11]),
	.S(S2P_Data_6_1_0_wmux_S[11]),
	.Y(S2P_Data_6_1_0_y0[11]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[11]),
	.D(S2P_M2Ch0_Data_Z[11]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[11] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[13]  (
	.FCO(S2P_Data_6_1_0_co1[13]),
	.S(S2P_Data_6_1_0_wmux_0_S[13]),
	.Y(N_276),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[13]),
	.D(S2P_M2Ch1_Data_Z[13]),
	.A(S2P_Data_6_1_0_y0[13]),
	.FCI(S2P_Data_6_1_0_co0[13])
);
defparam \S2P_Data_6_1_0_wmux_0[13] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[13]  (
	.FCO(S2P_Data_6_1_0_co0[13]),
	.S(S2P_Data_6_1_0_wmux_S[13]),
	.Y(S2P_Data_6_1_0_y0[13]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[13]),
	.D(S2P_M2Ch0_Data_Z[13]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[13] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[8]  (
	.FCO(S2P_Data_6_1_0_co1[8]),
	.S(S2P_Data_6_1_0_wmux_0_S[8]),
	.Y(N_271),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[8]),
	.D(S2P_M2Ch1_Data_Z[8]),
	.A(S2P_Data_6_1_0_y0[8]),
	.FCI(S2P_Data_6_1_0_co0[8])
);
defparam \S2P_Data_6_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[8]  (
	.FCO(S2P_Data_6_1_0_co0[8]),
	.S(S2P_Data_6_1_0_wmux_S[8]),
	.Y(S2P_Data_6_1_0_y0[8]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[8]),
	.D(S2P_M2Ch0_Data_Z[8]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[8] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[14]  (
	.FCO(S2P_Data_6_1_0_co1[14]),
	.S(S2P_Data_6_1_0_wmux_0_S[14]),
	.Y(N_277),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[14]),
	.D(S2P_M2Ch1_Data_Z[14]),
	.A(S2P_Data_6_1_0_y0[14]),
	.FCI(S2P_Data_6_1_0_co0[14])
);
defparam \S2P_Data_6_1_0_wmux_0[14] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[14]  (
	.FCO(S2P_Data_6_1_0_co0[14]),
	.S(S2P_Data_6_1_0_wmux_S[14]),
	.Y(S2P_Data_6_1_0_y0[14]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[14]),
	.D(S2P_M2Ch0_Data_Z[14]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[14] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[9]  (
	.FCO(S2P_Data_6_1_0_co1[9]),
	.S(S2P_Data_6_1_0_wmux_0_S[9]),
	.Y(N_272),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[9]),
	.D(S2P_M2Ch1_Data_Z[9]),
	.A(S2P_Data_6_1_0_y0[9]),
	.FCI(S2P_Data_6_1_0_co0[9])
);
defparam \S2P_Data_6_1_0_wmux_0[9] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[9]  (
	.FCO(S2P_Data_6_1_0_co0[9]),
	.S(S2P_Data_6_1_0_wmux_S[9]),
	.Y(S2P_Data_6_1_0_y0[9]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[9]),
	.D(S2P_M2Ch0_Data_Z[9]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[9] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[15]  (
	.FCO(S2P_Data_6_1_0_co1[15]),
	.S(S2P_Data_6_1_0_wmux_0_S[15]),
	.Y(N_278),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[15]),
	.D(S2P_M2Ch1_Data_Z[15]),
	.A(S2P_Data_6_1_0_y0[15]),
	.FCI(S2P_Data_6_1_0_co0[15])
);
defparam \S2P_Data_6_1_0_wmux_0[15] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[15]  (
	.FCO(S2P_Data_6_1_0_co0[15]),
	.S(S2P_Data_6_1_0_wmux_S[15]),
	.Y(S2P_Data_6_1_0_y0[15]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[15]),
	.D(S2P_M2Ch0_Data_Z[15]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[15] .INIT=20'h0FA44;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux_0[7]  (
	.FCO(S2P_Data_6_1_0_co1[7]),
	.S(S2P_Data_6_1_0_wmux_0_S[7]),
	.Y(N_270),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch1_Data_Z[7]),
	.D(S2P_M2Ch1_Data_Z[7]),
	.A(S2P_Data_6_1_0_y0[7]),
	.FCI(S2P_Data_6_1_0_co0[7])
);
defparam \S2P_Data_6_1_0_wmux_0[7] .INIT=20'h0F588;
// @10:61
  ARI1 \S2P_Data_6_1_0_wmux[7]  (
	.FCO(S2P_Data_6_1_0_co0[7]),
	.S(S2P_Data_6_1_0_wmux_S[7]),
	.Y(S2P_Data_6_1_0_y0[7]),
	.B(S2P_Addr[0]),
	.C(S2P_M1Ch0_Data_Z[7]),
	.D(S2P_M2Ch0_Data_Z[7]),
	.A(S2P_Addr[1]),
	.FCI(VCC)
);
defparam \S2P_Data_6_1_0_wmux[7] .INIT=20'h0FA44;
// @10:75
  CFG2 un1_synchedtick (
	.A(N_4074_i),
	.B(Serial2ParallelCLR),
	.Y(un1_synchedtick_1)
);
defparam un1_synchedtick.INIT=4'hE;
// @10:61
  CFG3 \S2P_Data_7[15]  (
	.A(S2P_Addr[2]),
	.B(N_278),
	.C(N_262),
	.Y(N_296)
);
defparam \S2P_Data_7[15] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[14]  (
	.A(S2P_Addr[2]),
	.B(N_277),
	.C(N_261),
	.Y(N_295)
);
defparam \S2P_Data_7[14] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[12]  (
	.A(S2P_Addr[2]),
	.B(N_275),
	.C(N_259),
	.Y(N_293)
);
defparam \S2P_Data_7[12] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[11]  (
	.A(S2P_Addr[2]),
	.B(N_274),
	.C(N_258),
	.Y(N_292)
);
defparam \S2P_Data_7[11] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[10]  (
	.A(S2P_Addr[2]),
	.B(N_273),
	.C(N_257),
	.Y(N_291)
);
defparam \S2P_Data_7[10] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[9]  (
	.A(S2P_Addr[2]),
	.B(N_272),
	.C(N_256),
	.Y(N_290)
);
defparam \S2P_Data_7[9] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[8]  (
	.A(S2P_Addr[2]),
	.B(N_271),
	.C(N_255),
	.Y(N_289)
);
defparam \S2P_Data_7[8] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[7]  (
	.A(S2P_Addr[2]),
	.B(N_270),
	.C(N_254),
	.Y(N_288)
);
defparam \S2P_Data_7[7] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[5]  (
	.A(S2P_Addr[2]),
	.B(N_268),
	.C(N_252),
	.Y(N_286)
);
defparam \S2P_Data_7[5] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[3]  (
	.A(S2P_Addr[2]),
	.B(N_266),
	.C(N_250),
	.Y(N_284)
);
defparam \S2P_Data_7[3] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[2]  (
	.A(S2P_Addr[2]),
	.B(N_265),
	.C(N_249),
	.Y(N_283)
);
defparam \S2P_Data_7[2] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[1]  (
	.A(S2P_Addr[2]),
	.B(N_264),
	.C(N_248),
	.Y(N_282)
);
defparam \S2P_Data_7[1] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[13]  (
	.A(S2P_Addr[2]),
	.B(N_276),
	.C(N_260),
	.Y(N_294)
);
defparam \S2P_Data_7[13] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[6]  (
	.A(S2P_Addr[2]),
	.B(N_269),
	.C(N_253),
	.Y(N_287)
);
defparam \S2P_Data_7[6] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[4]  (
	.A(S2P_Addr[2]),
	.B(N_267),
	.C(N_251),
	.Y(N_285)
);
defparam \S2P_Data_7[4] .INIT=8'hD8;
// @10:61
  CFG3 \S2P_Data_7[0]  (
	.A(S2P_Addr[2]),
	.B(N_263),
	.C(N_247),
	.Y(N_281)
);
defparam \S2P_Data_7[0] .INIT=8'hD8;
// @10:69
  CFG3 S2P_Data_sn_m3 (
	.A(S2P_Addr[1]),
	.B(S2P_Addr[2]),
	.C(S2P_Addr[0]),
	.Y(S2P_Data_sn_N_7_mux)
);
defparam S2P_Data_sn_m3.INIT=8'h01;
// @34:145
  CFG4 un1_synchedtick_RNIP99R (
	.A(intSerial2ParallelEN),
	.B(intExpA_CLK_0),
	.C(SlowEnable),
	.D(un1_synchedtick_1),
	.Y(Serial2ParallelEN_or)
);
defparam un1_synchedtick_RNIP99R.INIT=16'hFF80;
// @10:61
  CFG3 \S2P_Data_3[15]  (
	.A(S2P_M3Ch1_Data_Z[15]),
	.B(S2P_M3Ch0_Data_Z[15]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_230)
);
defparam \S2P_Data_3[15] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[14]  (
	.A(S2P_M3Ch1_Data_Z[14]),
	.B(S2P_M3Ch0_Data_Z[14]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_229)
);
defparam \S2P_Data_3[14] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[13]  (
	.A(S2P_M3Ch1_Data_Z[13]),
	.B(S2P_M3Ch0_Data_Z[13]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_228)
);
defparam \S2P_Data_3[13] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[12]  (
	.A(S2P_M3Ch1_Data_Z[12]),
	.B(S2P_M3Ch0_Data_Z[12]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_227)
);
defparam \S2P_Data_3[12] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[11]  (
	.A(S2P_M3Ch1_Data_Z[11]),
	.B(S2P_M3Ch0_Data_Z[11]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_226)
);
defparam \S2P_Data_3[11] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[10]  (
	.A(S2P_M3Ch1_Data_Z[10]),
	.B(S2P_M3Ch0_Data_Z[10]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_225)
);
defparam \S2P_Data_3[10] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[9]  (
	.A(S2P_M3Ch1_Data_Z[9]),
	.B(S2P_M3Ch0_Data_Z[9]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_224)
);
defparam \S2P_Data_3[9] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[8]  (
	.A(S2P_M3Ch1_Data_Z[8]),
	.B(S2P_M3Ch0_Data_Z[8]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_223)
);
defparam \S2P_Data_3[8] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[7]  (
	.A(S2P_M3Ch1_Data_Z[7]),
	.B(S2P_M3Ch0_Data_Z[7]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_222)
);
defparam \S2P_Data_3[7] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[6]  (
	.A(S2P_M3Ch1_Data_Z[6]),
	.B(S2P_M3Ch0_Data_Z[6]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_221)
);
defparam \S2P_Data_3[6] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[5]  (
	.A(S2P_M3Ch1_Data_Z[5]),
	.B(S2P_M3Ch0_Data_Z[5]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_220)
);
defparam \S2P_Data_3[5] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[4]  (
	.A(S2P_M3Ch1_Data_Z[4]),
	.B(S2P_M3Ch0_Data_Z[4]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_219)
);
defparam \S2P_Data_3[4] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[3]  (
	.A(S2P_M3Ch1_Data_Z[3]),
	.B(S2P_M3Ch0_Data_Z[3]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_218)
);
defparam \S2P_Data_3[3] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[2]  (
	.A(S2P_M3Ch1_Data_Z[2]),
	.B(S2P_M3Ch0_Data_Z[2]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_217)
);
defparam \S2P_Data_3[2] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[1]  (
	.A(S2P_M3Ch1_Data_Z[1]),
	.B(S2P_M3Ch0_Data_Z[1]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_216)
);
defparam \S2P_Data_3[1] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_3[0]  (
	.A(S2P_M3Ch1_Data_Z[0]),
	.B(S2P_M3Ch0_Data_Z[0]),
	.C(S2P_Data_sn_N_7_mux),
	.Y(N_215)
);
defparam \S2P_Data_3[0] .INIT=8'hCA;
// @10:61
  CFG3 \S2P_Data_cZ[15]  (
	.A(S2P_Addr[3]),
	.B(N_296),
	.C(N_230),
	.Y(S2P_Data[15])
);
defparam \S2P_Data_cZ[15] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[14]  (
	.A(S2P_Addr[3]),
	.B(N_295),
	.C(N_229),
	.Y(S2P_Data[14])
);
defparam \S2P_Data_cZ[14] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[13]  (
	.A(S2P_Addr[3]),
	.B(N_294),
	.C(N_228),
	.Y(S2P_Data[13])
);
defparam \S2P_Data_cZ[13] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[12]  (
	.A(S2P_Addr[3]),
	.B(N_293),
	.C(N_227),
	.Y(S2P_Data[12])
);
defparam \S2P_Data_cZ[12] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[11]  (
	.A(S2P_Addr[3]),
	.B(N_292),
	.C(N_226),
	.Y(S2P_Data[11])
);
defparam \S2P_Data_cZ[11] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[10]  (
	.A(S2P_Addr[3]),
	.B(N_291),
	.C(N_225),
	.Y(S2P_Data[10])
);
defparam \S2P_Data_cZ[10] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[9]  (
	.A(S2P_Addr[3]),
	.B(N_290),
	.C(N_224),
	.Y(S2P_Data[9])
);
defparam \S2P_Data_cZ[9] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[8]  (
	.A(S2P_Addr[3]),
	.B(N_289),
	.C(N_223),
	.Y(S2P_Data[8])
);
defparam \S2P_Data_cZ[8] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[7]  (
	.A(S2P_Addr[3]),
	.B(N_288),
	.C(N_222),
	.Y(S2P_Data[7])
);
defparam \S2P_Data_cZ[7] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[6]  (
	.A(S2P_Addr[3]),
	.B(N_287),
	.C(N_221),
	.Y(S2P_Data[6])
);
defparam \S2P_Data_cZ[6] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[5]  (
	.A(S2P_Addr[3]),
	.B(N_286),
	.C(N_220),
	.Y(S2P_Data[5])
);
defparam \S2P_Data_cZ[5] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[4]  (
	.A(S2P_Addr[3]),
	.B(N_285),
	.C(N_219),
	.Y(S2P_Data[4])
);
defparam \S2P_Data_cZ[4] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[3]  (
	.A(S2P_Addr[3]),
	.B(N_284),
	.C(N_218),
	.Y(S2P_Data[3])
);
defparam \S2P_Data_cZ[3] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[2]  (
	.A(S2P_Addr[3]),
	.B(N_283),
	.C(N_217),
	.Y(S2P_Data[2])
);
defparam \S2P_Data_cZ[2] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[1]  (
	.A(S2P_Addr[3]),
	.B(N_282),
	.C(N_216),
	.Y(S2P_Data[1])
);
defparam \S2P_Data_cZ[1] .INIT=8'hE4;
// @10:61
  CFG3 \S2P_Data_cZ[0]  (
	.A(S2P_Addr[3]),
	.B(N_281),
	.C(N_215),
	.Y(S2P_Data[0])
);
defparam \S2P_Data_cZ[0] .INIT=8'hE4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Serial2Parallel */

module RAM128x16 (
  S2P_Data,
  DataOut0,
  AddrBank0,
  un2_writebank0_0_a2,
  N_1275,
  N_1274,
  N_1273,
  SysClk
)
;
input [15:0] S2P_Data ;
output [15:0] DataOut0 ;
input [6:3] AddrBank0 ;
input un2_writebank0_0_a2 ;
input N_1275 ;
input N_1274 ;
input N_1273 ;
input SysClk ;
wire un2_writebank0_0_a2 ;
wire N_1275 ;
wire N_1274 ;
wire N_1273 ;
wire SysClk ;
wire [17:9] ram_ram_0_0_A_DOUT_0;
wire [17:7] ram_ram_0_1_A_DOUT_0;
wire VCC ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
// @9:45
  RAM64x18 ram_ram_0_0 (
	.A_DOUT({ram_ram_0_0_A_DOUT_0[17:9], DataOut0[8:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(SysClk),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({AddrBank0[6:3], N_1275, N_1274, N_1273, GND, GND, GND}),
	.B_ADDR_CLK(SysClk),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({AddrBank0[6:3], N_1275, N_1274, N_1273, GND, GND, GND}),
	.C_CLK(SysClk),
	.C_ADDR({AddrBank0[6:3], N_1275, N_1274, N_1273, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, S2P_Data[8:0]}),
	.C_WEN(un2_writebank0_0_a2),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[15:0]%128%16%SPEED%0%0%MICRO_RAM";
// @9:45
  RAM64x18 ram_ram_0_1 (
	.A_DOUT({ram_ram_0_1_A_DOUT_0[17:7], DataOut0[15:9]}),
	.B_DOUT({NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19}),
	.BUSY(NC37),
	.A_ADDR_CLK(SysClk),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({AddrBank0[6:3], N_1275, N_1274, N_1273, GND, GND, GND}),
	.B_ADDR_CLK(SysClk),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({AddrBank0[6:3], N_1275, N_1274, N_1273, GND, GND, GND}),
	.C_CLK(SysClk),
	.C_ADDR({AddrBank0[6:3], N_1275, N_1274, N_1273, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, S2P_Data[15:9]}),
	.C_WEN(un2_writebank0_0_a2),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[15:0]%128%16%SPEED%0%1%MICRO_RAM";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RAM128x16 */

module RAM128x16_0 (
  S2P_Data,
  DataOut1,
  AddrBank1,
  N_574_i,
  N_1278,
  N_1277,
  N_1276,
  SysClk
)
;
input [15:0] S2P_Data ;
output [15:0] DataOut1 ;
input [6:3] AddrBank1 ;
input N_574_i ;
input N_1278 ;
input N_1277 ;
input N_1276 ;
input SysClk ;
wire N_574_i ;
wire N_1278 ;
wire N_1277 ;
wire N_1276 ;
wire SysClk ;
wire [17:9] ram_ram_0_0_A_DOUT;
wire [17:7] ram_ram_0_1_A_DOUT;
wire VCC ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
// @9:45
  RAM64x18 ram_ram_0_0 (
	.A_DOUT({ram_ram_0_0_A_DOUT[17:9], DataOut1[8:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(SysClk),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({AddrBank1[6:3], N_1278, N_1277, N_1276, GND, GND, GND}),
	.B_ADDR_CLK(SysClk),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({AddrBank1[6:3], N_1278, N_1277, N_1276, GND, GND, GND}),
	.C_CLK(SysClk),
	.C_ADDR({AddrBank1[6:3], N_1278, N_1277, N_1276, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, S2P_Data[8:0]}),
	.C_WEN(N_574_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[15:0]%128%16%SPEED%0%0%MICRO_RAM";
// @9:45
  RAM64x18 ram_ram_0_1 (
	.A_DOUT({ram_ram_0_1_A_DOUT[17:7], DataOut1[15:9]}),
	.B_DOUT({NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19}),
	.BUSY(NC37),
	.A_ADDR_CLK(SysClk),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({AddrBank1[6:3], N_1278, N_1277, N_1276, GND, GND, GND}),
	.B_ADDR_CLK(SysClk),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({AddrBank1[6:3], N_1278, N_1277, N_1276, GND, GND, GND}),
	.C_CLK(SysClk),
	.C_ADDR({AddrBank1[6:3], N_1278, N_1277, N_1276, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, S2P_Data[15:9]}),
	.C_WEN(N_574_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[15:0]%128%16%SPEED%0%1%MICRO_RAM";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RAM128x16_0 */

module DataBuffer (
  DataOut1_0,
  DataOut1_1,
  DataOut1_3,
  DataOut1_4,
  DataOut1_6,
  DataOut1_7,
  DataOut1_8,
  DataOut1_12,
  DataOut1_13,
  DataOut1_14,
  DataOut0_0,
  DataOut0_1,
  DataOut0_3,
  DataOut0_4,
  DataOut0_6,
  DataOut0_7,
  DataOut0_8,
  DataOut0_12,
  DataOut0_13,
  DataOut0_14,
  S2P_Data,
  Exp3Mux,
  ExtADDR_c_0,
  ExtADDR_c_4,
  ExtADDR_c_5,
  DataOut_6,
  DataOut_10,
  DataOut_12,
  DataOut_3,
  DataOut_11,
  DataOut_0,
  S2P_Addr,
  SynchedTick60,
  N_1945,
  N_1909,
  ANLGPresent,
  WriteConversion,
  N_1092,
  N_1959,
  N_1988,
  N_1960,
  N_1097,
  N_1086,
  N_1087,
  N_1956,
  N_4074_i,
  N_1904,
  N_1937,
  BankSelect_1z,
  un18_anlgdata_0_o2,
  H1_CLKWR_c,
  SynchedTick_i,
  SysClk
)
;
output DataOut1_0 ;
output DataOut1_1 ;
output DataOut1_3 ;
output DataOut1_4 ;
output DataOut1_6 ;
output DataOut1_7 ;
output DataOut1_8 ;
output DataOut1_12 ;
output DataOut1_13 ;
output DataOut1_14 ;
output DataOut0_0 ;
output DataOut0_1 ;
output DataOut0_3 ;
output DataOut0_4 ;
output DataOut0_6 ;
output DataOut0_7 ;
output DataOut0_8 ;
output DataOut0_12 ;
output DataOut0_13 ;
output DataOut0_14 ;
input [15:0] S2P_Data ;
input [1:0] Exp3Mux ;
input ExtADDR_c_0 ;
input ExtADDR_c_4 ;
input ExtADDR_c_5 ;
output DataOut_6 ;
output DataOut_10 ;
output DataOut_12 ;
output DataOut_3 ;
output DataOut_11 ;
output DataOut_0 ;
output [3:0] S2P_Addr ;
input SynchedTick60 ;
input N_1945 ;
input N_1909 ;
input ANLGPresent ;
input WriteConversion ;
output N_1092 ;
input N_1959 ;
input N_1988 ;
input N_1960 ;
input N_1097 ;
input N_1086 ;
input N_1087 ;
output N_1956 ;
input N_4074_i ;
input N_1904 ;
input N_1937 ;
output BankSelect_1z ;
input un18_anlgdata_0_o2 ;
input H1_CLKWR_c ;
input SynchedTick_i ;
input SysClk ;
wire DataOut1_0 ;
wire DataOut1_1 ;
wire DataOut1_3 ;
wire DataOut1_4 ;
wire DataOut1_6 ;
wire DataOut1_7 ;
wire DataOut1_8 ;
wire DataOut1_12 ;
wire DataOut1_13 ;
wire DataOut1_14 ;
wire DataOut0_0 ;
wire DataOut0_1 ;
wire DataOut0_3 ;
wire DataOut0_4 ;
wire DataOut0_6 ;
wire DataOut0_7 ;
wire DataOut0_8 ;
wire DataOut0_12 ;
wire DataOut0_13 ;
wire DataOut0_14 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_4 ;
wire ExtADDR_c_5 ;
wire DataOut_6 ;
wire DataOut_10 ;
wire DataOut_12 ;
wire DataOut_3 ;
wire DataOut_11 ;
wire DataOut_0 ;
wire SynchedTick60 ;
wire N_1945 ;
wire N_1909 ;
wire ANLGPresent ;
wire WriteConversion ;
wire N_1092 ;
wire N_1959 ;
wire N_1988 ;
wire N_1960 ;
wire N_1097 ;
wire N_1086 ;
wire N_1087 ;
wire N_1956 ;
wire N_4074_i ;
wire N_1904 ;
wire N_1937 ;
wire BankSelect_1z ;
wire un18_anlgdata_0_o2 ;
wire H1_CLKWR_c ;
wire SynchedTick_i ;
wire SysClk ;
wire [2:0] WritePointer_Z;
wire [2:0] ReadPointer_Z;
wire [2:0] ReadPointer_0_0_Z;
wire [12:0] DataOut1;
wire [12:0] DataOut0;
wire [3:3] AddrBank0_0_0_Z;
wire [3:3] AddrBank1_0_0_Z;
wire [6:3] AddrBank1;
wire [6:3] AddrBank0;
wire VCC ;
wire N_1245_i_i ;
wire GND ;
wire WritePointerc_i_Z ;
wire N_1421_i_i ;
wire N_101_i_1 ;
wire N_1687_i ;
wire N_133 ;
wire DetectRead_Z ;
wire WriteEnable_Z ;
wire WriteEnable_0_Z ;
wire N_1209_i ;
wire N_601_i ;
wire N_599_i ;
wire N_597_i ;
wire N_2204 ;
wire N_1219 ;
wire N_1048 ;
wire un2_writebank0_0_a2_Z ;
wire N_1278 ;
wire N_1277 ;
wire N_1276 ;
wire N_1275 ;
wire N_1274 ;
wire N_1273 ;
wire N_574_i ;
wire N_1094 ;
wire N_1143 ;
wire N_1032 ;
wire N_1117 ;
// @33:143
  SLE \WritePointer[2]  (
	.Q(WritePointer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1245_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @33:143
  SLE \WritePointer[1]  (
	.Q(WritePointer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(WritePointerc_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @33:143
  SLE \WritePointer[0]  (
	.Q(WritePointer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1421_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @33:143
  SLE LatchWrite (
	.Q(N_101_i_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1687_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @33:143
  SLE \S2P_Addr_Z[0]  (
	.Q(S2P_Addr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_133),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @33:188
  SLE DetectRead (
	.Q(DetectRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(un18_anlgdata_0_o2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:188
  SLE \ReadPointer[0]  (
	.Q(ReadPointer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(ReadPointer_0_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:143
  SLE WriteEnable (
	.Q(WriteEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(WriteEnable_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:129
  SLE BankSelect (
	.Q(BankSelect_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1209_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:143
  SLE \S2P_Addr_Z[3]  (
	.Q(S2P_Addr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_601_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:143
  SLE \S2P_Addr_Z[2]  (
	.Q(S2P_Addr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_599_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:143
  SLE \S2P_Addr_Z[1]  (
	.Q(S2P_Addr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_597_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:188
  SLE \ReadPointer[2]  (
	.Q(ReadPointer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(ReadPointer_0_0_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:188
  SLE \ReadPointer[1]  (
	.Q(ReadPointer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(ReadPointer_0_0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:177
  CFG3 \AddrBank0_0_a2_2[3]  (
	.A(ExtADDR_c_0),
	.B(N_1937),
	.C(N_1904),
	.Y(N_2204)
);
defparam \AddrBank0_0_a2_2[3] .INIT=8'h40;
// @33:143
  CFG3 \S2P_Addr_RNO[3]  (
	.A(S2P_Addr[3]),
	.B(N_4074_i),
	.C(N_1219),
	.Y(N_601_i)
);
defparam \S2P_Addr_RNO[3] .INIT=8'h21;
// @33:143
  CFG2 WriteEnable_0 (
	.A(WriteEnable_Z),
	.B(N_101_i_1),
	.Y(WriteEnable_0_Z)
);
defparam WriteEnable_0.INIT=4'h4;
// @33:143
  CFG2 \S2P_Addr_0_i_o2_2[3]  (
	.A(S2P_Addr[0]),
	.B(WriteEnable_Z),
	.Y(N_1048)
);
defparam \S2P_Addr_0_i_o2_2[3] .INIT=4'h7;
// @33:138
  CFG2 un2_writebank0_0_a2 (
	.A(BankSelect_1z),
	.B(WriteEnable_Z),
	.Y(un2_writebank0_0_a2_Z)
);
defparam un2_writebank0_0_a2.INIT=4'h4;
// @33:159
  CFG2 \un1_S2P_Addr_1_1.SUM[0]  (
	.A(S2P_Addr[0]),
	.B(WriteEnable_Z),
	.Y(N_133)
);
defparam \un1_S2P_Addr_1_1.SUM[0] .INIT=4'h6;
// @33:129
  CFG2 BankSelect_0_0_x2 (
	.A(N_4074_i),
	.B(BankSelect_1z),
	.Y(N_1209_i)
);
defparam BankSelect_0_0_x2.INIT=4'h6;
// @33:121
  CFG3 \DataOut[6]  (
	.A(DataOut1[6]),
	.B(DataOut0[6]),
	.C(BankSelect_1z),
	.Y(DataOut_6)
);
defparam \DataOut[6] .INIT=8'hCA;
// @33:121
  CFG3 \DataOut[10]  (
	.A(DataOut1[10]),
	.B(DataOut0[10]),
	.C(BankSelect_1z),
	.Y(DataOut_10)
);
defparam \DataOut[10] .INIT=8'hCA;
// @33:121
  CFG3 \DataOut[12]  (
	.A(DataOut1[12]),
	.B(DataOut0[12]),
	.C(BankSelect_1z),
	.Y(DataOut_12)
);
defparam \DataOut[12] .INIT=8'hCA;
// @33:121
  CFG3 \DataOut[3]  (
	.A(DataOut1[3]),
	.B(DataOut0[3]),
	.C(BankSelect_1z),
	.Y(DataOut_3)
);
defparam \DataOut[3] .INIT=8'hCA;
// @33:177
  CFG3 \AddrBank1_i_m2[2]  (
	.A(WritePointer_Z[2]),
	.B(BankSelect_1z),
	.C(ReadPointer_Z[2]),
	.Y(N_1278)
);
defparam \AddrBank1_i_m2[2] .INIT=8'hB8;
// @33:177
  CFG3 \AddrBank1_i_m2[1]  (
	.A(WritePointer_Z[1]),
	.B(BankSelect_1z),
	.C(ReadPointer_Z[1]),
	.Y(N_1277)
);
defparam \AddrBank1_i_m2[1] .INIT=8'hB8;
// @33:177
  CFG3 \AddrBank1_i_m2[0]  (
	.A(WritePointer_Z[0]),
	.B(BankSelect_1z),
	.C(ReadPointer_Z[0]),
	.Y(N_1276)
);
defparam \AddrBank1_i_m2[0] .INIT=8'hB8;
// @33:177
  CFG3 \AddrBank0_i_m2[2]  (
	.A(WritePointer_Z[2]),
	.B(BankSelect_1z),
	.C(ReadPointer_Z[2]),
	.Y(N_1275)
);
defparam \AddrBank0_i_m2[2] .INIT=8'hE2;
// @33:177
  CFG3 \AddrBank0_i_m2[1]  (
	.A(WritePointer_Z[1]),
	.B(BankSelect_1z),
	.C(ReadPointer_Z[1]),
	.Y(N_1274)
);
defparam \AddrBank0_i_m2[1] .INIT=8'hE2;
// @33:177
  CFG3 \AddrBank0_i_m2[0]  (
	.A(WritePointer_Z[0]),
	.B(BankSelect_1z),
	.C(ReadPointer_Z[0]),
	.Y(N_1273)
);
defparam \AddrBank0_i_m2[0] .INIT=8'hE2;
// @33:121
  CFG3 \DataOut[11]  (
	.A(DataOut1[11]),
	.B(DataOut0[11]),
	.C(BankSelect_1z),
	.Y(DataOut_11)
);
defparam \DataOut[11] .INIT=8'hCA;
// @33:121
  CFG3 \DataOut[0]  (
	.A(DataOut1[0]),
	.B(DataOut0[0]),
	.C(BankSelect_1z),
	.Y(DataOut_0)
);
defparam \DataOut[0] .INIT=8'hCA;
// @33:177
  CFG4 \AddrBank0_0_a2_1[6]  (
	.A(ExtADDR_c_4),
	.B(ExtADDR_c_5),
	.C(Exp3Mux[1]),
	.D(Exp3Mux[0]),
	.Y(N_1956)
);
defparam \AddrBank0_0_a2_1[6] .INIT=16'h0800;
// @9:45
  CFG2 WriteEnable_RNIO2PD (
	.A(BankSelect_1z),
	.B(WriteEnable_Z),
	.Y(N_574_i)
);
defparam WriteEnable_RNIO2PD.INIT=4'h8;
// @33:143
  CFG4 \WritePointer_0_i_o2_1[1]  (
	.A(S2P_Addr[1]),
	.B(N_1048),
	.C(S2P_Addr[3]),
	.D(S2P_Addr[2]),
	.Y(N_1094)
);
defparam \WritePointer_0_i_o2_1[1] .INIT=16'hFFEF;
// @33:143
  CFG3 \S2P_Addr_0_i_o2[3]  (
	.A(S2P_Addr[1]),
	.B(N_1048),
	.C(S2P_Addr[2]),
	.Y(N_1219)
);
defparam \S2P_Addr_0_i_o2[3] .INIT=8'hDF;
// @33:177
  CFG4 \AddrBank0_0_o2[4]  (
	.A(ExtADDR_c_5),
	.B(ExtADDR_c_4),
	.C(N_1087),
	.D(N_1086),
	.Y(N_1143)
);
defparam \AddrBank0_0_o2[4] .INIT=16'h0123;
// @33:177
  CFG4 \AddrBank0_0_o2[5]  (
	.A(ExtADDR_c_5),
	.B(ExtADDR_c_4),
	.C(N_1097),
	.D(N_1086),
	.Y(N_1032)
);
defparam \AddrBank0_0_o2[5] .INIT=16'h0426;
// @33:177
  CFG4 \AddrBank0_0_o2[3]  (
	.A(N_1960),
	.B(N_1956),
	.C(N_1988),
	.D(N_1959),
	.Y(N_1092)
);
defparam \AddrBank0_0_o2[3] .INIT=16'hFFFE;
// @33:143
  CFG3 \S2P_Addr_RNO[1]  (
	.A(N_4074_i),
	.B(S2P_Addr[1]),
	.C(N_1048),
	.Y(N_597_i)
);
defparam \S2P_Addr_RNO[1] .INIT=8'h41;
// @33:143
  CFG2 \WritePointer_RNO[0]  (
	.A(N_1094),
	.B(WritePointer_Z[0]),
	.Y(N_1421_i_i)
);
defparam \WritePointer_RNO[0] .INIT=4'h9;
// @33:143
  CFG4 \S2P_Addr_RNO[2]  (
	.A(S2P_Addr[2]),
	.B(S2P_Addr[1]),
	.C(N_1048),
	.D(N_4074_i),
	.Y(N_599_i)
);
defparam \S2P_Addr_RNO[2] .INIT=16'h00A6;
// @33:143
  CFG3 LatchWrite_RNO (
	.A(N_101_i_1),
	.B(N_1094),
	.C(WriteConversion),
	.Y(N_1687_i)
);
defparam LatchWrite_RNO.INIT=8'hF8;
// @33:143
  CFG3 WritePointerc_i (
	.A(WritePointer_Z[0]),
	.B(N_1094),
	.C(WritePointer_Z[1]),
	.Y(WritePointerc_i_Z)
);
defparam WritePointerc_i.INIT=8'hD2;
// @33:143
  CFG4 \WritePointer_RNO[2]  (
	.A(WritePointer_Z[0]),
	.B(N_1094),
	.C(WritePointer_Z[2]),
	.D(WritePointer_Z[1]),
	.Y(N_1245_i_i)
);
defparam \WritePointer_RNO[2] .INIT=16'hD2F0;
// @33:177
  CFG4 \AddrBank0_0_0[3]  (
	.A(N_2204),
	.B(BankSelect_1z),
	.C(S2P_Addr[0]),
	.D(ANLGPresent),
	.Y(AddrBank0_0_0_Z[3])
);
defparam \AddrBank0_0_0[3] .INIT=16'hB830;
// @33:177
  CFG4 \AddrBank1_0_0[3]  (
	.A(N_2204),
	.B(BankSelect_1z),
	.C(S2P_Addr[0]),
	.D(ANLGPresent),
	.Y(AddrBank1_0_0_Z[3])
);
defparam \AddrBank1_0_0[3] .INIT=16'hE2C0;
// @33:177
  CFG4 \AddrBank1_0[5]  (
	.A(S2P_Addr[2]),
	.B(N_1909),
	.C(N_1032),
	.D(BankSelect_1z),
	.Y(AddrBank1[5])
);
defparam \AddrBank1_0[5] .INIT=16'hAAC0;
// @33:177
  CFG4 \AddrBank1_0[4]  (
	.A(S2P_Addr[1]),
	.B(N_1143),
	.C(N_1909),
	.D(BankSelect_1z),
	.Y(AddrBank1[4])
);
defparam \AddrBank1_0[4] .INIT=16'hAAC0;
// @33:177
  CFG4 \AddrBank0_0[5]  (
	.A(S2P_Addr[2]),
	.B(N_1909),
	.C(N_1032),
	.D(BankSelect_1z),
	.Y(AddrBank0[5])
);
defparam \AddrBank0_0[5] .INIT=16'hC0AA;
// @33:177
  CFG4 \AddrBank0_0[4]  (
	.A(S2P_Addr[1]),
	.B(N_1143),
	.C(N_1909),
	.D(BankSelect_1z),
	.Y(AddrBank0[4])
);
defparam \AddrBank0_0[4] .INIT=16'hC0AA;
// @33:177
  CFG4 \AddrBank1_0[6]  (
	.A(BankSelect_1z),
	.B(N_1956),
	.C(N_1909),
	.D(S2P_Addr[3]),
	.Y(AddrBank1[6])
);
defparam \AddrBank1_0[6] .INIT=16'hEA40;
// @33:177
  CFG4 \AddrBank0_0[6]  (
	.A(BankSelect_1z),
	.B(N_1956),
	.C(N_1909),
	.D(S2P_Addr[3]),
	.Y(AddrBank0[6])
);
defparam \AddrBank0_0[6] .INIT=16'hD580;
// @33:177
  CFG4 \AddrBank0_0[3]  (
	.A(BankSelect_1z),
	.B(N_1945),
	.C(N_1092),
	.D(AddrBank0_0_0_Z[3]),
	.Y(AddrBank0[3])
);
defparam \AddrBank0_0[3] .INIT=16'hFF80;
// @33:177
  CFG4 \AddrBank1_0[3]  (
	.A(BankSelect_1z),
	.B(N_1945),
	.C(N_1092),
	.D(AddrBank1_0_0_Z[3]),
	.Y(AddrBank1[3])
);
defparam \AddrBank1_0[3] .INIT=16'hFF40;
// @33:188
  CFG3 \ReadPointer_0_0_o2[1]  (
	.A(ReadPointer_Z[0]),
	.B(un18_anlgdata_0_o2),
	.C(DetectRead_Z),
	.Y(N_1117)
);
defparam \ReadPointer_0_0_o2[1] .INIT=8'hEF;
// @33:188
  CFG4 \ReadPointer_0_0[0]  (
	.A(un18_anlgdata_0_o2),
	.B(SynchedTick60),
	.C(ReadPointer_Z[0]),
	.D(DetectRead_Z),
	.Y(ReadPointer_0_0_Z[0])
);
defparam \ReadPointer_0_0[0] .INIT=16'hEDFC;
// @33:188
  CFG3 \ReadPointer_0_0[1]  (
	.A(N_1117),
	.B(SynchedTick60),
	.C(ReadPointer_Z[1]),
	.Y(ReadPointer_0_0_Z[1])
);
defparam \ReadPointer_0_0[1] .INIT=8'hED;
// @33:188
  CFG4 \ReadPointer_0_0[2]  (
	.A(ReadPointer_Z[2]),
	.B(SynchedTick60),
	.C(N_1117),
	.D(ReadPointer_Z[1]),
	.Y(ReadPointer_0_0_Z[2])
);
defparam \ReadPointer_0_0[2] .INIT=16'hEEED;
// @33:101
  RAM128x16 RAM_1 (
	.S2P_Data(S2P_Data[15:0]),
	.DataOut0({DataOut0_14, DataOut0_13, DataOut0_12, DataOut0[12:10], DataOut0_8, DataOut0_7, DataOut0_6, DataOut0[6], DataOut0_4, DataOut0_3, DataOut0[3], DataOut0_1, DataOut0_0, DataOut0[0]}),
	.AddrBank0(AddrBank0[6:3]),
	.un2_writebank0_0_a2(un2_writebank0_0_a2_Z),
	.N_1275(N_1275),
	.N_1274(N_1274),
	.N_1273(N_1273),
	.SysClk(SysClk)
);
// @33:110
  RAM128x16_0 RAM_2 (
	.S2P_Data(S2P_Data[15:0]),
	.DataOut1({DataOut1_14, DataOut1_13, DataOut1_12, DataOut1[12:10], DataOut1_8, DataOut1_7, DataOut1_6, DataOut1[6], DataOut1_4, DataOut1_3, DataOut1[3], DataOut1_1, DataOut1_0, DataOut1[0]}),
	.AddrBank1(AddrBank1[6:3]),
	.N_574_i(N_574_i),
	.N_1278(N_1278),
	.N_1277(N_1277),
	.N_1276(N_1276),
	.SysClk(SysClk)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DataBuffer */

module Analog (
  DataOut_6,
  DataOut_10,
  DataOut_12,
  DataOut_3,
  DataOut_11,
  DataOut_0,
  ExtADDR_c_0,
  ExtADDR_c_2,
  ExtADDR_c_1,
  ExtADDR_c_5,
  ExtADDR_c_6,
  Exp3Mux,
  DataOut0_0,
  DataOut0_1,
  DataOut0_3,
  DataOut0_4,
  DataOut0_6,
  DataOut0_7,
  DataOut0_8,
  DataOut0_12,
  DataOut0_13,
  DataOut0_14,
  DataOut1_0,
  DataOut1_1,
  DataOut1_3,
  DataOut1_4,
  DataOut1_6,
  DataOut1_7,
  DataOut1_8,
  DataOut1_12,
  DataOut1_13,
  DataOut1_14,
  ExpA_DATA_5,
  ExpA_DATA_3,
  ExpA_DATA_0,
  LoopTime,
  State_srsts_0_i_o3_0_o2_0,
  H1_CLKWR_c,
  BankSelect,
  N_1937,
  N_1904,
  N_1956,
  N_1087,
  N_1086,
  N_1097,
  N_1960,
  N_1988,
  N_1959,
  N_1945,
  SynchedTick60,
  N_841_i,
  N_839_i,
  N_823_i,
  N_808_i,
  N_793_i,
  M_MUXED_ADC_DATA1_QA1_SIGA_c,
  M_MUXED_ADC_DATA0_QA0_SIGB_c,
  SysClk,
  SynchedTick_i,
  N_4074_i,
  ExpA_CLK,
  ExpA_CS_L,
  SlowEnable,
  SysRESET,
  un18_anlgdata_0_o2_1z,
  N_1909,
  N_1007,
  N_1021,
  RD_L_c,
  N_1941,
  N_1126_i,
  ANLGPresent
)
;
output DataOut_6 ;
output DataOut_10 ;
output DataOut_12 ;
output DataOut_3 ;
output DataOut_11 ;
output DataOut_0 ;
input ExtADDR_c_0 ;
input ExtADDR_c_2 ;
input ExtADDR_c_1 ;
input ExtADDR_c_5 ;
input ExtADDR_c_6 ;
input [1:0] Exp3Mux ;
output DataOut0_0 ;
output DataOut0_1 ;
output DataOut0_3 ;
output DataOut0_4 ;
output DataOut0_6 ;
output DataOut0_7 ;
output DataOut0_8 ;
output DataOut0_12 ;
output DataOut0_13 ;
output DataOut0_14 ;
output DataOut1_0 ;
output DataOut1_1 ;
output DataOut1_3 ;
output DataOut1_4 ;
output DataOut1_6 ;
output DataOut1_7 ;
output DataOut1_8 ;
output DataOut1_12 ;
output DataOut1_13 ;
output DataOut1_14 ;
input ExpA_DATA_5 ;
input ExpA_DATA_3 ;
input ExpA_DATA_0 ;
input [2:0] LoopTime ;
output State_srsts_0_i_o3_0_o2_0 ;
input H1_CLKWR_c ;
output BankSelect ;
input N_1937 ;
input N_1904 ;
output N_1956 ;
input N_1087 ;
input N_1086 ;
input N_1097 ;
input N_1960 ;
input N_1988 ;
input N_1959 ;
input N_1945 ;
input SynchedTick60 ;
input N_841_i ;
input N_839_i ;
input N_823_i ;
input N_808_i ;
input N_793_i ;
input M_MUXED_ADC_DATA1_QA1_SIGA_c ;
input M_MUXED_ADC_DATA0_QA0_SIGB_c ;
input SysClk ;
input SynchedTick_i ;
input N_4074_i ;
output ExpA_CLK ;
output ExpA_CS_L ;
input SlowEnable ;
input SysRESET ;
output un18_anlgdata_0_o2_1z ;
input N_1909 ;
input N_1007 ;
input N_1021 ;
input RD_L_c ;
output N_1941 ;
input N_1126_i ;
input ANLGPresent ;
wire DataOut_6 ;
wire DataOut_10 ;
wire DataOut_12 ;
wire DataOut_3 ;
wire DataOut_11 ;
wire DataOut_0 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_2 ;
wire ExtADDR_c_1 ;
wire ExtADDR_c_5 ;
wire ExtADDR_c_6 ;
wire DataOut0_0 ;
wire DataOut0_1 ;
wire DataOut0_3 ;
wire DataOut0_4 ;
wire DataOut0_6 ;
wire DataOut0_7 ;
wire DataOut0_8 ;
wire DataOut0_12 ;
wire DataOut0_13 ;
wire DataOut0_14 ;
wire DataOut1_0 ;
wire DataOut1_1 ;
wire DataOut1_3 ;
wire DataOut1_4 ;
wire DataOut1_6 ;
wire DataOut1_7 ;
wire DataOut1_8 ;
wire DataOut1_12 ;
wire DataOut1_13 ;
wire DataOut1_14 ;
wire ExpA_DATA_5 ;
wire ExpA_DATA_3 ;
wire ExpA_DATA_0 ;
wire State_srsts_0_i_o3_0_o2_0 ;
wire H1_CLKWR_c ;
wire BankSelect ;
wire N_1937 ;
wire N_1904 ;
wire N_1956 ;
wire N_1087 ;
wire N_1086 ;
wire N_1097 ;
wire N_1960 ;
wire N_1988 ;
wire N_1959 ;
wire N_1945 ;
wire SynchedTick60 ;
wire N_841_i ;
wire N_839_i ;
wire N_823_i ;
wire N_808_i ;
wire N_793_i ;
wire M_MUXED_ADC_DATA1_QA1_SIGA_c ;
wire M_MUXED_ADC_DATA0_QA0_SIGB_c ;
wire SysClk ;
wire SynchedTick_i ;
wire N_4074_i ;
wire ExpA_CLK ;
wire ExpA_CS_L ;
wire SlowEnable ;
wire SysRESET ;
wire un18_anlgdata_0_o2_1z ;
wire N_1909 ;
wire N_1007 ;
wire N_1021 ;
wire RD_L_c ;
wire N_1941 ;
wire N_1126_i ;
wire ANLGPresent ;
wire [0:0] intExpA_CLK;
wire [15:0] S2P_Data;
wire [3:0] S2P_Addr;
wire un18_anlgdata_0_a2_3_Z ;
wire un18_anlgdata_0_a2_4_Z ;
wire N_1092 ;
wire intSerial2ParallelEN ;
wire Serial2ParallelCLR ;
wire WriteConversion ;
wire GND ;
wire VCC ;
// @34:126
  CFG4 un18_anlgdata_0_a2_3 (
	.A(ExtADDR_c_0),
	.B(ExtADDR_c_2),
	.C(ANLGPresent),
	.D(N_1126_i),
	.Y(un18_anlgdata_0_a2_3_Z)
);
defparam un18_anlgdata_0_a2_3.INIT=16'h1000;
// @34:126
  CFG2 un18_anlgdata_0_a2_1 (
	.A(ExtADDR_c_0),
	.B(ExtADDR_c_2),
	.Y(N_1941)
);
defparam un18_anlgdata_0_a2_1.INIT=4'h1;
// @34:126
  CFG4 un18_anlgdata_0_a2_4 (
	.A(RD_L_c),
	.B(N_1021),
	.C(N_1007),
	.D(ExtADDR_c_1),
	.Y(un18_anlgdata_0_a2_4_Z)
);
defparam un18_anlgdata_0_a2_4.INIT=16'h0001;
// @34:126
  CFG4 un18_anlgdata_0_o2 (
	.A(N_1909),
	.B(N_1092),
	.C(un18_anlgdata_0_a2_4_Z),
	.D(un18_anlgdata_0_a2_3_Z),
	.Y(un18_anlgdata_0_o2_1z)
);
defparam un18_anlgdata_0_o2.INIT=16'hF888;
// @34:131
  StateMachine StateMach_1 (
	.State_srsts_0_i_o3_0_o2_0(State_srsts_0_i_o3_0_o2_0),
	.LoopTime(LoopTime[2:0]),
	.intExpA_CLK_0(intExpA_CLK[0]),
	.SysRESET(SysRESET),
	.SlowEnable(SlowEnable),
	.intSerial2ParallelEN_1z(intSerial2ParallelEN),
	.ExpA_CS_L_1z(ExpA_CS_L),
	.Serial2ParallelCLR_1z(Serial2ParallelCLR),
	.WriteConversion_1z(WriteConversion),
	.ExpA_CLK_1z(ExpA_CLK),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
// @34:145
  Serial2Parallel Ser2Par_1 (
	.S2P_Data(S2P_Data[15:0]),
	.S2P_Addr(S2P_Addr[3:0]),
	.intExpA_CLK_0(intExpA_CLK[0]),
	.ExpA_DATA_5(ExpA_DATA_5),
	.ExpA_DATA_3(ExpA_DATA_3),
	.ExpA_DATA_0(ExpA_DATA_0),
	.SlowEnable(SlowEnable),
	.intSerial2ParallelEN(intSerial2ParallelEN),
	.Serial2ParallelCLR(Serial2ParallelCLR),
	.N_4074_i(N_4074_i),
	.M_MUXED_ADC_DATA0_QA0_SIGB_c(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.M_MUXED_ADC_DATA1_QA1_SIGA_c(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.N_793_i(N_793_i),
	.N_808_i(N_808_i),
	.N_823_i(N_823_i),
	.N_839_i(N_839_i),
	.N_841_i(N_841_i),
	.SysClk(SysClk)
);
// @34:157
  DataBuffer DataBuf_1 (
	.DataOut1_0(DataOut1_0),
	.DataOut1_1(DataOut1_1),
	.DataOut1_3(DataOut1_3),
	.DataOut1_4(DataOut1_4),
	.DataOut1_6(DataOut1_6),
	.DataOut1_7(DataOut1_7),
	.DataOut1_8(DataOut1_8),
	.DataOut1_12(DataOut1_12),
	.DataOut1_13(DataOut1_13),
	.DataOut1_14(DataOut1_14),
	.DataOut0_0(DataOut0_0),
	.DataOut0_1(DataOut0_1),
	.DataOut0_3(DataOut0_3),
	.DataOut0_4(DataOut0_4),
	.DataOut0_6(DataOut0_6),
	.DataOut0_7(DataOut0_7),
	.DataOut0_8(DataOut0_8),
	.DataOut0_12(DataOut0_12),
	.DataOut0_13(DataOut0_13),
	.DataOut0_14(DataOut0_14),
	.S2P_Data(S2P_Data[15:0]),
	.Exp3Mux(Exp3Mux[1:0]),
	.ExtADDR_c_0(ExtADDR_c_1),
	.ExtADDR_c_4(ExtADDR_c_5),
	.ExtADDR_c_5(ExtADDR_c_6),
	.DataOut_6(DataOut_6),
	.DataOut_10(DataOut_10),
	.DataOut_12(DataOut_12),
	.DataOut_3(DataOut_3),
	.DataOut_11(DataOut_11),
	.DataOut_0(DataOut_0),
	.S2P_Addr(S2P_Addr[3:0]),
	.SynchedTick60(SynchedTick60),
	.N_1945(N_1945),
	.N_1909(N_1909),
	.ANLGPresent(ANLGPresent),
	.WriteConversion(WriteConversion),
	.N_1092(N_1092),
	.N_1959(N_1959),
	.N_1988(N_1988),
	.N_1960(N_1960),
	.N_1097(N_1097),
	.N_1086(N_1086),
	.N_1087(N_1087),
	.N_1956(N_1956),
	.N_4074_i(N_4074_i),
	.N_1904(N_1904),
	.N_1937(N_1937),
	.BankSelect_1z(BankSelect),
	.un18_anlgdata_0_o2(un18_anlgdata_0_o2_1z),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Analog */

module SerialMemoryInterface (
  un1_discoverIdDataOut_0_iv_0,
  AnlgDATA_m_0,
  QuadA0DataOut_0,
  QuadA1DataOut_1_0,
  QuadA1DataOut_2_0,
  Exp3QuadDataOut_0,
  FPGAProgDOut_0,
  Exp1QuadDataOut_m_0,
  ssiDataOut1_m_0_0,
  SSIDataLatch_0_0,
  Exp0QuadDataOut_m_0,
  Exp2QuadDataOut_1_0,
  Exp2QuadDataOut_2_0,
  ssiDataOut0_m_0_0,
  SSIDataLatch_0_d0,
  d8DataOut_m6_0,
  latencyDataOut_0,
  DATA_in_19,
  DATA_in_18,
  DATA_in_17,
  DATA_in_16,
  DATA_in_7,
  DATA_in_6,
  DATA_in_5,
  DATA_in_4,
  DATA_in_3,
  DATA_in_2,
  DATA_in_1,
  DATA_in_0,
  DATA_in_24,
  DATA_in_23,
  DATA_in_22,
  DATA_in_21,
  DATA_in_20,
  DATA_in_14,
  DATA_in_15,
  serialMemDataOut_13,
  serialMemDataOut_15,
  serialMemDataOut_14,
  serialMemDataOut_19,
  serialMemDataOut_18,
  serialMemDataOut_17,
  serialMemDataOut_16,
  serialMemDataOut_7,
  serialMemDataOut_6,
  serialMemDataOut_5,
  serialMemDataOut_4,
  serialMemDataOut_3,
  serialMemDataOut_2,
  serialMemDataOut_1,
  serialMemDataOut_0,
  serialMemDataOut_24,
  serialMemDataOut_23,
  serialMemDataOut_22,
  serialMemDataOut_20,
  un1_data_6,
  un1_data_9,
  un1_data_15,
  un159_data,
  un1_data_13,
  un164_data,
  un170_data,
  un177_data,
  un1_m_sprom_data_i_i,
  M_SPROM_CLK_c,
  SerialMemoryDataOut,
  N_53_mux,
  N_53_mux_0,
  SerialMemoryClockEnableCountere,
  intSerialMemoryDataIn,
  SerialMemXfaceWrite,
  ReadFlag,
  WriteFlag,
  H1_CLK,
  intSerialMemoryClock_1z,
  SlowEnable,
  EEPROMAccessFlag,
  SerialMemoryDataControl,
  SysRESET,
  SysRESET_i,
  SysClk
)
;
output un1_discoverIdDataOut_0_iv_0 ;
input AnlgDATA_m_0 ;
input QuadA0DataOut_0 ;
input QuadA1DataOut_1_0 ;
input QuadA1DataOut_2_0 ;
input Exp3QuadDataOut_0 ;
input FPGAProgDOut_0 ;
input Exp1QuadDataOut_m_0 ;
input ssiDataOut1_m_0_0 ;
input SSIDataLatch_0_0 ;
input Exp0QuadDataOut_m_0 ;
input Exp2QuadDataOut_1_0 ;
input Exp2QuadDataOut_2_0 ;
input ssiDataOut0_m_0_0 ;
input SSIDataLatch_0_d0 ;
input d8DataOut_m6_0 ;
input latencyDataOut_0 ;
input DATA_in_19 ;
input DATA_in_18 ;
input DATA_in_17 ;
input DATA_in_16 ;
input DATA_in_7 ;
input DATA_in_6 ;
input DATA_in_5 ;
input DATA_in_4 ;
input DATA_in_3 ;
input DATA_in_2 ;
input DATA_in_1 ;
input DATA_in_0 ;
input DATA_in_24 ;
input DATA_in_23 ;
input DATA_in_22 ;
input DATA_in_21 ;
input DATA_in_20 ;
input DATA_in_14 ;
input DATA_in_15 ;
output serialMemDataOut_13 ;
output serialMemDataOut_15 ;
output serialMemDataOut_14 ;
output serialMemDataOut_19 ;
output serialMemDataOut_18 ;
output serialMemDataOut_17 ;
output serialMemDataOut_16 ;
output serialMemDataOut_7 ;
output serialMemDataOut_6 ;
output serialMemDataOut_5 ;
output serialMemDataOut_4 ;
output serialMemDataOut_3 ;
output serialMemDataOut_2 ;
output serialMemDataOut_1 ;
output serialMemDataOut_0 ;
output serialMemDataOut_24 ;
output serialMemDataOut_23 ;
output serialMemDataOut_22 ;
output serialMemDataOut_20 ;
input un1_data_6 ;
input un1_data_9 ;
input un1_data_15 ;
input un159_data ;
input un1_data_13 ;
input un164_data ;
input un170_data ;
input un177_data ;
output un1_m_sprom_data_i_i ;
output M_SPROM_CLK_c ;
output SerialMemoryDataOut ;
output N_53_mux ;
output N_53_mux_0 ;
output SerialMemoryClockEnableCountere ;
input intSerialMemoryDataIn ;
input SerialMemXfaceWrite ;
output ReadFlag ;
output WriteFlag ;
input H1_CLK ;
output intSerialMemoryClock_1z ;
input SlowEnable ;
output EEPROMAccessFlag ;
output SerialMemoryDataControl ;
input SysRESET ;
input SysRESET_i ;
input SysClk ;
wire un1_discoverIdDataOut_0_iv_0 ;
wire AnlgDATA_m_0 ;
wire QuadA0DataOut_0 ;
wire QuadA1DataOut_1_0 ;
wire QuadA1DataOut_2_0 ;
wire Exp3QuadDataOut_0 ;
wire FPGAProgDOut_0 ;
wire Exp1QuadDataOut_m_0 ;
wire ssiDataOut1_m_0_0 ;
wire SSIDataLatch_0_0 ;
wire Exp0QuadDataOut_m_0 ;
wire Exp2QuadDataOut_1_0 ;
wire Exp2QuadDataOut_2_0 ;
wire ssiDataOut0_m_0_0 ;
wire SSIDataLatch_0_d0 ;
wire d8DataOut_m6_0 ;
wire latencyDataOut_0 ;
wire DATA_in_19 ;
wire DATA_in_18 ;
wire DATA_in_17 ;
wire DATA_in_16 ;
wire DATA_in_7 ;
wire DATA_in_6 ;
wire DATA_in_5 ;
wire DATA_in_4 ;
wire DATA_in_3 ;
wire DATA_in_2 ;
wire DATA_in_1 ;
wire DATA_in_0 ;
wire DATA_in_24 ;
wire DATA_in_23 ;
wire DATA_in_22 ;
wire DATA_in_21 ;
wire DATA_in_20 ;
wire DATA_in_14 ;
wire DATA_in_15 ;
wire serialMemDataOut_13 ;
wire serialMemDataOut_15 ;
wire serialMemDataOut_14 ;
wire serialMemDataOut_19 ;
wire serialMemDataOut_18 ;
wire serialMemDataOut_17 ;
wire serialMemDataOut_16 ;
wire serialMemDataOut_7 ;
wire serialMemDataOut_6 ;
wire serialMemDataOut_5 ;
wire serialMemDataOut_4 ;
wire serialMemDataOut_3 ;
wire serialMemDataOut_2 ;
wire serialMemDataOut_1 ;
wire serialMemDataOut_0 ;
wire serialMemDataOut_24 ;
wire serialMemDataOut_23 ;
wire serialMemDataOut_22 ;
wire serialMemDataOut_20 ;
wire un1_data_6 ;
wire un1_data_9 ;
wire un1_data_15 ;
wire un159_data ;
wire un1_data_13 ;
wire un164_data ;
wire un170_data ;
wire un177_data ;
wire un1_m_sprom_data_i_i ;
wire M_SPROM_CLK_c ;
wire SerialMemoryDataOut ;
wire N_53_mux ;
wire N_53_mux_0 ;
wire SerialMemoryClockEnableCountere ;
wire intSerialMemoryDataIn ;
wire SerialMemXfaceWrite ;
wire ReadFlag ;
wire WriteFlag ;
wire H1_CLK ;
wire intSerialMemoryClock_1z ;
wire SlowEnable ;
wire EEPROMAccessFlag ;
wire SerialMemoryDataControl ;
wire SysRESET ;
wire SysRESET_i ;
wire SysClk ;
wire [11:0] StateMachine_Z;
wire [11:11] StateMachine_or_Z;
wire [12:3] StateMachine_ns;
wire [2:0] SerialDataCounter_Z;
wire [12:12] StateMachine_i_Z;
wire [7:0] DataBuffer_Z;
wire [1:0] OperationFaultCount_Z;
wire [1:0] OperationFaultCount_0_Z;
wire [21:21] serialMemDataOut;
wire [7:0] SerialDataOutput_Z;
wire [7:0] SerialDataOutputMux_Z;
wire [4:0] SerialMemoryClockEnableCounter_Z;
wire [0:0] SerialDataOutputMux_2_Z;
wire [5:1] SerialDataOutputMux_1_Z;
wire [7:6] SerialDataOutputMux_m0_Z;
wire [9:9] StateMachine_ns_0_0_a2_0_1_Z;
wire [2:1] SerialDataCounter_4;
wire [21:21] un1_discoverIdDataOut_0_iv_1_Z;
wire [21:21] un1_discoverIdDataOut_0_iv_2_Z;
wire [21:21] un1_discoverIdDataOut_0_iv_4_Z;
wire [21:21] un1_discoverIdDataOut_0_iv_8_Z;
wire [21:21] un1_discoverIdDataOut_0_iv_0_Z;
wire [21:21] un1_discoverIdDataOut_0_iv_6_Z;
wire [21:21] un1_discoverIdDataOut_0_iv_9_Z;
wire un10_serialmemxfacewrite ;
wire un10_serialmemxfacewrite_i ;
wire ShiftEnable_Z ;
wire VCC ;
wire un1_StateMachine_7_i ;
wire ShiftEnable_RNO_0_0 ;
wire GND ;
wire un1_serialmemxfacewrite_20_or ;
wire LoadMemAddr_Z ;
wire un1_StateMachine_1_sqmuxa_2_0_a2_Z ;
wire LoadMemAddr_RNO_Z ;
wire un1_serialmemxfacewrite_19_or ;
wire IncOperationFaultCount_Z ;
wire IncOperationFaultCount_1_sqmuxa ;
wire IncOperationFaultCount_RNO_Z ;
wire un1_serialmemxfacewrite_16_or ;
wire un1_StateMachine_10_i ;
wire intSerialMemoryDataControl_RNO_0_Z ;
wire N_765_i ;
wire StartStopBit_Z ;
wire un1_LoadWriteData_1_sqmuxa_2_0_Z ;
wire un1_serialmemxfacewrite_13_or ;
wire intFLAG_CLR_Z ;
wire intFLAG_CLR_RNO_Z ;
wire N_524_i ;
wire SecondPassRead_Z ;
wire N_1169_i ;
wire un1_serialmemxfacewrite_10_or ;
wire LoadDeviceAddr_Z ;
wire StateMachine_1_sqmuxa ;
wire LoadDeviceAddr_RNO_Z ;
wire un1_serialmemxfacewrite_9_or ;
wire N_1050_i ;
wire un1_serialmemxfacewrite_4_or ;
wire LoadWriteData_Z ;
wire un1_serialmemxfacewrite_6_or ;
wire N_319_i ;
wire N_321_i ;
wire N_315_i ;
wire N_1370 ;
wire N_312_i ;
wire N_306_i ;
wire SerialDataCounter ;
wire SerialDataCounter_0 ;
wire SerialDataCounter_1 ;
wire FLAG_CLR_LAT_Z ;
wire FLAG_CLR_LAT_0 ;
wire intSerialMemoryClock_0 ;
wire N_144ss_i ;
wire OperationFaultFlagInput_Z ;
wire un1_intoperationfaultflaginput_Z ;
wire OperationFaultFlag_1_Z ;
wire WriteLatch_1_Z ;
wire ReadLatch_1_Z ;
wire WriteFlag_1_Z ;
wire ReadFlag_1_Z ;
wire un1_serialdatainputenable_0_a2_Z ;
wire un25_serialmemoryclockfallingedge_0_Z ;
wire SerialMemoryClockEnableCounter_n1_Z ;
wire N_192_i ;
wire SerialMemoryClockEnableCounter_n4_Z ;
wire SerialMemoryClockEnableCounter_n3_Z ;
wire SerialMemoryClockEnableCounter_n2_Z ;
wire N_1018 ;
wire N_1051 ;
wire SerialDataOutputMux_ss0_Z ;
wire N_1019 ;
wire N_1076 ;
wire N_144ss_i_1 ;
wire N_286 ;
wire N_306_i_1 ;
wire un8_serialdataoutputmux_1_Z ;
wire SerialDataOutputMux_sm0 ;
wire N_1228 ;
wire N_1954 ;
wire N_1232 ;
wire N_1235 ;
wire N_1052 ;
wire un99_slowenable_Z ;
wire N_1011 ;
wire un1_StateMachine_10_0_1_Z ;
wire un1_serialmemxfacewrite_20_or_0_a2_3_0 ;
wire N_2218 ;
wire N_1393 ;
wire N_1108 ;
wire un1_controlserialselect_Z ;
wire N_1045 ;
wire un3_operationfaultflaginput ;
wire un1_serialmemxfacewrite_13_or_0_a2_0_1 ;
wire N_1659 ;
wire intSerialMemoryClock_0_0_0_tz_Z ;
wire N_1619_2 ;
wire N_1517 ;
wire N_1333 ;
wire N_383 ;
wire N_1118 ;
wire N_1657_1 ;
wire N_1347 ;
wire N_1002 ;
wire un1_serialmemxfacewrite_14_or_i_1 ;
wire un1_serialmemxfacewrite_20_or_0_a2_3 ;
wire un1_serialmemxfacewrite_19_or_0_a2_0 ;
wire un1_serialmemxfacewrite_19_or_0_a2_2_0 ;
wire un1_serialmemxfacewrite_20_or_0_a0_2 ;
wire un1_serialmemxfacewrite_20_or_0_a1_1 ;
wire un1_serialmemxfacewrite_14_or_i_2 ;
wire un1_serialmemxfacewrite_20_or_0 ;
wire un1_serialmemxfacewrite_16_or_0_0 ;
wire un1_serialmemxfacewrite_9_or_0_1 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
  CFG1 un10_serialmemxfacewrite_i_0 (
	.A(un10_serialmemxfacewrite),
	.Y(un10_serialmemxfacewrite_i)
);
defparam un10_serialmemxfacewrite_i_0.INIT=2'h1;
// @30:265
  SLE ShiftEnable (
	.Q(ShiftEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_StateMachine_7_i),
	.EN(ShiftEnable_RNO_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 ShiftEnable_RNO_0 (
	.A(un1_serialmemxfacewrite_20_or),
	.B(SysRESET),
	.Y(ShiftEnable_RNO_0_0)
);
defparam ShiftEnable_RNO_0.INIT=4'hE;
// @30:265
  SLE LoadMemAddr (
	.Q(LoadMemAddr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_StateMachine_1_sqmuxa_2_0_a2_Z),
	.EN(LoadMemAddr_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 LoadMemAddr_RNO (
	.A(un1_serialmemxfacewrite_19_or),
	.B(SysRESET),
	.Y(LoadMemAddr_RNO_Z)
);
defparam LoadMemAddr_RNO.INIT=4'hE;
// @30:265
  SLE IncOperationFaultCount (
	.Q(IncOperationFaultCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IncOperationFaultCount_1_sqmuxa),
	.EN(IncOperationFaultCount_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 IncOperationFaultCount_RNO (
	.A(un1_serialmemxfacewrite_16_or),
	.B(SysRESET),
	.Y(IncOperationFaultCount_RNO_Z)
);
defparam IncOperationFaultCount_RNO.INIT=4'hE;
// @30:265
  SLE intSerialMemoryDataControl (
	.Q(SerialMemoryDataControl),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_StateMachine_10_i),
	.EN(intSerialMemoryDataControl_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 intSerialMemoryDataControl_RNO_0 (
	.A(N_765_i),
	.B(SysRESET),
	.Y(intSerialMemoryDataControl_RNO_0_Z)
);
defparam intSerialMemoryDataControl_RNO_0.INIT=4'hE;
// @30:265
  SLE StartStopBit (
	.Q(StartStopBit_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LoadWriteData_1_sqmuxa_2_0_Z),
	.EN(un1_serialmemxfacewrite_13_or),
	.LAT(GND),
	.SD(VCC),
	.SLn(SysRESET_i)
);
// @30:265
  SLE intFLAG_CLR (
	.Q(intFLAG_CLR_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_Z[0]),
	.EN(intFLAG_CLR_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 intFLAG_CLR_RNO (
	.A(N_524_i),
	.B(SysRESET),
	.Y(intFLAG_CLR_RNO_Z)
);
defparam intFLAG_CLR_RNO.INIT=4'hE;
// @30:265
  SLE SecondPassRead (
	.Q(SecondPassRead_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1169_i),
	.EN(un1_serialmemxfacewrite_10_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @30:265
  SLE LoadDeviceAddr (
	.Q(LoadDeviceAddr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_1_sqmuxa),
	.EN(LoadDeviceAddr_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
  CFG2 LoadDeviceAddr_RNO (
	.A(un1_serialmemxfacewrite_9_or),
	.B(SysRESET),
	.Y(LoadDeviceAddr_RNO_Z)
);
defparam LoadDeviceAddr_RNO.INIT=4'hE;
// @30:265
  SLE intEEPROMAccessFlag (
	.Q(EEPROMAccessFlag),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1050_i),
	.EN(un1_serialmemxfacewrite_4_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @30:265
  SLE LoadWriteData (
	.Q(LoadWriteData_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_Z[6]),
	.EN(un1_serialmemxfacewrite_6_or),
	.LAT(GND),
	.SD(GND),
	.SLn(SysRESET_i)
);
// @30:265
  SLE \StateMachine[2]  (
	.Q(StateMachine_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_319_i),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[1]  (
	.Q(StateMachine_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_321_i),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[0]  (
	.Q(StateMachine_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_ns[12]),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[6]  (
	.Q(StateMachine_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_ns[6]),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[5]  (
	.Q(StateMachine_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_315_i),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[4]  (
	.Q(StateMachine_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_ns[8]),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[3]  (
	.Q(StateMachine_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_ns[9]),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[10]  (
	.Q(StateMachine_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1370),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[9]  (
	.Q(StateMachine_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_ns[3]),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[8]  (
	.Q(StateMachine_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(StateMachine_ns[4]),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[7]  (
	.Q(StateMachine_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_312_i),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
// @30:265
  SLE \StateMachine[11]  (
	.Q(StateMachine_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_306_i),
	.EN(StateMachine_or_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(un10_serialmemxfacewrite_i)
);
  CFG2 \StateMachine_or[11]  (
	.A(un10_serialmemxfacewrite),
	.B(SlowEnable),
	.Y(StateMachine_or_Z[11])
);
defparam \StateMachine_or[11] .INIT=4'hE;
// @30:488
  SLE \SerialDataCounter[2]  (
	.Q(SerialDataCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataCounter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:488
  SLE \SerialDataCounter[1]  (
	.Q(SerialDataCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataCounter_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:488
  SLE \SerialDataCounter[0]  (
	.Q(SerialDataCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataCounter_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:441
  SLE FLAG_CLR_LAT (
	.Q(FLAG_CLR_LAT_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FLAG_CLR_LAT_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:171
  SLE intSerialMemoryClock (
	.Q(intSerialMemoryClock_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intSerialMemoryClock_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \StateMachine_i[12]  (
	.Q(StateMachine_i_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_144ss_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:522
  SLE OperationFaultFlagInput (
	.Q(OperationFaultFlagInput_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_intoperationfaultflaginput_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:529
  SLE OperationFaultFlag (
	.Q(serialMemDataOut_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(OperationFaultFlag_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:186
  SLE WriteLatch (
	.Q(serialMemDataOut_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(WriteLatch_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:209
  SLE ReadLatch (
	.Q(serialMemDataOut_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(ReadLatch_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:197
  SLE WriteFlag_2 (
	.Q(WriteFlag),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(WriteFlag_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:220
  SLE ReadFlag_2 (
	.Q(ReadFlag),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ReadFlag_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \MemoryAddress[3]  (
	.Q(serialMemDataOut_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_19),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \MemoryAddress[2]  (
	.Q(serialMemDataOut_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_18),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \MemoryAddress[1]  (
	.Q(serialMemDataOut_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_17),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \MemoryAddress[0]  (
	.Q(serialMemDataOut_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_16),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[7]  (
	.Q(DataBuffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_7),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[6]  (
	.Q(DataBuffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_6),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[5]  (
	.Q(DataBuffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_5),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[4]  (
	.Q(DataBuffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_4),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[3]  (
	.Q(DataBuffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_3),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[2]  (
	.Q(DataBuffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_2),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[1]  (
	.Q(DataBuffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_1),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \DataBuffer[0]  (
	.Q(DataBuffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_0),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[7]  (
	.Q(serialMemDataOut_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_6),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[6]  (
	.Q(serialMemDataOut_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_5),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[5]  (
	.Q(serialMemDataOut_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_4),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[4]  (
	.Q(serialMemDataOut_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_3),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[3]  (
	.Q(serialMemDataOut_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_2),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[2]  (
	.Q(serialMemDataOut_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_1),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[1]  (
	.Q(serialMemDataOut_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(serialMemDataOut_0),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:477
  SLE \SerialDataInput[0]  (
	.Q(serialMemDataOut_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intSerialMemoryDataIn),
	.EN(un1_serialdatainputenable_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:509
  SLE \OperationFaultCount[1]  (
	.Q(OperationFaultCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(OperationFaultCount_0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:509
  SLE \OperationFaultCount[0]  (
	.Q(OperationFaultCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(OperationFaultCount_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \intModuleAddress[2]  (
	.Q(serialMemDataOut_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_24),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \intModuleAddress[1]  (
	.Q(serialMemDataOut_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_23),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \intModuleAddress[0]  (
	.Q(serialMemDataOut_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_22),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \MemoryAddress[5]  (
	.Q(serialMemDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_21),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:231
  SLE \MemoryAddress[4]  (
	.Q(serialMemDataOut_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(DATA_in_20),
	.EN(SerialMemXfaceWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[7]  (
	.Q(SerialDataOutput_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[7]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[6]  (
	.Q(SerialDataOutput_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[6]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[5]  (
	.Q(SerialDataOutput_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[5]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[4]  (
	.Q(SerialDataOutput_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[4]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[3]  (
	.Q(SerialDataOutput_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[3]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[2]  (
	.Q(SerialDataOutput_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[2]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[1]  (
	.Q(SerialDataOutput_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[1]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:463
  SLE \SerialDataOutput[0]  (
	.Q(SerialDataOutput_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialDataOutputMux_Z[0]),
	.EN(un25_serialmemoryclockfallingedge_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:156
  SLE \SerialMemoryClockEnableCounter[1]  (
	.Q(SerialMemoryClockEnableCounter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialMemoryClockEnableCounter_n1_Z),
	.EN(SerialMemoryClockEnableCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:156
  SLE \SerialMemoryClockEnableCounter[0]  (
	.Q(SerialMemoryClockEnableCounter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_192_i),
	.EN(SerialMemoryClockEnableCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:156
  SLE \SerialMemoryClockEnableCounter[4]  (
	.Q(SerialMemoryClockEnableCounter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialMemoryClockEnableCounter_n4_Z),
	.EN(SerialMemoryClockEnableCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:156
  SLE \SerialMemoryClockEnableCounter[3]  (
	.Q(SerialMemoryClockEnableCounter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialMemoryClockEnableCounter_n3_Z),
	.EN(SerialMemoryClockEnableCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:156
  SLE \SerialMemoryClockEnableCounter[2]  (
	.Q(SerialMemoryClockEnableCounter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(SerialMemoryClockEnableCounter_n2_Z),
	.EN(SerialMemoryClockEnableCountere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:473
  CFG4 un1_serialdatainputenable_0_a2 (
	.A(intSerialMemoryClock_1z),
	.B(StateMachine_Z[3]),
	.C(N_1018),
	.D(SlowEnable),
	.Y(un1_serialdatainputenable_0_a2_Z)
);
defparam un1_serialdatainputenable_0_a2.INIT=16'h0800;
// @40:1603
  CFG3 \StateMachine_ns_0_0_o2_0_RNIR2GP[3]  (
	.A(SlowEnable),
	.B(N_1018),
	.C(intSerialMemoryClock_1z),
	.Y(N_1051)
);
defparam \StateMachine_ns_0_0_o2_0_RNIR2GP[3] .INIT=8'hDF;
// @30:456
  CFG3 SerialDataOutputMux_ss0 (
	.A(LoadDeviceAddr_Z),
	.B(LoadWriteData_Z),
	.C(LoadMemAddr_Z),
	.Y(SerialDataOutputMux_ss0_Z)
);
defparam SerialDataOutputMux_ss0.INIT=8'hBA;
// @30:265
  CFG4 \StateMachine_ns_0_0_o2[4]  (
	.A(SerialDataCounter_Z[1]),
	.B(SerialDataCounter_Z[2]),
	.C(SerialDataCounter_Z[0]),
	.D(N_1019),
	.Y(N_1076)
);
defparam \StateMachine_ns_0_0_o2[4] .INIT=16'hFF7F;
  CFG4 \intModuleAddress_RNI7RVI_0[2]  (
	.A(serialMemDataOut_24),
	.B(serialMemDataOut_23),
	.C(serialMemDataOut_22),
	.D(EEPROMAccessFlag),
	.Y(N_53_mux_0)
);
defparam \intModuleAddress_RNI7RVI_0[2] .INIT=16'h0200;
  CFG4 \intModuleAddress_RNI7RVI[2]  (
	.A(serialMemDataOut_24),
	.B(serialMemDataOut_23),
	.C(serialMemDataOut_22),
	.D(EEPROMAccessFlag),
	.Y(N_53_mux)
);
defparam \intModuleAddress_RNI7RVI[2] .INIT=16'h0200;
// @30:265
  CFG4 \StateMachine_i_RNO[12]  (
	.A(N_144ss_i_1),
	.B(N_286),
	.C(StateMachine_i_Z[12]),
	.D(SlowEnable),
	.Y(N_144ss_i)
);
defparam \StateMachine_i_RNO[12] .INIT=16'h22A0;
// @30:265
  CFG2 \StateMachine_i_RNO_0[12]  (
	.A(SysRESET),
	.B(SerialMemXfaceWrite),
	.Y(N_144ss_i_1)
);
defparam \StateMachine_i_RNO_0[12] .INIT=4'h1;
// @30:265
  CFG4 \StateMachine_RNO[11]  (
	.A(StateMachine_Z[6]),
	.B(StateMachine_Z[11]),
	.C(N_306_i_1),
	.D(N_1019),
	.Y(N_306_i)
);
defparam \StateMachine_RNO[11] .INIT=16'hFCA8;
// @30:265
  CFG4 \StateMachine_RNO_0[11]  (
	.A(WriteFlag),
	.B(StateMachine_Z[6]),
	.C(StateMachine_i_Z[12]),
	.D(N_1050_i),
	.Y(N_306_i_1)
);
defparam \StateMachine_RNO_0[11] .INIT=16'h4F4C;
// @30:456
  CFG4 \SerialDataOutputMux[0]  (
	.A(serialMemDataOut_16),
	.B(un8_serialdataoutputmux_1_Z),
	.C(SerialDataOutputMux_sm0),
	.D(SerialDataOutputMux_2_Z[0]),
	.Y(SerialDataOutputMux_Z[0])
);
defparam \SerialDataOutputMux[0] .INIT=16'hFF08;
// @30:456
  CFG4 \SerialDataOutputMux[2]  (
	.A(LoadDeviceAddr_Z),
	.B(DataBuffer_Z[2]),
	.C(SerialDataOutputMux_1_Z[2]),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_Z[2])
);
defparam \SerialDataOutputMux[2] .INIT=16'hF4F0;
// @30:456
  CFG4 \SerialDataOutputMux[4]  (
	.A(LoadDeviceAddr_Z),
	.B(DataBuffer_Z[4]),
	.C(SerialDataOutputMux_1_Z[4]),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_Z[4])
);
defparam \SerialDataOutputMux[4] .INIT=16'hF4F0;
// @30:456
  CFG4 \SerialDataOutputMux[5]  (
	.A(LoadDeviceAddr_Z),
	.B(DataBuffer_Z[5]),
	.C(SerialDataOutputMux_1_Z[5]),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_Z[5])
);
defparam \SerialDataOutputMux[5] .INIT=16'hFEF0;
// @30:456
  CFG4 \SerialDataOutputMux[3]  (
	.A(LoadDeviceAddr_Z),
	.B(DataBuffer_Z[3]),
	.C(SerialDataOutputMux_1_Z[3]),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_Z[3])
);
defparam \SerialDataOutputMux[3] .INIT=16'hF4F0;
// @30:441
  CFG2 FLAG_CLR_LAT_r (
	.A(SysRESET),
	.B(intFLAG_CLR_Z),
	.Y(FLAG_CLR_LAT_0)
);
defparam FLAG_CLR_LAT_r.INIT=4'h4;
// @30:282
  CFG2 un1_StateMachine_10_0_o2_0 (
	.A(StateMachine_Z[0]),
	.B(StateMachine_Z[10]),
	.Y(N_1228)
);
defparam un1_StateMachine_10_0_o2_0.INIT=4'hE;
// @40:1603
  CFG2 \StateMachine_RNIHFI4I[7]  (
	.A(intSerialMemoryDataIn),
	.B(StateMachine_Z[7]),
	.Y(N_1954)
);
defparam \StateMachine_RNIHFI4I[7] .INIT=4'h8;
// @30:282
  CFG2 un1_StateMachine_7_0_o2 (
	.A(StateMachine_Z[10]),
	.B(StateMachine_Z[8]),
	.Y(N_1232)
);
defparam un1_StateMachine_7_0_o2.INIT=4'hE;
// @30:265
  CFG2 \StateMachine_ns_i_0_o2[11]  (
	.A(intSerialMemoryDataIn),
	.B(StateMachine_Z[4]),
	.Y(N_1235)
);
defparam \StateMachine_ns_i_0_o2[11] .INIT=4'hB;
// @30:456
  CFG2 \SerialDataOutputMux_m0[6]  (
	.A(LoadMemAddr_Z),
	.B(SerialDataOutput_Z[5]),
	.Y(SerialDataOutputMux_m0_Z[6])
);
defparam \SerialDataOutputMux_m0[6] .INIT=4'h4;
// @30:456
  CFG2 SerialDataOutputMuxs2 (
	.A(LoadDeviceAddr_Z),
	.B(LoadWriteData_Z),
	.Y(SerialDataOutputMux_sm0)
);
defparam SerialDataOutputMuxs2.INIT=4'hE;
// @30:458
  CFG2 un8_serialdataoutputmux_1 (
	.A(LoadDeviceAddr_Z),
	.B(LoadMemAddr_Z),
	.Y(un8_serialdataoutputmux_1_Z)
);
defparam un8_serialdataoutputmux_1.INIT=4'hE;
// @30:489
  CFG2 \SerialDataCounter_4_0_o2[2]  (
	.A(SerialDataCounter_Z[0]),
	.B(SerialDataCounter_Z[1]),
	.Y(N_1052)
);
defparam \SerialDataCounter_4_0_o2[2] .INIT=4'h7;
// @30:512
  CFG2 un99_slowenable (
	.A(SlowEnable),
	.B(IncOperationFaultCount_Z),
	.Y(un99_slowenable_Z)
);
defparam un99_slowenable.INIT=4'h8;
// @30:518
  CFG2 un1_intoperationfaultflaginput (
	.A(serialMemDataOut_13),
	.B(OperationFaultCount_Z[1]),
	.Y(un1_intoperationfaultflaginput_Z)
);
defparam un1_intoperationfaultflaginput.INIT=4'hE;
// @40:1603
  CFG2 SlowEnable_or_0_o2 (
	.A(SysRESET),
	.B(SlowEnable),
	.Y(SerialMemoryClockEnableCountere)
);
defparam SlowEnable_or_0_o2.INIT=4'hE;
// @30:265
  CFG2 \StateMachine_ns_0_0_o2_2[3]  (
	.A(SerialMemoryClockEnableCounter_Z[0]),
	.B(SerialMemoryClockEnableCounter_Z[2]),
	.Y(N_1011)
);
defparam \StateMachine_ns_0_0_o2_2[3] .INIT=4'hD;
// @30:282
  CFG3 un1_StateMachine_10_0_1 (
	.A(StateMachine_i_Z[12]),
	.B(N_1228),
	.C(StateMachine_Z[3]),
	.Y(un1_StateMachine_10_0_1_Z)
);
defparam un1_StateMachine_10_0_1.INIT=8'hFD;
// @40:1603
  CFG3 \StateMachine_RNIHFCD[0]  (
	.A(StateMachine_Z[0]),
	.B(StateMachine_Z[6]),
	.C(StateMachine_i_Z[12]),
	.Y(un1_serialmemxfacewrite_20_or_0_a2_3_0)
);
defparam \StateMachine_RNIHFCD[0] .INIT=8'h10;
// @30:265
  CFG3 \StateMachine_ns_0_0_a2_1[4]  (
	.A(SecondPassRead_Z),
	.B(StateMachine_Z[9]),
	.C(intSerialMemoryDataIn),
	.Y(N_2218)
);
defparam \StateMachine_ns_0_0_a2_1[4] .INIT=8'h04;
// @40:1603
  CFG3 LoadWriteData_RNO_0 (
	.A(StateMachine_Z[6]),
	.B(StateMachine_Z[5]),
	.C(WriteFlag),
	.Y(N_1393)
);
defparam LoadWriteData_RNO_0.INIT=8'hE4;
// @30:282
  CFG2 SecondPassRead_RNO (
	.A(StateMachine_Z[6]),
	.B(WriteFlag),
	.Y(N_1169_i)
);
defparam SecondPassRead_RNO.INIT=4'h2;
// @30:282
  CFG3 un1_StateMachine_10_0_o2 (
	.A(StateMachine_Z[7]),
	.B(StateMachine_Z[4]),
	.C(StateMachine_Z[9]),
	.Y(N_1108)
);
defparam un1_StateMachine_10_0_o2.INIT=8'hFE;
// @30:471
  CFG3 SerialMemoryDataOut_0_o2 (
	.A(StartStopBit_Z),
	.B(ShiftEnable_Z),
	.C(SerialDataOutput_Z[7]),
	.Y(SerialMemoryDataOut)
);
defparam SerialMemoryDataOut_0_o2.INIT=8'hEA;
// @30:456
  CFG2 \SerialDataOutputMux_m0[7]  (
	.A(un8_serialdataoutputmux_1_Z),
	.B(SerialDataOutput_Z[6]),
	.Y(SerialDataOutputMux_m0_Z[7])
);
defparam \SerialDataOutputMux_m0[7] .INIT=4'h4;
// @30:456
  CFG4 \SerialDataOutputMux[6]  (
	.A(DataBuffer_Z[6]),
	.B(LoadDeviceAddr_Z),
	.C(SerialDataOutputMux_m0_Z[6]),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_Z[6])
);
defparam \SerialDataOutputMux[6] .INIT=16'h22F0;
// @30:456
  CFG4 \SerialDataOutputMux_1[5]  (
	.A(SerialDataOutput_Z[4]),
	.B(serialMemDataOut[21]),
	.C(SerialDataOutputMux_sm0),
	.D(LoadMemAddr_Z),
	.Y(SerialDataOutputMux_1_Z[5])
);
defparam \SerialDataOutputMux_1[5] .INIT=16'h0C0A;
// @30:456
  CFG4 \SerialDataOutputMux_1[4]  (
	.A(SerialDataOutput_Z[3]),
	.B(serialMemDataOut_20),
	.C(SerialDataOutputMux_sm0),
	.D(LoadMemAddr_Z),
	.Y(SerialDataOutputMux_1_Z[4])
);
defparam \SerialDataOutputMux_1[4] .INIT=16'h0C0A;
// @30:456
  CFG4 \SerialDataOutputMux_2[0]  (
	.A(DataBuffer_Z[0]),
	.B(SecondPassRead_Z),
	.C(LoadDeviceAddr_Z),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_2_Z[0])
);
defparam \SerialDataOutputMux_2[0] .INIT=16'hCA00;
// @30:136
  CFG4 un1_controlserialselect (
	.A(serialMemDataOut_24),
	.B(serialMemDataOut_23),
	.C(serialMemDataOut_22),
	.D(EEPROMAccessFlag),
	.Y(un1_controlserialselect_Z)
);
defparam un1_controlserialselect.INIT=16'h0200;
// @40:1603
  CFG4 \StateMachine_ns_0_0_o2_2_RNIS2AK1[3]  (
	.A(SerialMemoryClockEnableCounter_Z[4]),
	.B(SerialMemoryClockEnableCounter_Z[3]),
	.C(SerialMemoryClockEnableCounter_Z[1]),
	.D(N_1011),
	.Y(N_1045)
);
defparam \StateMachine_ns_0_0_o2_2_RNIS2AK1[3] .INIT=16'hFFFB;
// @30:265
  CFG4 \StateMachine_ns_0_0_o2_0[3]  (
	.A(SerialMemoryClockEnableCounter_Z[4]),
	.B(SerialMemoryClockEnableCounter_Z[3]),
	.C(SerialMemoryClockEnableCounter_Z[1]),
	.D(N_1011),
	.Y(N_1018)
);
defparam \StateMachine_ns_0_0_o2_0[3] .INIT=16'hFFDF;
// @40:1603
  CFG4 FLAG_CLR_LAT_RNIR24D (
	.A(FLAG_CLR_LAT_Z),
	.B(intFLAG_CLR_Z),
	.C(OperationFaultFlagInput_Z),
	.D(SysRESET),
	.Y(un3_operationfaultflaginput)
);
defparam FLAG_CLR_LAT_RNIR24D.INIT=16'hFFF2;
// @30:456
  CFG4 \SerialDataOutputMux[7]  (
	.A(LoadDeviceAddr_Z),
	.B(DataBuffer_Z[7]),
	.C(SerialDataOutputMux_m0_Z[7]),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_Z[7])
);
defparam \SerialDataOutputMux[7] .INIT=16'hEEF0;
// @30:456
  CFG4 \SerialDataOutputMux_1[3]  (
	.A(serialMemDataOut_19),
	.B(SerialDataOutput_Z[2]),
	.C(un8_serialdataoutputmux_1_Z),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_1_Z[3])
);
defparam \SerialDataOutputMux_1[3] .INIT=16'h00AC;
// @30:456
  CFG4 \SerialDataOutputMux_1[2]  (
	.A(serialMemDataOut_18),
	.B(SerialDataOutput_Z[1]),
	.C(un8_serialdataoutputmux_1_Z),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_1_Z[2])
);
defparam \SerialDataOutputMux_1[2] .INIT=16'h00AC;
// @40:1603
  CFG4 StartStopBit_RNO_0 (
	.A(intSerialMemoryClock_1z),
	.B(N_1045),
	.C(StateMachine_Z[11]),
	.D(StateMachine_Z[1]),
	.Y(un1_serialmemxfacewrite_13_or_0_a2_0_1)
);
defparam StartStopBit_RNO_0.INIT=16'h2220;
// @30:282
  CFG3 un1_LoadWriteData_1_sqmuxa_2_0_a2_0 (
	.A(intSerialMemoryClock_1z),
	.B(N_1045),
	.C(StateMachine_Z[1]),
	.Y(N_1659)
);
defparam un1_LoadWriteData_1_sqmuxa_2_0_a2_0.INIT=8'h20;
// @30:265
  CFG4 ReadFlag_2_RNIV0M82 (
	.A(intSerialMemoryClock_1z),
	.B(N_1045),
	.C(ReadFlag),
	.D(WriteFlag),
	.Y(N_1050_i)
);
defparam ReadFlag_2_RNIV0M82.INIT=16'h1110;
// @30:141
  CFG2 M_SPROM_CLK (
	.A(intSerialMemoryClock_1z),
	.B(un1_controlserialselect_Z),
	.Y(M_SPROM_CLK_c)
);
defparam M_SPROM_CLK.INIT=4'h8;
// @30:265
  CFG2 \StateMachine_ns_0_0_o2[3]  (
	.A(N_1018),
	.B(intSerialMemoryClock_1z),
	.Y(N_1019)
);
defparam \StateMachine_ns_0_0_o2[3] .INIT=4'hB;
  CFG2 un1_controlserialselect_RNIN9HG (
	.A(un1_controlserialselect_Z),
	.B(SerialMemoryDataControl),
	.Y(un1_m_sprom_data_i_i)
);
defparam un1_controlserialselect_RNIN9HG.INIT=4'h8;
// @30:265
  CFG3 \StateMachine_ns_0_0_a2_0_1[9]  (
	.A(StateMachine_Z[9]),
	.B(N_1019),
	.C(SecondPassRead_Z),
	.Y(StateMachine_ns_0_0_a2_0_1_Z[9])
);
defparam \StateMachine_ns_0_0_a2_0_1[9] .INIT=8'h20;
// @30:171
  CFG3 intSerialMemoryClock_0_0_0_tz (
	.A(N_1018),
	.B(SlowEnable),
	.C(SysRESET),
	.Y(intSerialMemoryClock_0_0_0_tz_Z)
);
defparam intSerialMemoryClock_0_0_0_tz.INIT=8'hF4;
// @40:1603
  CFG3 un1_StateMachine_10_0_o2_RNICA9H (
	.A(intSerialMemoryClock_1z),
	.B(N_1108),
	.C(N_1018),
	.Y(N_1619_2)
);
defparam un1_StateMachine_10_0_o2_RNICA9H.INIT=8'h08;
// @30:265
  CFG2 \StateMachine_ns_i_i_a2_0[0]  (
	.A(N_1050_i),
	.B(StateMachine_i_Z[12]),
	.Y(N_1517)
);
defparam \StateMachine_ns_i_i_a2_0[0] .INIT=4'h1;
// @30:265
  CFG2 \StateMachine_ns_0_a2_0_a2[12]  (
	.A(N_1019),
	.B(StateMachine_Z[1]),
	.Y(StateMachine_ns[12])
);
defparam \StateMachine_ns_0_a2_0_a2[12] .INIT=4'h4;
// @40:1603
  CFG2 \StateMachine_RNIJR7I[11]  (
	.A(N_1019),
	.B(StateMachine_Z[11]),
	.Y(N_1333)
);
defparam \StateMachine_RNIJR7I[11] .INIT=4'hB;
// @30:456
  CFG4 \SerialDataOutputMux_1[1]  (
	.A(serialMemDataOut_17),
	.B(SerialDataOutput_Z[0]),
	.C(SerialDataOutputMux_ss0_Z),
	.D(SerialDataOutputMux_sm0),
	.Y(SerialDataOutputMux_1_Z[1])
);
defparam \SerialDataOutputMux_1[1] .INIT=16'h00AC;
// @30:156
  CFG4 SerialMemoryClockEnableCounter_181 (
	.A(SerialMemoryClockEnableCounter_Z[0]),
	.B(intSerialMemoryClock_0_0_0_tz_Z),
	.C(SerialMemoryClockEnableCounter_Z[2]),
	.D(SerialMemoryClockEnableCounter_Z[1]),
	.Y(N_383)
);
defparam SerialMemoryClockEnableCounter_181.INIT=16'h2000;
// @30:265
  CFG3 \StateMachine_ns_0_a2_0_a2[6]  (
	.A(N_1019),
	.B(intSerialMemoryDataIn),
	.C(StateMachine_Z[7]),
	.Y(StateMachine_ns[6])
);
defparam \StateMachine_ns_0_a2_0_a2[6] .INIT=8'h10;
// @30:156
  CFG4 SerialMemoryClockEnableCounter_n2 (
	.A(SerialMemoryClockEnableCounter_Z[0]),
	.B(intSerialMemoryClock_0_0_0_tz_Z),
	.C(SerialMemoryClockEnableCounter_Z[2]),
	.D(SerialMemoryClockEnableCounter_Z[1]),
	.Y(SerialMemoryClockEnableCounter_n2_Z)
);
defparam SerialMemoryClockEnableCounter_n2.INIT=16'h1230;
// @30:282
  CFG4 un1_LoadWriteData_1_sqmuxa_2_0_o2 (
	.A(WriteFlag),
	.B(StateMachine_Z[6]),
	.C(StateMachine_i_Z[12]),
	.D(N_1050_i),
	.Y(N_1118)
);
defparam un1_LoadWriteData_1_sqmuxa_2_0_o2.INIT=16'h444F;
// @30:282
  CFG3 un1_StateMachine_7_0_a2_1 (
	.A(SerialDataCounter_Z[2]),
	.B(N_1052),
	.C(N_1051),
	.Y(N_1657_1)
);
defparam un1_StateMachine_7_0_a2_1.INIT=8'h02;
// @30:464
  CFG4 un25_serialmemoryclockfallingedge_0 (
	.A(LoadWriteData_Z),
	.B(SlowEnable),
	.C(un8_serialdataoutputmux_1_Z),
	.D(N_1051),
	.Y(un25_serialmemoryclockfallingedge_0_Z)
);
defparam un25_serialmemoryclockfallingedge_0.INIT=16'hC8FF;
// @30:303
  CFG2 StateMachine_1_sqmuxa_0_a2 (
	.A(N_1051),
	.B(StateMachine_Z[11]),
	.Y(StateMachine_1_sqmuxa)
);
defparam StateMachine_1_sqmuxa_0_a2.INIT=4'h4;
// @30:282
  CFG3 un1_StateMachine_1_sqmuxa_2_0_a2 (
	.A(N_1051),
	.B(N_1954),
	.C(N_2218),
	.Y(un1_StateMachine_1_sqmuxa_2_0_a2_Z)
);
defparam un1_StateMachine_1_sqmuxa_2_0_a2.INIT=8'h54;
// @30:265
  CFG3 \StateMachine_ns_i_m4_i_m2[2]  (
	.A(StateMachine_Z[10]),
	.B(N_1333),
	.C(N_1076),
	.Y(N_1370)
);
defparam \StateMachine_ns_i_m4_i_m2[2] .INIT=8'hB1;
// @30:265
  CFG4 \StateMachine_ns_i_i[0]  (
	.A(N_1517),
	.B(intSerialMemoryDataIn),
	.C(StateMachine_Z[0]),
	.D(N_1619_2),
	.Y(N_286)
);
defparam \StateMachine_ns_i_i[0] .INIT=16'hFEFA;
// @30:282
  CFG4 IncOperationFaultCount_1_sqmuxa_0_a2 (
	.A(N_1051),
	.B(intSerialMemoryDataIn),
	.C(StateMachine_Z[9]),
	.D(StateMachine_Z[7]),
	.Y(IncOperationFaultCount_1_sqmuxa)
);
defparam IncOperationFaultCount_1_sqmuxa_0_a2.INIT=16'h4440;
// @30:265
  CFG4 \StateMachine_RNO[1]  (
	.A(StateMachine_Z[1]),
	.B(StateMachine_Z[2]),
	.C(N_1235),
	.D(N_1019),
	.Y(N_321_i)
);
defparam \StateMachine_RNO[1] .INIT=16'hAA45;
  CFG2 StateMachine_1221 (
	.A(SysRESET),
	.B(SerialMemXfaceWrite),
	.Y(un10_serialmemxfacewrite)
);
defparam StateMachine_1221.INIT=4'hE;
// @30:265
  CFG4 \StateMachine_ns_0_0[9]  (
	.A(N_1076),
	.B(intSerialMemoryDataIn),
	.C(StateMachine_Z[3]),
	.D(StateMachine_ns_0_0_a2_0_1_Z[9]),
	.Y(StateMachine_ns[9])
);
defparam \StateMachine_ns_0_0[9] .INIT=16'hB3A0;
// @30:156
  CFG3 SerialMemoryClockEnableCounter_n1 (
	.A(SerialMemoryClockEnableCounter_Z[0]),
	.B(intSerialMemoryClock_0_0_0_tz_Z),
	.C(SerialMemoryClockEnableCounter_Z[1]),
	.Y(SerialMemoryClockEnableCounter_n1_Z)
);
defparam SerialMemoryClockEnableCounter_n1.INIT=8'h12;
// @30:265
  CFG4 \StateMachine_ns_0_0[4]  (
	.A(N_1076),
	.B(N_2218),
	.C(StateMachine_Z[8]),
	.D(N_1019),
	.Y(StateMachine_ns[4])
);
defparam \StateMachine_ns_0_0[4] .INIT=16'hA0EC;
// @30:265
  CFG4 \StateMachine_ns_0_0[3]  (
	.A(StateMachine_Z[9]),
	.B(StateMachine_Z[10]),
	.C(N_1076),
	.D(N_1019),
	.Y(StateMachine_ns[3])
);
defparam \StateMachine_ns_0_0[3] .INIT=16'hAE0C;
// @30:265
  CFG4 \StateMachine_ns_0_0[8]  (
	.A(StateMachine_Z[4]),
	.B(StateMachine_Z[5]),
	.C(N_1019),
	.D(N_1076),
	.Y(StateMachine_ns[8])
);
defparam \StateMachine_ns_0_0[8] .INIT=16'hA0EC;
// @40:1603
  CFG4 StartStopBit_RNO_1 (
	.A(WriteFlag),
	.B(StateMachine_Z[2]),
	.C(N_1517),
	.D(StateMachine_Z[6]),
	.Y(N_1347)
);
defparam StartStopBit_RNO_1.INIT=16'hFDFC;
// @30:156
  CFG3 SerialMemoryClockEnableCounter_n3 (
	.A(intSerialMemoryClock_0_0_0_tz_Z),
	.B(N_383),
	.C(SerialMemoryClockEnableCounter_Z[3]),
	.Y(SerialMemoryClockEnableCounter_n3_Z)
);
defparam SerialMemoryClockEnableCounter_n3.INIT=8'h9C;
// @30:456
  CFG4 \SerialDataOutputMux[1]  (
	.A(SerialDataOutputMux_sm0),
	.B(SerialDataOutputMux_1_Z[1]),
	.C(DataBuffer_Z[1]),
	.D(SerialDataOutputMux_ss0_Z),
	.Y(SerialDataOutputMux_Z[1])
);
defparam \SerialDataOutputMux[1] .INIT=16'hCCEC;
// @30:220
  CFG4 ReadFlag_1 (
	.A(serialMemDataOut_14),
	.B(ReadFlag),
	.C(un3_operationfaultflaginput),
	.D(N_1051),
	.Y(ReadFlag_1_Z)
);
defparam ReadFlag_1.INIT=16'h0C0A;
// @30:197
  CFG4 WriteFlag_1 (
	.A(serialMemDataOut_15),
	.B(WriteFlag),
	.C(un3_operationfaultflaginput),
	.D(N_1051),
	.Y(WriteFlag_1_Z)
);
defparam WriteFlag_1.INIT=16'h0C0A;
// @30:171
  CFG4 intSerialMemoryClock_r (
	.A(intSerialMemoryClock_1z),
	.B(SlowEnable),
	.C(SysRESET),
	.D(N_1018),
	.Y(intSerialMemoryClock_0)
);
defparam intSerialMemoryClock_r.INIT=16'h0A06;
// @30:488
  CFG4 \SerialDataCounter_r[0]  (
	.A(SysRESET),
	.B(N_1051),
	.C(ShiftEnable_Z),
	.D(SerialDataCounter_Z[0]),
	.Y(SerialDataCounter_1)
);
defparam \SerialDataCounter_r[0] .INIT=16'h4410;
// @30:282
  CFG4 un1_LoadWriteData_1_sqmuxa_2_0 (
	.A(N_1659),
	.B(StateMachine_Z[2]),
	.C(N_1118),
	.D(N_1051),
	.Y(un1_LoadWriteData_1_sqmuxa_2_0_Z)
);
defparam un1_LoadWriteData_1_sqmuxa_2_0.INIT=16'hFEFA;
// @30:489
  CFG4 \SerialDataCounter_4_0[1]  (
	.A(ShiftEnable_Z),
	.B(SerialDataCounter_Z[1]),
	.C(N_1051),
	.D(SerialDataCounter_Z[0]),
	.Y(SerialDataCounter_4[1])
);
defparam \SerialDataCounter_4_0[1] .INIT=16'hC2C8;
// @30:489
  CFG4 \SerialDataCounter_4_0[2]  (
	.A(ShiftEnable_Z),
	.B(SerialDataCounter_Z[2]),
	.C(N_1051),
	.D(N_1052),
	.Y(SerialDataCounter_4[2])
);
defparam \SerialDataCounter_4_0[2] .INIT=16'hC8C2;
// @30:265
  CFG4 \StateMachine_RNO[5]  (
	.A(WriteFlag),
	.B(StateMachine_Z[5]),
	.C(N_1076),
	.D(StateMachine_Z[6]),
	.Y(N_315_i)
);
defparam \StateMachine_RNO[5] .INIT=16'hEEC0;
// @30:156
  CFG4 SerialMemoryClockEnableCounter_n4 (
	.A(intSerialMemoryClock_0_0_0_tz_Z),
	.B(N_383),
	.C(SerialMemoryClockEnableCounter_Z[4]),
	.D(SerialMemoryClockEnableCounter_Z[3]),
	.Y(SerialMemoryClockEnableCounter_n4_Z)
);
defparam SerialMemoryClockEnableCounter_n4.INIT=16'h9C50;
// @40:1603
  CFG3 un1_serialmemxfacewrite_10_or_0_o2 (
	.A(SlowEnable),
	.B(SysRESET),
	.C(SerialMemXfaceWrite),
	.Y(N_1002)
);
defparam un1_serialmemxfacewrite_10_or_0_o2.INIT=8'h31;
// @30:529
  CFG4 OperationFaultFlag_1 (
	.A(un10_serialmemxfacewrite),
	.B(SerialMemoryClockEnableCountere),
	.C(OperationFaultFlagInput_Z),
	.D(serialMemDataOut_13),
	.Y(OperationFaultFlag_1_Z)
);
defparam OperationFaultFlag_1.INIT=16'h5140;
// @30:509
  CFG3 \OperationFaultCount_0[0]  (
	.A(un10_serialmemxfacewrite),
	.B(OperationFaultCount_Z[0]),
	.C(un99_slowenable_Z),
	.Y(OperationFaultCount_0_Z[0])
);
defparam \OperationFaultCount_0[0] .INIT=8'h14;
// @30:509
  CFG4 \OperationFaultCount_0[1]  (
	.A(OperationFaultCount_Z[1]),
	.B(OperationFaultCount_Z[0]),
	.C(un99_slowenable_Z),
	.D(un10_serialmemxfacewrite),
	.Y(OperationFaultCount_0_Z[1])
);
defparam \OperationFaultCount_0[1] .INIT=16'h006A;
// @30:156
  CFG2 \SerialMemoryClockEnableCounter_RNO[0]  (
	.A(intSerialMemoryClock_0_0_0_tz_Z),
	.B(SerialMemoryClockEnableCounter_Z[0]),
	.Y(N_192_i)
);
defparam \SerialMemoryClockEnableCounter_RNO[0] .INIT=4'h1;
// @30:265
  CFG4 \StateMachine_RNO[7]  (
	.A(StateMachine_Z[7]),
	.B(StateMachine_Z[8]),
	.C(N_1076),
	.D(N_1019),
	.Y(N_312_i)
);
defparam \StateMachine_RNO[7] .INIT=16'h2E0C;
// @30:265
  CFG4 \StateMachine_RNO[2]  (
	.A(StateMachine_Z[2]),
	.B(StateMachine_Z[3]),
	.C(N_1076),
	.D(N_1019),
	.Y(N_319_i)
);
defparam \StateMachine_RNO[2] .INIT=16'h2E0C;
// @30:209
  CFG4 ReadLatch_1 (
	.A(DATA_in_14),
	.B(serialMemDataOut_14),
	.C(SerialMemXfaceWrite),
	.D(un3_operationfaultflaginput),
	.Y(ReadLatch_1_Z)
);
defparam ReadLatch_1.INIT=16'h00AC;
// @30:186
  CFG4 WriteLatch_1 (
	.A(DATA_in_15),
	.B(serialMemDataOut_15),
	.C(SerialMemXfaceWrite),
	.D(un3_operationfaultflaginput),
	.Y(WriteLatch_1_Z)
);
defparam WriteLatch_1.INIT=16'h00AC;
// @30:488
  CFG2 \SerialDataCounter_r[1]  (
	.A(SerialDataCounter_4[1]),
	.B(SysRESET),
	.Y(SerialDataCounter_0)
);
defparam \SerialDataCounter_r[1] .INIT=4'h2;
// @30:488
  CFG2 \SerialDataCounter_r[2]  (
	.A(SerialDataCounter_4[2]),
	.B(SysRESET),
	.Y(SerialDataCounter)
);
defparam \SerialDataCounter_r[2] .INIT=4'h2;
// @40:1603
  CFG4 intSerialMemoryDataControl_RNO_3 (
	.A(SerialMemXfaceWrite),
	.B(N_1228),
	.C(SysRESET),
	.D(SerialMemoryClockEnableCountere),
	.Y(un1_serialmemxfacewrite_14_or_i_1)
);
defparam intSerialMemoryDataControl_RNO_3.INIT=16'h0EFF;
// @40:1603
  CFG4 \StateMachine_RNILPEJ1[11]  (
	.A(un1_serialmemxfacewrite_20_or_0_a2_3_0),
	.B(N_1002),
	.C(StateMachine_Z[11]),
	.D(StateMachine_Z[1]),
	.Y(un1_serialmemxfacewrite_20_or_0_a2_3)
);
defparam \StateMachine_RNILPEJ1[11] .INIT=16'h0002;
// @40:1603
  CFG2 LoadMemAddr_RNO_1 (
	.A(N_1019),
	.B(N_1002),
	.Y(un1_serialmemxfacewrite_19_or_0_a2_0)
);
defparam LoadMemAddr_RNO_1.INIT=4'h1;
// @30:265
  CFG4 intSerialMemoryDataControl_RNO (
	.A(StateMachine_Z[5]),
	.B(N_1108),
	.C(un1_StateMachine_10_0_1_Z),
	.D(N_1657_1),
	.Y(un1_StateMachine_10_i)
);
defparam intSerialMemoryDataControl_RNO.INIT=16'h0103;
// @30:265
  CFG4 ShiftEnable_RNO (
	.A(StateMachine_Z[2]),
	.B(StateMachine_Z[4]),
	.C(N_1657_1),
	.D(N_1232),
	.Y(un1_StateMachine_7_i)
);
defparam ShiftEnable_RNO.INIT=16'h0111;
// @40:1603
  CFG3 LoadMemAddr_RNO_2 (
	.A(SysRESET),
	.B(N_1002),
	.C(StateMachine_Z[8]),
	.Y(un1_serialmemxfacewrite_19_or_0_a2_2_0)
);
defparam LoadMemAddr_RNO_2.INIT=8'hBA;
// @40:1603
  CFG4 ShiftEnable_RNO_3 (
	.A(N_1019),
	.B(un1_serialmemxfacewrite_20_or_0_a2_3),
	.C(SecondPassRead_Z),
	.D(StateMachine_Z[7]),
	.Y(un1_serialmemxfacewrite_20_or_0_a0_2)
);
defparam ShiftEnable_RNO_3.INIT=16'h0004;
// @40:1603
  CFG3 ShiftEnable_RNO_2 (
	.A(N_1019),
	.B(un1_serialmemxfacewrite_20_or_0_a2_3),
	.C(StateMachine_Z[9]),
	.Y(un1_serialmemxfacewrite_20_or_0_a1_1)
);
defparam ShiftEnable_RNO_2.INIT=8'h04;
// @40:1603
  CFG4 intSerialMemoryDataControl_RNO_2 (
	.A(SysRESET),
	.B(StateMachine_i_Z[12]),
	.C(N_1050_i),
	.D(un1_serialmemxfacewrite_14_or_i_1),
	.Y(un1_serialmemxfacewrite_14_or_i_2)
);
defparam intSerialMemoryDataControl_RNO_2.INIT=16'hFF10;
// @40:1603
  CFG3 LoadWriteData_RNO (
	.A(SysRESET),
	.B(N_1002),
	.C(N_1393),
	.Y(un1_serialmemxfacewrite_6_or)
);
defparam LoadWriteData_RNO.INIT=8'hBA;
// @40:1603
  CFG3 SecondPassRead_RNO_0 (
	.A(N_1118),
	.B(SysRESET),
	.C(N_1002),
	.Y(un1_serialmemxfacewrite_10_or)
);
defparam SecondPassRead_RNO_0.INIT=8'hCE;
// @40:1603
  CFG3 intEEPROMAccessFlag_RNO (
	.A(SysRESET),
	.B(N_1002),
	.C(StateMachine_i_Z[12]),
	.Y(un1_serialmemxfacewrite_4_or)
);
defparam intEEPROMAccessFlag_RNO.INIT=8'hAB;
// @30:265
  CFG4 intFLAG_CLR_RNO_0 (
	.A(SysRESET),
	.B(N_1002),
	.C(StateMachine_Z[0]),
	.D(StateMachine_i_Z[12]),
	.Y(N_524_i)
);
defparam intFLAG_CLR_RNO_0.INIT=16'h3233;
// @40:1603
  CFG4 ShiftEnable_RNO_4 (
	.A(StateMachine_Z[9]),
	.B(StateMachine_Z[7]),
	.C(SysRESET),
	.D(un1_serialmemxfacewrite_20_or_0_a2_3),
	.Y(un1_serialmemxfacewrite_20_or_0)
);
defparam ShiftEnable_RNO_4.INIT=16'hF1F0;
// @40:1603
  CFG4 IncOperationFaultCount_RNO_1 (
	.A(StateMachine_i_Z[12]),
	.B(SysRESET),
	.C(N_1002),
	.D(N_1050_i),
	.Y(un1_serialmemxfacewrite_16_or_0_0)
);
defparam IncOperationFaultCount_RNO_1.INIT=16'hCDCC;
// @40:1603
  CFG4 LoadDeviceAddr_RNO_1 (
	.A(StateMachine_Z[10]),
	.B(SysRESET),
	.C(N_1002),
	.D(N_1333),
	.Y(un1_serialmemxfacewrite_9_or_0_1)
);
defparam LoadDeviceAddr_RNO_1.INIT=16'hCECF;
// @40:1603
  CFG4 StartStopBit_RNO (
	.A(un1_serialmemxfacewrite_13_or_0_a2_0_1),
	.B(SysRESET),
	.C(N_1347),
	.D(N_1002),
	.Y(un1_serialmemxfacewrite_13_or)
);
defparam StartStopBit_RNO.INIT=16'hCCFE;
// @40:1603
  CFG4 LoadMemAddr_RNO_0 (
	.A(un1_serialmemxfacewrite_19_or_0_a2_0),
	.B(un1_serialmemxfacewrite_19_or_0_a2_2_0),
	.C(N_2218),
	.D(N_1954),
	.Y(un1_serialmemxfacewrite_19_or)
);
defparam LoadMemAddr_RNO_0.INIT=16'hEEEC;
// @40:1603
  CFG4 IncOperationFaultCount_RNO_0 (
	.A(N_1619_2),
	.B(N_1002),
	.C(intSerialMemoryDataIn),
	.D(un1_serialmemxfacewrite_16_or_0_0),
	.Y(un1_serialmemxfacewrite_16_or)
);
defparam IncOperationFaultCount_RNO_0.INIT=16'hFF20;
// @40:1603
  CFG4 LoadDeviceAddr_RNO_0 (
	.A(N_1002),
	.B(StateMachine_i_Z[12]),
	.C(un1_serialmemxfacewrite_9_or_0_1),
	.D(N_1050_i),
	.Y(un1_serialmemxfacewrite_9_or)
);
defparam LoadDeviceAddr_RNO_0.INIT=16'hF0F1;
// @30:265
  CFG4 intSerialMemoryDataControl_RNO_1 (
	.A(SysRESET),
	.B(StateMachine_Z[5]),
	.C(N_1076),
	.D(un1_serialmemxfacewrite_14_or_i_2),
	.Y(N_765_i)
);
defparam intSerialMemoryDataControl_RNO_1.INIT=16'h00FB;
// @40:1603
  CFG4 ShiftEnable_RNO_1 (
	.A(un1_serialmemxfacewrite_20_or_0_a1_1),
	.B(un1_serialmemxfacewrite_20_or_0_a0_2),
	.C(un1_serialmemxfacewrite_20_or_0),
	.D(intSerialMemoryDataIn),
	.Y(un1_serialmemxfacewrite_20_or)
);
defparam ShiftEnable_RNO_1.INIT=16'hFAFC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_1[21]  (
	.A(un177_data),
	.B(un170_data),
	.C(latencyDataOut_0),
	.D(d8DataOut_m6_0),
	.Y(un1_discoverIdDataOut_0_iv_1_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_1[21] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_2[21]  (
	.A(un164_data),
	.B(serialMemDataOut[21]),
	.C(SSIDataLatch_0_d0),
	.D(ssiDataOut0_m_0_0),
	.Y(un1_discoverIdDataOut_0_iv_2_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_2[21] .INIT=16'hF888;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_4[21]  (
	.A(un1_data_13),
	.B(Exp2QuadDataOut_2_0),
	.C(Exp2QuadDataOut_1_0),
	.D(Exp0QuadDataOut_m_0),
	.Y(un1_discoverIdDataOut_0_iv_4_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_4[21] .INIT=16'hFFA8;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_8[21]  (
	.A(un1_discoverIdDataOut_0_iv_4_Z[21]),
	.B(SSIDataLatch_0_0),
	.C(ssiDataOut1_m_0_0),
	.D(Exp1QuadDataOut_m_0),
	.Y(un1_discoverIdDataOut_0_iv_8_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_8[21] .INIT=16'hFFEA;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_0[21]  (
	.A(un159_data),
	.B(un1_data_15),
	.C(FPGAProgDOut_0),
	.D(Exp3QuadDataOut_0),
	.Y(un1_discoverIdDataOut_0_iv_0_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_0[21] .INIT=16'hECA0;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_6[21]  (
	.A(un1_data_9),
	.B(un1_discoverIdDataOut_0_iv_0_Z[21]),
	.C(QuadA1DataOut_2_0),
	.D(QuadA1DataOut_1_0),
	.Y(un1_discoverIdDataOut_0_iv_6_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_6[21] .INIT=16'hEEEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv_9[21]  (
	.A(un1_data_6),
	.B(un1_discoverIdDataOut_0_iv_6_Z[21]),
	.C(QuadA0DataOut_0),
	.D(AnlgDATA_m_0),
	.Y(un1_discoverIdDataOut_0_iv_9_Z[21])
);
defparam \un1_discoverIdDataOut_0_iv_9[21] .INIT=16'hFFEC;
// @40:1866
  CFG4 \un1_discoverIdDataOut_0_iv[21]  (
	.A(un1_discoverIdDataOut_0_iv_9_Z[21]),
	.B(un1_discoverIdDataOut_0_iv_8_Z[21]),
	.C(un1_discoverIdDataOut_0_iv_2_Z[21]),
	.D(un1_discoverIdDataOut_0_iv_1_Z[21]),
	.Y(un1_discoverIdDataOut_0_iv_0)
);
defparam \un1_discoverIdDataOut_0_iv[21] .INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SerialMemoryInterface */

module QuadXface_8 (
  Exp0QuadDataOut_0,
  Exp0QuadDataOut_3,
  Exp0QuadDataOut_4,
  Exp0QuadDataOut_19,
  Exp0QuadDataOut_2_d0,
  Exp0QuadDataOut_5,
  Exp0QuadDataOut_7,
  Exp0QuadDataOut_11,
  QuadDataOut_1_m2_9,
  QuadDataOut_1_m2_13,
  QuadDataOut_1_m2_0,
  QuadDataOut_1_m2_11,
  QuadDataOut_1_m2_7,
  QuadDataOut_1_m2_10,
  QuadDataOut_1_m2_14,
  Exp0QuadDataOut_2_1,
  Exp0QuadDataOut_2_0,
  Exp0QuadDataOut_2_5,
  Exp0QuadDataOut_2_2,
  Exp0QuadDataOut_2_6,
  Exp0QuadDataOut_2_8,
  QuadDataOut_1_m4_2,
  QuadDataOut_1_m4_7,
  QuadDataOut_1_m4_10,
  QuadDataOut_1_m4_14,
  QuadDataOut_1_m4_11,
  QuadDataOut_1_m4_13,
  QuadDataOut_1_m4_0,
  QuadDataOut_1_m4_9,
  DATA_in,
  QuadDataOut_1_m3_0,
  Exp0Data_in_0,
  Exp0QuadDataOut_1_0,
  QuadDataOut_1_25_1z,
  QuadDataOut_1_17_1z,
  QuadDataOut_1_5_1z,
  Exp0QuadHomeRead,
  Exp0QuadLatch1Read,
  Exp0QuadInputRead,
  N_1080,
  N_2219,
  N_1962,
  N_1945,
  un1_exp0quadinputread_0_a2_0,
  QuadDataOut_1_2,
  N_1957,
  N_2216,
  Exp0LEDRead,
  QuadDataOut_1_sm3,
  Exp0Q1_A,
  Exp0Q1_B,
  N_799_i,
  Exp0LEDWrite,
  H1_CLKWR_c,
  N_797,
  N_795,
  SysClk_i,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output Exp0QuadDataOut_0 ;
output Exp0QuadDataOut_3 ;
output Exp0QuadDataOut_4 ;
output Exp0QuadDataOut_19 ;
output Exp0QuadDataOut_2_d0 ;
output Exp0QuadDataOut_5 ;
output Exp0QuadDataOut_7 ;
output Exp0QuadDataOut_11 ;
output QuadDataOut_1_m2_9 ;
output QuadDataOut_1_m2_13 ;
output QuadDataOut_1_m2_0 ;
output QuadDataOut_1_m2_11 ;
output QuadDataOut_1_m2_7 ;
output QuadDataOut_1_m2_10 ;
output QuadDataOut_1_m2_14 ;
output Exp0QuadDataOut_2_1 ;
output Exp0QuadDataOut_2_0 ;
output Exp0QuadDataOut_2_5 ;
output Exp0QuadDataOut_2_2 ;
output Exp0QuadDataOut_2_6 ;
output Exp0QuadDataOut_2_8 ;
output QuadDataOut_1_m4_2 ;
output QuadDataOut_1_m4_7 ;
output QuadDataOut_1_m4_10 ;
output QuadDataOut_1_m4_14 ;
output QuadDataOut_1_m4_11 ;
output QuadDataOut_1_m4_13 ;
output QuadDataOut_1_m4_0 ;
output QuadDataOut_1_m4_9 ;
input [15:0] DATA_in ;
output QuadDataOut_1_m3_0 ;
input Exp0Data_in_0 ;
output Exp0QuadDataOut_1_0 ;
output QuadDataOut_1_25_1z ;
output QuadDataOut_1_17_1z ;
output QuadDataOut_1_5_1z ;
input Exp0QuadHomeRead ;
input Exp0QuadLatch1Read ;
input Exp0QuadInputRead ;
input N_1080 ;
input N_2219 ;
input N_1962 ;
input N_1945 ;
input un1_exp0quadinputread_0_a2_0 ;
output QuadDataOut_1_2 ;
input N_1957 ;
input N_2216 ;
input Exp0LEDRead ;
output QuadDataOut_1_sm3 ;
input Exp0Q1_A ;
input Exp0Q1_B ;
input N_799_i ;
input Exp0LEDWrite ;
input H1_CLKWR_c ;
input N_797 ;
input N_795 ;
input SysClk_i ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire Exp0QuadDataOut_0 ;
wire Exp0QuadDataOut_3 ;
wire Exp0QuadDataOut_4 ;
wire Exp0QuadDataOut_19 ;
wire Exp0QuadDataOut_2_d0 ;
wire Exp0QuadDataOut_5 ;
wire Exp0QuadDataOut_7 ;
wire Exp0QuadDataOut_11 ;
wire QuadDataOut_1_m2_9 ;
wire QuadDataOut_1_m2_13 ;
wire QuadDataOut_1_m2_0 ;
wire QuadDataOut_1_m2_11 ;
wire QuadDataOut_1_m2_7 ;
wire QuadDataOut_1_m2_10 ;
wire QuadDataOut_1_m2_14 ;
wire Exp0QuadDataOut_2_1 ;
wire Exp0QuadDataOut_2_0 ;
wire Exp0QuadDataOut_2_5 ;
wire Exp0QuadDataOut_2_2 ;
wire Exp0QuadDataOut_2_6 ;
wire Exp0QuadDataOut_2_8 ;
wire QuadDataOut_1_m4_2 ;
wire QuadDataOut_1_m4_7 ;
wire QuadDataOut_1_m4_10 ;
wire QuadDataOut_1_m4_14 ;
wire QuadDataOut_1_m4_11 ;
wire QuadDataOut_1_m4_13 ;
wire QuadDataOut_1_m4_0 ;
wire QuadDataOut_1_m4_9 ;
wire QuadDataOut_1_m3_0 ;
wire Exp0Data_in_0 ;
wire Exp0QuadDataOut_1_0 ;
wire QuadDataOut_1_25_1z ;
wire QuadDataOut_1_17_1z ;
wire QuadDataOut_1_5_1z ;
wire Exp0QuadHomeRead ;
wire Exp0QuadLatch1Read ;
wire Exp0QuadInputRead ;
wire N_1080 ;
wire N_2219 ;
wire N_1962 ;
wire N_1945 ;
wire un1_exp0quadinputread_0_a2_0 ;
wire QuadDataOut_1_2 ;
wire N_1957 ;
wire N_2216 ;
wire Exp0LEDRead ;
wire QuadDataOut_1_sm3 ;
wire Exp0Q1_A ;
wire Exp0Q1_B ;
wire N_799_i ;
wire Exp0LEDWrite ;
wire H1_CLKWR_c ;
wire N_797 ;
wire N_795 ;
wire SysClk_i ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] QuadCount_Z;
wire [15:0] QuadCount_s;
wire [2:0] Latch1ArmedState_Z;
wire [2:0] Latch1ArmedState_1_Z;
wire [15:0] HomeReg_Z;
wire [2:0] Latch0ArmedState_Z;
wire [2:0] Latch0ArmedState_1_Z;
wire [15:0] QuadLatch_Z;
wire [2:0] HomeTriggerType_Z;
wire [15:0] Latch1Reg_Z;
wire [15:0] Latch0Reg_Z;
wire [2:0] QL0_Z;
wire [0:0] un1_registrationx_1_Z;
wire [2:0] QH_Z;
wire [3:0] QB_Z;
wire [3:0] QA_Z;
wire [2:0] QL1_Z;
wire [0:0] un1_registrationx_Z;
wire [14:0] QuadCount_cry;
wire [0:0] QuadCount_RNI5J2J1_Y;
wire [1:1] QuadCount_RNI6QHB2_Y;
wire [2:2] QuadCount_RNI82143_Y;
wire [3:3] QuadCount_RNIBBGS3_Y;
wire [4:4] QuadCount_RNIFLVK4_Y;
wire [5:5] QuadCount_RNIK0FD5_Y;
wire [6:6] QuadCount_RNIQCU56_Y;
wire [7:7] QuadCount_RNI1QDU6_Y;
wire [8:8] QuadCount_RNI98TM7_Y;
wire [9:9] QuadCount_RNIINCF8_Y;
wire [10:10] QuadCount_RNI39I69_Y;
wire [11:11] QuadCount_RNILRNT9_Y;
wire [12:12] QuadCount_RNI8FTKA_Y;
wire [13:13] QuadCount_RNIS33CB_Y;
wire [15:15] QuadCount_RNO_FCO;
wire [15:15] QuadCount_RNO_Y;
wire [14:14] QuadCount_RNIHP83C_Y;
wire [5:1] QuadDataOut_1_1_0_co1;
wire [1:1] QuadDataOut_1_1_0_wmux_0_S;
wire [5:1] QuadDataOut_1_1_0_y0;
wire [5:1] QuadDataOut_1_1_0_co0;
wire [1:1] QuadDataOut_1_1_0_wmux_S;
wire [15:1] QuadDataOut_1_m2_Z;
wire [5:4] QuadDataOut_1_1_0_wmux_0_S_2;
wire [5:4] QuadDataOut_1_1_0_wmux_S_2;
wire [2:2] QuadDataOut_1_m3_1_Z;
wire [15:0] QuadDataOut_1_m2_2_Z;
wire [12:3] QuadDataOut_1_m4_Z;
wire [12:3] QuadDataOut_1_m2_1_Z;
wire intLatch0Lat_Z ;
wire VCC ;
wire intLatch0Lat_1_Z ;
wire GND ;
wire intLatch1Lat_Z ;
wire intLatch1Lat_1_Z ;
wire IllegalTransitionLat_Z ;
wire IllegalTransitionLat_RNO_4 ;
wire N_337_i ;
wire intAccumOverflow_Z ;
wire intAccumOverflow_RNO_4 ;
wire intAccumOverflow_RNO_0_2 ;
wire CaptureHomeCountsLat_Z ;
wire un7_capturehomecounts_0_a3_Z ;
wire LatchedInc_Z ;
wire LatchedInc_1 ;
wire LatchedDec_Z ;
wire LatchedDec_1 ;
wire RisingLatch1_Z ;
wire RisingLatch1_1_Z ;
wire FallingLatch1_Z ;
wire FallingLatch1_1_Z ;
wire RisingLatch0_Z ;
wire RisingLatch0_1_Z ;
wire FallingLatch0_Z ;
wire FallingLatch0_1_Z ;
wire RisingHome_Z ;
wire RisingHome_1_Z ;
wire FallingHome_Z ;
wire FallingHome_1_Z ;
wire ABreak_Z ;
wire AccumOverflow_Z ;
wire BBreak_Z ;
wire IllegalTransition_Z ;
wire Latch1Lat_Z ;
wire PostCount_Z ;
wire un1_LatchedInc_1_i ;
wire EdgeMode_Z ;
wire EdgeMode_3_Z ;
wire un1_ledstatuswrite_0_Z ;
wire Direction_Z ;
wire N_35_i ;
wire N_40_i ;
wire HomeArm_Z ;
wire HomeArm_1_Z ;
wire LearnModeEnable_Z ;
wire HomePolarity_Z ;
wire IndexPolarity_Z ;
wire Latch0InSel_Z ;
wire Latch1InSel_Z ;
wire DirectionLat_Z ;
wire HomeLat_Z ;
wire intHomeLat_Z ;
wire Latch0Lat_Z ;
wire intHomeLat_1_Z ;
wire un3_capturelatch1counts_0_Z ;
wire un3_capturelatch0counts_0_Z ;
wire QuadCount_cry_cy ;
wire LatchedDec_RNI5DJQ_S ;
wire LatchedDec_RNI5DJQ_Y ;
wire N_41_i ;
wire QuadDataOut_1_ss3_Z ;
wire QuadDataOut_1_2_1_Z ;
wire QuadDataOut_1_sm0 ;
wire QuadDataOut_1_ss0_Z ;
wire un3_capturelatch1counts_0_1_Z ;
wire un3_capturelatch0counts_0_1_Z ;
wire intAccumOverflow_1_0_a3_5_Z ;
wire N_36_i ;
wire N_37 ;
wire intAccumOverflow_1_0_a3_11_Z ;
wire intAccumOverflow_1_0_a3_9_Z ;
wire intAccumOverflow_1_0_a3_8_Z ;
wire intAccumOverflow_1_0_a3_0_11_Z ;
wire intAccumOverflow_1_0_a3_0_10_Z ;
wire intAccumOverflow_1_0_a3_0_9_Z ;
wire intAccumOverflow_1_0_a3_0_8_Z ;
wire intAccumOverflow_1_0_a3_13_Z ;
wire intAccumOverflow_1_0_a3_0_14_Z ;
wire N_44 ;
wire N_323 ;
wire N_150 ;
// @27:509
  SLE intLatch0Lat (
	.Q(intLatch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:548
  SLE intLatch1Lat (
	.Q(intLatch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:279
  SLE IllegalTransitionLat (
	.Q(IllegalTransitionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(IllegalTransitionLat_RNO_4),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 IllegalTransitionLat_RNO (
	.A(N_4074_i),
	.B(N_337_i),
	.Y(IllegalTransitionLat_RNO_4)
);
defparam IllegalTransitionLat_RNO.INIT=4'hE;
// @27:333
  SLE intAccumOverflow (
	.Q(intAccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(intAccumOverflow_RNO_4),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 intAccumOverflow_RNO (
	.A(intAccumOverflow_RNO_0_2),
	.B(N_4074_i),
	.Y(intAccumOverflow_RNO_4)
);
defparam intAccumOverflow_RNO.INIT=4'hE;
// @27:301
  SLE \QuadCount[0]  (
	.Q(QuadCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[1]  (
	.Q(QuadCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[2]  (
	.Q(QuadCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[3]  (
	.Q(QuadCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[4]  (
	.Q(QuadCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[5]  (
	.Q(QuadCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[6]  (
	.Q(QuadCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[7]  (
	.Q(QuadCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[8]  (
	.Q(QuadCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[9]  (
	.Q(QuadCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[10]  (
	.Q(QuadCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[11]  (
	.Q(QuadCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[12]  (
	.Q(QuadCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[13]  (
	.Q(QuadCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[14]  (
	.Q(QuadCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[15]  (
	.Q(QuadCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:457
  SLE CaptureHomeCountsLat (
	.Q(CaptureHomeCountsLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un7_capturehomecounts_0_a3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedInc (
	.Q(LatchedInc_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedInc_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedDec (
	.Q(LatchedDec_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedDec_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE RisingLatch1 (
	.Q(RisingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE FallingLatch1 (
	.Q(FallingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE RisingLatch0 (
	.Q(RisingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE FallingLatch0 (
	.Q(FallingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE RisingHome (
	.Q(RisingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE FallingHome (
	.Q(FallingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ABreak (
	.Q(ABreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_795),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE AccumOverflow (
	.Q(AccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intAccumOverflow_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE BBreak (
	.Q(BBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_797),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE IllegalTransition (
	.Q(IllegalTransition_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IllegalTransitionLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE Latch1Lat (
	.Q(Latch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:301
  SLE PostCount (
	.Q(PostCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LatchedInc_1_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:420
  SLE EdgeMode (
	.Q(EdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(EdgeMode_3_Z),
	.EN(un1_ledstatuswrite_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:347
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(N_35_i),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomeArm (
	.Q(HomeArm_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(HomeArm_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE LearnModeEnable (
	.Q(LearnModeEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomePolarity (
	.Q(HomePolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE IndexPolarity (
	.Q(IndexPolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch0InSel (
	.Q(Latch0InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch1InSel (
	.Q(Latch1InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE DirectionLat (
	.Q(DirectionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Direction_Z),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE HomeLat (
	.Q(HomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE Latch0Lat (
	.Q(Latch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE intHomeLat (
	.Q(intHomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[1]  (
	.Q(Latch1ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[0]  (
	.Q(Latch1ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[10]  (
	.Q(HomeReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[9]  (
	.Q(HomeReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[8]  (
	.Q(HomeReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[7]  (
	.Q(HomeReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[6]  (
	.Q(HomeReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[5]  (
	.Q(HomeReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[4]  (
	.Q(HomeReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[3]  (
	.Q(HomeReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[2]  (
	.Q(HomeReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[1]  (
	.Q(HomeReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[0]  (
	.Q(HomeReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[2]  (
	.Q(Latch0ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[1]  (
	.Q(Latch0ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[0]  (
	.Q(Latch0ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[2]  (
	.Q(Latch1ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[9]  (
	.Q(QuadLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[8]  (
	.Q(QuadLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[7]  (
	.Q(QuadLatch_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[6]  (
	.Q(QuadLatch_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[5]  (
	.Q(QuadLatch_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[4]  (
	.Q(QuadLatch_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[3]  (
	.Q(QuadLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[2]  (
	.Q(QuadLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[1]  (
	.Q(QuadLatch_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[0]  (
	.Q(QuadLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[15]  (
	.Q(HomeReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[14]  (
	.Q(HomeReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[13]  (
	.Q(HomeReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[12]  (
	.Q(HomeReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[11]  (
	.Q(HomeReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[2]  (
	.Q(HomeTriggerType_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[1]  (
	.Q(HomeTriggerType_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[0]  (
	.Q(HomeTriggerType_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(Exp0LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[15]  (
	.Q(QuadLatch_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[14]  (
	.Q(QuadLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[13]  (
	.Q(QuadLatch_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[12]  (
	.Q(QuadLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[11]  (
	.Q(QuadLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[10]  (
	.Q(QuadLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[14]  (
	.Q(Latch1Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[13]  (
	.Q(Latch1Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[12]  (
	.Q(Latch1Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[11]  (
	.Q(Latch1Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[10]  (
	.Q(Latch1Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[9]  (
	.Q(Latch1Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[8]  (
	.Q(Latch1Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[7]  (
	.Q(Latch1Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[6]  (
	.Q(Latch1Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[5]  (
	.Q(Latch1Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[4]  (
	.Q(Latch1Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[3]  (
	.Q(Latch1Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[2]  (
	.Q(Latch1Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[1]  (
	.Q(Latch1Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[0]  (
	.Q(Latch1Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[13]  (
	.Q(Latch0Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[12]  (
	.Q(Latch0Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[11]  (
	.Q(Latch0Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[10]  (
	.Q(Latch0Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[9]  (
	.Q(Latch0Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[8]  (
	.Q(Latch0Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[7]  (
	.Q(Latch0Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[6]  (
	.Q(Latch0Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[5]  (
	.Q(Latch0Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[4]  (
	.Q(Latch0Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[3]  (
	.Q(Latch0Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[2]  (
	.Q(Latch0Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[1]  (
	.Q(Latch0Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[0]  (
	.Q(Latch0Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[15]  (
	.Q(Latch1Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch1counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[1]  (
	.Q(QL0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[0]  (
	.Q(QL0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[2]  (
	.Q(QH_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[1]  (
	.Q(QH_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[0]  (
	.Q(QH_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_799_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[3]  (
	.Q(QB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[2]  (
	.Q(QB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[1]  (
	.Q(QB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[0]  (
	.Q(QB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp0Q1_B),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[3]  (
	.Q(QA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[2]  (
	.Q(QA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[1]  (
	.Q(QA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[0]  (
	.Q(QA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp0Q1_A),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[15]  (
	.Q(Latch0Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[14]  (
	.Q(Latch0Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch0counts_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[2]  (
	.Q(QL1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[1]  (
	.Q(QL1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[0]  (
	.Q(QL1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[2]  (
	.Q(QL0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:180
  ARI1 LatchedDec_RNI5DJQ (
	.FCO(QuadCount_cry_cy),
	.S(LatchedDec_RNI5DJQ_S),
	.Y(LatchedDec_RNI5DJQ_Y),
	.B(N_4074_i),
	.C(LatchedDec_Z),
	.D(LatchedInc_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam LatchedDec_RNI5DJQ.INIT=20'h47300;
// @38:180
  ARI1 \QuadCount_RNI5J2J1[0]  (
	.FCO(QuadCount_cry[0]),
	.S(QuadCount_s[0]),
	.Y(QuadCount_RNI5J2J1_Y[0]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[0]),
	.FCI(QuadCount_cry_cy)
);
defparam \QuadCount_RNI5J2J1[0] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNI6QHB2[1]  (
	.FCO(QuadCount_cry[1]),
	.S(QuadCount_s[1]),
	.Y(QuadCount_RNI6QHB2_Y[1]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[1]),
	.FCI(QuadCount_cry[0])
);
defparam \QuadCount_RNI6QHB2[1] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNI82143[2]  (
	.FCO(QuadCount_cry[2]),
	.S(QuadCount_s[2]),
	.Y(QuadCount_RNI82143_Y[2]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[2]),
	.FCI(QuadCount_cry[1])
);
defparam \QuadCount_RNI82143[2] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNIBBGS3[3]  (
	.FCO(QuadCount_cry[3]),
	.S(QuadCount_s[3]),
	.Y(QuadCount_RNIBBGS3_Y[3]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[3]),
	.FCI(QuadCount_cry[2])
);
defparam \QuadCount_RNIBBGS3[3] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNIFLVK4[4]  (
	.FCO(QuadCount_cry[4]),
	.S(QuadCount_s[4]),
	.Y(QuadCount_RNIFLVK4_Y[4]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[4]),
	.FCI(QuadCount_cry[3])
);
defparam \QuadCount_RNIFLVK4[4] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNIK0FD5[5]  (
	.FCO(QuadCount_cry[5]),
	.S(QuadCount_s[5]),
	.Y(QuadCount_RNIK0FD5_Y[5]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[5]),
	.FCI(QuadCount_cry[4])
);
defparam \QuadCount_RNIK0FD5[5] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNIQCU56[6]  (
	.FCO(QuadCount_cry[6]),
	.S(QuadCount_s[6]),
	.Y(QuadCount_RNIQCU56_Y[6]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[6]),
	.FCI(QuadCount_cry[5])
);
defparam \QuadCount_RNIQCU56[6] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNI1QDU6[7]  (
	.FCO(QuadCount_cry[7]),
	.S(QuadCount_s[7]),
	.Y(QuadCount_RNI1QDU6_Y[7]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[7]),
	.FCI(QuadCount_cry[6])
);
defparam \QuadCount_RNI1QDU6[7] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNI98TM7[8]  (
	.FCO(QuadCount_cry[8]),
	.S(QuadCount_s[8]),
	.Y(QuadCount_RNI98TM7_Y[8]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[8]),
	.FCI(QuadCount_cry[7])
);
defparam \QuadCount_RNI98TM7[8] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNIINCF8[9]  (
	.FCO(QuadCount_cry[9]),
	.S(QuadCount_s[9]),
	.Y(QuadCount_RNIINCF8_Y[9]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[9]),
	.FCI(QuadCount_cry[8])
);
defparam \QuadCount_RNIINCF8[9] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNI39I69[10]  (
	.FCO(QuadCount_cry[10]),
	.S(QuadCount_s[10]),
	.Y(QuadCount_RNI39I69_Y[10]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[10]),
	.FCI(QuadCount_cry[9])
);
defparam \QuadCount_RNI39I69[10] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNILRNT9[11]  (
	.FCO(QuadCount_cry[11]),
	.S(QuadCount_s[11]),
	.Y(QuadCount_RNILRNT9_Y[11]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[11]),
	.FCI(QuadCount_cry[10])
);
defparam \QuadCount_RNILRNT9[11] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNI8FTKA[12]  (
	.FCO(QuadCount_cry[12]),
	.S(QuadCount_s[12]),
	.Y(QuadCount_RNI8FTKA_Y[12]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[12]),
	.FCI(QuadCount_cry[11])
);
defparam \QuadCount_RNI8FTKA[12] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNIS33CB[13]  (
	.FCO(QuadCount_cry[13]),
	.S(QuadCount_s[13]),
	.Y(QuadCount_RNIS33CB_Y[13]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[13]),
	.FCI(QuadCount_cry[12])
);
defparam \QuadCount_RNIS33CB[13] .INIT=20'h544BB;
// @38:180
  ARI1 \QuadCount_RNO[15]  (
	.FCO(QuadCount_RNO_FCO[15]),
	.S(QuadCount_s[15]),
	.Y(QuadCount_RNO_Y[15]),
	.B(N_41_i),
	.C(QuadCount_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(QuadCount_cry[14])
);
defparam \QuadCount_RNO[15] .INIT=20'h46600;
// @38:180
  ARI1 \QuadCount_RNIHP83C[14]  (
	.FCO(QuadCount_cry[14]),
	.S(QuadCount_s[14]),
	.Y(QuadCount_RNIHP83C_Y[14]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[14]),
	.FCI(QuadCount_cry[13])
);
defparam \QuadCount_RNIHP83C[14] .INIT=20'h544BB;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[1]  (
	.FCO(QuadDataOut_1_1_0_co1[1]),
	.S(QuadDataOut_1_1_0_wmux_0_S[1]),
	.Y(Exp0QuadDataOut_0),
	.B(QuadDataOut_1_sm3),
	.C(IndexPolarity_Z),
	.D(QuadLatch_Z[1]),
	.A(QuadDataOut_1_1_0_y0[1]),
	.FCI(QuadDataOut_1_1_0_co0[1])
);
defparam \QuadDataOut_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[1]  (
	.FCO(QuadDataOut_1_1_0_co0[1]),
	.S(QuadDataOut_1_1_0_wmux_S[1]),
	.Y(QuadDataOut_1_1_0_y0[1]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[1]),
	.D(N_799_i),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[1] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[4]  (
	.FCO(QuadDataOut_1_1_0_co1[4]),
	.S(QuadDataOut_1_1_0_wmux_0_S_2[4]),
	.Y(Exp0QuadDataOut_3),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[1]),
	.D(QuadLatch_Z[4]),
	.A(QuadDataOut_1_1_0_y0[4]),
	.FCI(QuadDataOut_1_1_0_co0[4])
);
defparam \QuadDataOut_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[4]  (
	.FCO(QuadDataOut_1_1_0_co0[4]),
	.S(QuadDataOut_1_1_0_wmux_S_2[4]),
	.Y(QuadDataOut_1_1_0_y0[4]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[4]),
	.D(Exp0Q1_A),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[4] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[5]  (
	.FCO(QuadDataOut_1_1_0_co1[5]),
	.S(QuadDataOut_1_1_0_wmux_0_S_2[5]),
	.Y(Exp0QuadDataOut_4),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[2]),
	.D(QuadLatch_Z[5]),
	.A(QuadDataOut_1_1_0_y0[5]),
	.FCI(QuadDataOut_1_1_0_co0[5])
);
defparam \QuadDataOut_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[5]  (
	.FCO(QuadDataOut_1_1_0_co0[5]),
	.S(QuadDataOut_1_1_0_wmux_S_2[5]),
	.Y(QuadDataOut_1_1_0_y0[5]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[5]),
	.D(Exp0Q1_B),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[5] .INIT=20'h0FA44;
// @27:175
  CFG4 \QuadDataOut_1[20]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadLatch_Z[15]),
	.C(QuadDataOut_1_m2_Z[15]),
	.D(QuadDataOut_1_sm3),
	.Y(Exp0QuadDataOut_19)
);
defparam \QuadDataOut_1[20] .INIT=16'h88F0;
// @27:175
  CFG4 QuadDataOut_1_10 (
	.A(Exp0LEDRead),
	.B(N_2216),
	.C(N_1957),
	.D(QuadDataOut_1_2_1_Z),
	.Y(QuadDataOut_1_2)
);
defparam QuadDataOut_1_10.INIT=16'hEA00;
// @27:175
  CFG4 \QuadDataOut_1_1[15]  (
	.A(Exp0LEDRead),
	.B(N_2216),
	.C(N_1957),
	.D(QuadDataOut_1_m2_Z[15]),
	.Y(Exp0QuadDataOut_1_0)
);
defparam \QuadDataOut_1_1[15] .INIT=16'h1500;
// @27:175
  CFG4 QuadDataOut_1_ss3 (
	.A(Exp0LEDRead),
	.B(un1_exp0quadinputread_0_a2_0),
	.C(N_1957),
	.D(N_2216),
	.Y(QuadDataOut_1_ss3_Z)
);
defparam QuadDataOut_1_ss3.INIT=16'hF040;
// @27:175
  CFG3 QuadDataOut_1_m2s2 (
	.A(N_1945),
	.B(N_1957),
	.C(N_1962),
	.Y(QuadDataOut_1_sm0)
);
defparam QuadDataOut_1_m2s2.INIT=8'hC8;
// @27:175
  CFG3 QuadDataOut_1_ss0 (
	.A(N_1945),
	.B(N_2219),
	.C(N_1957),
	.Y(QuadDataOut_1_ss0_Z)
);
defparam QuadDataOut_1_ss0.INIT=8'hE0;
// @27:175
  CFG3 QuadDataOut_1s2 (
	.A(N_1957),
	.B(N_2216),
	.C(Exp0LEDRead),
	.Y(QuadDataOut_1_sm3)
);
defparam QuadDataOut_1s2.INIT=8'hF8;
// @27:175
  CFG4 \QuadDataOut_1_m4[2]  (
	.A(N_1957),
	.B(N_2216),
	.C(HomeArm_Z),
	.D(QuadLatch_Z[2]),
	.Y(QuadDataOut_1_m4_2)
);
defparam \QuadDataOut_1_m4[2] .INIT=16'hF870;
// @27:348
  CFG3 un41_decrement_0_x2 (
	.A(QA_Z[1]),
	.B(N_35_i),
	.C(QB_Z[2]),
	.Y(N_40_i)
);
defparam un41_decrement_0_x2.INIT=8'h69;
// @27:175
  CFG4 \QuadDataOut_1_m3[2]  (
	.A(QuadDataOut_1_m3_1_Z[2]),
	.B(N_1080),
	.C(Exp0QuadInputRead),
	.D(Exp0Data_in_0),
	.Y(QuadDataOut_1_m3_0)
);
defparam \QuadDataOut_1_m3[2] .INIT=16'h3505;
// @27:175
  CFG4 \QuadDataOut_1_m3_1[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[2]),
	.D(Latch1Reg_Z[2]),
	.Y(QuadDataOut_1_m3_1_Z[2])
);
defparam \QuadDataOut_1_m3_1[2] .INIT=16'h0D0F;
// @27:543
  CFG4 un3_capturelatch1counts_0 (
	.A(un3_capturelatch1counts_0_1_Z),
	.B(Latch1ArmedState_Z[1]),
	.C(RisingLatch1_Z),
	.D(FallingLatch1_Z),
	.Y(un3_capturelatch1counts_0_Z)
);
defparam un3_capturelatch1counts_0.INIT=16'hA280;
// @27:543
  CFG3 un3_capturelatch1counts_0_1 (
	.A(Latch1ArmedState_Z[2]),
	.B(Latch1ArmedState_Z[1]),
	.C(Latch1ArmedState_Z[0]),
	.Y(un3_capturelatch1counts_0_1_Z)
);
defparam un3_capturelatch1counts_0_1.INIT=8'h14;
// @27:504
  CFG4 un3_capturelatch0counts_0 (
	.A(un3_capturelatch0counts_0_1_Z),
	.B(Latch0ArmedState_Z[1]),
	.C(RisingLatch0_Z),
	.D(FallingLatch0_Z),
	.Y(un3_capturelatch0counts_0_Z)
);
defparam un3_capturelatch0counts_0.INIT=16'hA280;
// @27:504
  CFG3 un3_capturelatch0counts_0_1 (
	.A(Latch0ArmedState_Z[2]),
	.B(Latch0ArmedState_Z[1]),
	.C(Latch0ArmedState_Z[0]),
	.Y(un3_capturelatch0counts_0_1_Z)
);
defparam un3_capturelatch0counts_0_1.INIT=8'h14;
// @27:175
  CFG4 \QuadDataOut_1_m2[9]  (
	.A(QuadDataOut_1_sm0),
	.B(QuadDataOut_1_m2_2_Z[9]),
	.C(Latch1Reg_Z[9]),
	.D(Exp0QuadLatch1Read),
	.Y(QuadDataOut_1_m2_9)
);
defparam \QuadDataOut_1_m2[9] .INIT=16'hDCCC;
// @27:175
  CFG4 \QuadDataOut_1_m2[13]  (
	.A(QuadDataOut_1_sm0),
	.B(QuadDataOut_1_m2_2_Z[13]),
	.C(Latch1Reg_Z[13]),
	.D(Exp0QuadLatch1Read),
	.Y(QuadDataOut_1_m2_13)
);
defparam \QuadDataOut_1_m2[13] .INIT=16'hDCCC;
// @27:175
  CFG4 \QuadDataOut_1_m2[0]  (
	.A(QuadDataOut_1_sm0),
	.B(QuadDataOut_1_m2_2_Z[0]),
	.C(Latch1Reg_Z[0]),
	.D(Exp0QuadLatch1Read),
	.Y(QuadDataOut_1_m2_0)
);
defparam \QuadDataOut_1_m2[0] .INIT=16'hDCCC;
// @27:337
  CFG2 intAccumOverflow_1_0_a3_5 (
	.A(QuadCount_Z[8]),
	.B(QuadCount_Z[13]),
	.Y(intAccumOverflow_1_0_a3_5_Z)
);
defparam intAccumOverflow_1_0_a3_5.INIT=4'h8;
// @27:347
  CFG2 \QA_RNIAFGG[2]  (
	.A(QB_Z[1]),
	.B(QA_Z[2]),
	.Y(N_35_i)
);
defparam \QA_RNIAFGG[2] .INIT=4'h9;
// @27:294
  CFG2 LatchedDec_1_0_x2 (
	.A(QA_Z[1]),
	.B(QB_Z[2]),
	.Y(N_36_i)
);
defparam LatchedDec_1_0_x2.INIT=4'h6;
// @27:366
  CFG2 RisingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(RisingHome_1_Z)
);
defparam RisingHome_1.INIT=4'h2;
// @27:367
  CFG2 FallingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(FallingHome_1_Z)
);
defparam FallingHome_1.INIT=4'h4;
// @27:496
  CFG2 RisingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(RisingLatch0_1_Z)
);
defparam RisingLatch0_1.INIT=4'h2;
// @27:497
  CFG2 FallingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(FallingLatch0_1_Z)
);
defparam FallingLatch0_1.INIT=4'h4;
// @27:533
  CFG2 RisingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(RisingLatch1_1_Z)
);
defparam RisingLatch1_1.INIT=4'h2;
// @27:534
  CFG2 FallingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(FallingLatch1_1_Z)
);
defparam FallingLatch1_1.INIT=4'h4;
// @27:449
  CFG3 un7_capturehomecounts_0_m2 (
	.A(RisingHome_Z),
	.B(FallingHome_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(N_37)
);
defparam un7_capturehomecounts_0_m2.INIT=8'hCA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_11_Z)
);
defparam intAccumOverflow_1_0_a3_11.INIT=16'h4000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_9_Z)
);
defparam intAccumOverflow_1_0_a3_9.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_8_Z)
);
defparam intAccumOverflow_1_0_a3_8.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_0_11_Z)
);
defparam intAccumOverflow_1_0_a3_0_11.INIT=16'h0002;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_10 (
	.A(QuadCount_Z[13]),
	.B(QuadCount_Z[11]),
	.C(QuadCount_Z[8]),
	.D(QuadCount_Z[6]),
	.Y(intAccumOverflow_1_0_a3_0_10_Z)
);
defparam intAccumOverflow_1_0_a3_0_10.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_0_9_Z)
);
defparam intAccumOverflow_1_0_a3_0_9.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_0_8_Z)
);
defparam intAccumOverflow_1_0_a3_0_8.INIT=16'h0001;
// @27:301
  CFG2 \QuadCount_RNO_0[15]  (
	.A(LatchedInc_Z),
	.B(N_4074_i),
	.Y(N_41_i)
);
defparam \QuadCount_RNO_0[15] .INIT=4'hD;
// @27:421
  CFG3 EdgeMode_3 (
	.A(DATA_in[15]),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(EdgeMode_3_Z)
);
defparam EdgeMode_3.INIT=8'h2A;
// @27:301
  CFG2 PostCount_RNO (
	.A(LatchedInc_Z),
	.B(LatchedDec_Z),
	.Y(un1_LatchedInc_1_i)
);
defparam PostCount_RNO.INIT=4'hE;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_13 (
	.A(QuadCount_Z[6]),
	.B(QuadCount_Z[11]),
	.C(intAccumOverflow_1_0_a3_11_Z),
	.D(intAccumOverflow_1_0_a3_5_Z),
	.Y(intAccumOverflow_1_0_a3_13_Z)
);
defparam intAccumOverflow_1_0_a3_13.INIT=16'h8000;
// @27:449
  CFG4 un7_capturehomecounts_0_a3 (
	.A(HomeArm_Z),
	.B(N_37),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(un7_capturehomecounts_0_a3_Z)
);
defparam un7_capturehomecounts_0_a3.INIT=16'h0008;
// @18:253
  CFG3 \un1_registrationx_1[0]  (
	.A(N_1080),
	.B(Latch0InSel_Z),
	.C(Exp0Data_in_0),
	.Y(un1_registrationx_1_Z[0])
);
defparam \un1_registrationx_1[0] .INIT=8'h10;
// @18:253
  CFG3 \un1_registrationx[0]  (
	.A(N_1080),
	.B(Latch1InSel_Z),
	.C(Exp0Data_in_0),
	.Y(un1_registrationx_Z[0])
);
defparam \un1_registrationx[0] .INIT=8'h10;
// @27:294
  CFG4 LatchedDec_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedDec_Z),
	.D(PostCount_Z),
	.Y(LatchedDec_1)
);
defparam LatchedDec_1_0.INIT=16'h11F1;
// @27:293
  CFG4 LatchedInc_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedInc_Z),
	.D(PostCount_Z),
	.Y(LatchedInc_1)
);
defparam LatchedInc_1_0.INIT=16'h88F8;
// @27:279
  CFG4 IllegalTransitionLat_RNO_0 (
	.A(QB_Z[3]),
	.B(QA_Z[3]),
	.C(QB_Z[1]),
	.D(QA_Z[1]),
	.Y(N_337_i)
);
defparam IllegalTransitionLat_RNO_0.INIT=16'h1248;
// @27:337
  CFG3 intAccumOverflow_1_0_a3_0_14 (
	.A(intAccumOverflow_1_0_a3_0_9_Z),
	.B(intAccumOverflow_1_0_a3_0_8_Z),
	.C(LatchedDec_Z),
	.Y(intAccumOverflow_1_0_a3_0_14_Z)
);
defparam intAccumOverflow_1_0_a3_0_14.INIT=8'h80;
// @27:457
  CFG3 intHomeLat_1 (
	.A(un7_capturehomecounts_0_a3_Z),
	.B(N_4074_i),
	.C(intHomeLat_Z),
	.Y(intHomeLat_1_Z)
);
defparam intHomeLat_1.INIT=8'hBA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3 (
	.A(intAccumOverflow_1_0_a3_13_Z),
	.B(LatchedInc_Z),
	.C(intAccumOverflow_1_0_a3_9_Z),
	.D(intAccumOverflow_1_0_a3_8_Z),
	.Y(N_44)
);
defparam intAccumOverflow_1_0_a3.INIT=16'h8000;
// @27:509
  CFG3 intLatch0Lat_1 (
	.A(un3_capturelatch0counts_0_Z),
	.B(N_4074_i),
	.C(intLatch0Lat_Z),
	.Y(intLatch0Lat_1_Z)
);
defparam intLatch0Lat_1.INIT=8'hBA;
// @27:548
  CFG3 intLatch1Lat_1 (
	.A(un3_capturelatch1counts_0_Z),
	.B(N_4074_i),
	.C(intLatch1Lat_Z),
	.Y(intLatch1Lat_1_Z)
);
defparam intLatch1Lat_1.INIT=8'hBA;
  CFG4 intAccumOverflow_RNO_0 (
	.A(intAccumOverflow_1_0_a3_0_14_Z),
	.B(N_44),
	.C(intAccumOverflow_1_0_a3_0_11_Z),
	.D(intAccumOverflow_1_0_a3_0_10_Z),
	.Y(intAccumOverflow_RNO_0_2)
);
defparam intAccumOverflow_RNO_0.INIT=16'hECCC;
// @27:423
  CFG3 un1_ledstatuswrite_0 (
	.A(Exp0LEDWrite),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(un1_ledstatuswrite_0_Z)
);
defparam un1_ledstatuswrite_0.INIT=8'hEA;
// @27:191
  CFG4 HomeArm_1 (
	.A(Exp0LEDWrite),
	.B(intHomeLat_Z),
	.C(HomeArm_Z),
	.D(DATA_in[2]),
	.Y(HomeArm_1_Z)
);
defparam HomeArm_1.INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[2]  (
	.A(Exp0LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[2]),
	.D(DATA_in[13]),
	.Y(Latch1ArmedState_1_Z[2])
);
defparam \Latch1ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[1]  (
	.A(Exp0LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[1]),
	.D(DATA_in[12]),
	.Y(Latch1ArmedState_1_Z[1])
);
defparam \Latch1ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[0]  (
	.A(Exp0LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[0]),
	.D(DATA_in[11]),
	.Y(Latch1ArmedState_1_Z[0])
);
defparam \Latch1ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[2]  (
	.A(Exp0LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[2]),
	.D(DATA_in[9]),
	.Y(Latch0ArmedState_1_Z[2])
);
defparam \Latch0ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[1]  (
	.A(Exp0LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[1]),
	.D(DATA_in[8]),
	.Y(Latch0ArmedState_1_Z[1])
);
defparam \Latch0ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[0]  (
	.A(Exp0LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[0]),
	.D(DATA_in[7]),
	.Y(Latch0ArmedState_1_Z[0])
);
defparam \Latch0ArmedState_1[0] .INIT=16'h3210;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[0]  (
	.A(QuadDataOut_1_sm0),
	.B(Latch0Reg_Z[0]),
	.C(HomeReg_Z[0]),
	.D(Exp0QuadHomeRead),
	.Y(QuadDataOut_1_m2_2_Z[0])
);
defparam \QuadDataOut_1_m2_2[0] .INIT=16'hA088;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[13]  (
	.A(QuadDataOut_1_sm0),
	.B(Latch0Reg_Z[13]),
	.C(HomeReg_Z[13]),
	.D(Exp0QuadHomeRead),
	.Y(QuadDataOut_1_m2_2_Z[13])
);
defparam \QuadDataOut_1_m2_2[13] .INIT=16'hA088;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[9]  (
	.A(QuadDataOut_1_sm0),
	.B(Latch0Reg_Z[9]),
	.C(HomeReg_Z[9]),
	.D(Exp0QuadHomeRead),
	.Y(QuadDataOut_1_m2_2_Z[9])
);
defparam \QuadDataOut_1_m2_2[9] .INIT=16'hA088;
// @27:175
  CFG2 QuadDataOut_1_2_1 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2_1_Z)
);
defparam QuadDataOut_1_2_1.INIT=4'h8;
// @27:175
  CFG3 \QuadDataOut_1_m4[3]  (
	.A(QuadLatch_Z[3]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(QuadDataOut_1_m4_Z[3])
);
defparam \QuadDataOut_1_m4[3] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[6]  (
	.A(QuadLatch_Z[6]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0InSel_Z),
	.Y(QuadDataOut_1_m4_Z[6])
);
defparam \QuadDataOut_1_m4[6] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[7]  (
	.A(QuadLatch_Z[7]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4_7)
);
defparam \QuadDataOut_1_m4[7] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[8]  (
	.A(QuadLatch_Z[8]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4_Z[8])
);
defparam \QuadDataOut_1_m4[8] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[10]  (
	.A(QuadLatch_Z[10]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1InSel_Z),
	.Y(QuadDataOut_1_m4_10)
);
defparam \QuadDataOut_1_m4[10] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[12]  (
	.A(QuadLatch_Z[12]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4_Z[12])
);
defparam \QuadDataOut_1_m4[12] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[14]  (
	.A(QuadLatch_Z[14]),
	.B(QuadDataOut_1_ss3_Z),
	.C(LearnModeEnable_Z),
	.Y(QuadDataOut_1_m4_14)
);
defparam \QuadDataOut_1_m4[14] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[11]  (
	.A(QuadLatch_Z[11]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4_11)
);
defparam \QuadDataOut_1_m4[11] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[13]  (
	.A(QuadLatch_Z[13]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4_13)
);
defparam \QuadDataOut_1_m4[13] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[0]  (
	.A(QuadLatch_Z[0]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomePolarity_Z),
	.Y(QuadDataOut_1_m4_0)
);
defparam \QuadDataOut_1_m4[0] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[9]  (
	.A(QuadLatch_Z[9]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4_9)
);
defparam \QuadDataOut_1_m4[9] .INIT=8'hB8;
// @27:175
  CFG3 QuadDataOut_1_5 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(AccumOverflow_Z),
	.Y(QuadDataOut_1_5_1z)
);
defparam QuadDataOut_1_5.INIT=8'h40;
// @27:175
  CFG3 QuadDataOut_1_17 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(DirectionLat_Z),
	.Y(QuadDataOut_1_17_1z)
);
defparam QuadDataOut_1_17.INIT=8'h40;
// @27:175
  CFG3 QuadDataOut_1_25 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(EdgeMode_Z),
	.Y(QuadDataOut_1_25_1z)
);
defparam QuadDataOut_1_25.INIT=8'h40;
// @27:175
  CFG4 \QuadDataOut_1_2[18]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(Latch0Lat_Z),
	.Y(Exp0QuadDataOut_2_1)
);
defparam \QuadDataOut_1_2[18] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[17]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(HomeLat_Z),
	.Y(Exp0QuadDataOut_2_0)
);
defparam \QuadDataOut_1_2[17] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[22]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(ABreak_Z),
	.Y(Exp0QuadDataOut_2_5)
);
defparam \QuadDataOut_1_2[22] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[19]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(Latch1Lat_Z),
	.Y(Exp0QuadDataOut_2_2)
);
defparam \QuadDataOut_1_2[19] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[23]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(BBreak_Z),
	.Y(Exp0QuadDataOut_2_6)
);
defparam \QuadDataOut_1_2[23] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[25]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(IllegalTransition_Z),
	.Y(Exp0QuadDataOut_2_8)
);
defparam \QuadDataOut_1_2[25] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[3]),
	.D(HomeReg_Z[3]),
	.Y(QuadDataOut_1_m2_2_Z[3])
);
defparam \QuadDataOut_1_m2_2[3] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[5]),
	.D(HomeReg_Z[5]),
	.Y(QuadDataOut_1_m2_2_Z[5])
);
defparam \QuadDataOut_1_m2_2[5] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[6]),
	.D(HomeReg_Z[6]),
	.Y(QuadDataOut_1_m2_2_Z[6])
);
defparam \QuadDataOut_1_m2_2[6] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[4]),
	.D(HomeReg_Z[4]),
	.Y(QuadDataOut_1_m2_2_Z[4])
);
defparam \QuadDataOut_1_m2_2[4] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[15]),
	.D(HomeReg_Z[15]),
	.Y(QuadDataOut_1_m2_2_Z[15])
);
defparam \QuadDataOut_1_m2_2[15] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[11]),
	.D(HomeReg_Z[11]),
	.Y(QuadDataOut_1_m2_2_Z[11])
);
defparam \QuadDataOut_1_m2_2[11] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[7]),
	.D(HomeReg_Z[7]),
	.Y(QuadDataOut_1_m2_2_Z[7])
);
defparam \QuadDataOut_1_m2_2[7] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[10]),
	.D(HomeReg_Z[10]),
	.Y(QuadDataOut_1_m2_2_Z[10])
);
defparam \QuadDataOut_1_m2_2[10] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[2]),
	.D(HomeReg_Z[2]),
	.Y(QuadDataOut_1_m2_2_Z[2])
);
defparam \QuadDataOut_1_m2_2[2] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[8]),
	.D(HomeReg_Z[8]),
	.Y(QuadDataOut_1_m2_2_Z[8])
);
defparam \QuadDataOut_1_m2_2[8] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[12]),
	.D(HomeReg_Z[12]),
	.Y(QuadDataOut_1_m2_2_Z[12])
);
defparam \QuadDataOut_1_m2_2[12] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[1]),
	.D(HomeReg_Z[1]),
	.Y(QuadDataOut_1_m2_2_Z[1])
);
defparam \QuadDataOut_1_m2_2[1] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[14]),
	.D(HomeReg_Z[14]),
	.Y(QuadDataOut_1_m2_2_Z[14])
);
defparam \QuadDataOut_1_m2_2[14] .INIT=16'hC840;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[3]),
	.Y(QuadDataOut_1_m2_1_Z[3])
);
defparam \QuadDataOut_1_m2_1[3] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[6]),
	.Y(QuadDataOut_1_m2_1_Z[6])
);
defparam \QuadDataOut_1_m2_1[6] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[8]),
	.Y(QuadDataOut_1_m2_1_Z[8])
);
defparam \QuadDataOut_1_m2_1[8] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[12]),
	.Y(QuadDataOut_1_m2_1_Z[12])
);
defparam \QuadDataOut_1_m2_1[12] .INIT=8'h20;
// @27:175
  CFG4 \QuadDataOut_1_m2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[5]),
	.D(Latch1Reg_Z[5]),
	.Y(QuadDataOut_1_m2_Z[5])
);
defparam \QuadDataOut_1_m2[5] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[4]),
	.D(Latch1Reg_Z[4]),
	.Y(QuadDataOut_1_m2_Z[4])
);
defparam \QuadDataOut_1_m2[4] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[15]),
	.D(Latch1Reg_Z[15]),
	.Y(QuadDataOut_1_m2_Z[15])
);
defparam \QuadDataOut_1_m2[15] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[11]),
	.D(Latch1Reg_Z[11]),
	.Y(QuadDataOut_1_m2_11)
);
defparam \QuadDataOut_1_m2[11] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[7]),
	.D(Latch1Reg_Z[7]),
	.Y(QuadDataOut_1_m2_7)
);
defparam \QuadDataOut_1_m2[7] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[10]),
	.D(Latch1Reg_Z[10]),
	.Y(QuadDataOut_1_m2_10)
);
defparam \QuadDataOut_1_m2[10] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[1]),
	.D(Latch1Reg_Z[1]),
	.Y(QuadDataOut_1_m2_Z[1])
);
defparam \QuadDataOut_1_m2[1] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[14]),
	.D(Latch1Reg_Z[14]),
	.Y(QuadDataOut_1_m2_14)
);
defparam \QuadDataOut_1_m2[14] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1[3]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[3]),
	.C(QuadDataOut_1_m2_2_Z[3]),
	.D(QuadDataOut_1_m2_1_Z[3]),
	.Y(Exp0QuadDataOut_2_d0)
);
defparam \QuadDataOut_1[3] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[6]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[6]),
	.C(QuadDataOut_1_m2_2_Z[6]),
	.D(QuadDataOut_1_m2_1_Z[6]),
	.Y(Exp0QuadDataOut_5)
);
defparam \QuadDataOut_1[6] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[8]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[8]),
	.C(QuadDataOut_1_m2_2_Z[8]),
	.D(QuadDataOut_1_m2_1_Z[8]),
	.Y(Exp0QuadDataOut_7)
);
defparam \QuadDataOut_1[8] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[12]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[12]),
	.C(QuadDataOut_1_m2_2_Z[12]),
	.D(QuadDataOut_1_m2_1_Z[12]),
	.Y(Exp0QuadDataOut_11)
);
defparam \QuadDataOut_1[12] .INIT=16'hDDD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* QuadXface_8 */

module QuadXface_8_0 (
  Exp1QuadDataOut_4,
  Exp1QuadDataOut_2_d0,
  Exp1QuadDataOut_5,
  Exp1QuadDataOut_1_d0,
  Exp1QuadDataOut_8,
  Exp1QuadDataOut_10,
  Exp1QuadDataOut_11,
  Exp1QuadDataOut_0,
  Exp1QuadDataOut_9,
  QuadDataOut_1_m2_12,
  QuadDataOut_1_m2_10,
  QuadDataOut_1_m2_9,
  QuadDataOut_1_m2_0,
  QuadDataOut_1_m2_11,
  QuadDataOut_1_m2_3,
  QuadDataOut_1_m2_4,
  Exp1QuadDataOut_2,
  QuadDataOut_1_m4_0,
  QuadDataOut_1_m4_3,
  QuadDataOut_1_m4_4,
  QuadDataOut_1_m4_9,
  QuadDataOut_1_m4_11,
  QuadDataOut_1_m4_10,
  DATA_in,
  Exp1Data_in_0,
  Exp1QuadDataOut_1_0,
  Exp1QuadHomeRead,
  N_1079,
  N_2219,
  N_1984,
  N_1962,
  N_1945,
  QuadDataOut_1_5_1z,
  QuadDataOut_1_1_1z,
  QuadDataOut_1_13_1z,
  QuadDataOut_1_9_1z,
  QuadDataOut_1_29_1z,
  QuadDataOut_1_33_1z,
  QuadDataOut_1_2_1_1z,
  Exp1LEDRead,
  Exp1QuadInputRead,
  QuadDataOut_1_2,
  Exp1QuadCountRead,
  QuadDataOut_1_sm3,
  Exp1Q1_A,
  Exp1Q1_B,
  N_815_i,
  Exp1LEDWrite,
  H1_CLKWR_c,
  N_813,
  N_811,
  SysClk_i,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output Exp1QuadDataOut_4 ;
output Exp1QuadDataOut_2_d0 ;
output Exp1QuadDataOut_5 ;
output Exp1QuadDataOut_1_d0 ;
output Exp1QuadDataOut_8 ;
output Exp1QuadDataOut_10 ;
output Exp1QuadDataOut_11 ;
output Exp1QuadDataOut_0 ;
output Exp1QuadDataOut_9 ;
output QuadDataOut_1_m2_12 ;
output QuadDataOut_1_m2_10 ;
output QuadDataOut_1_m2_9 ;
output QuadDataOut_1_m2_0 ;
output QuadDataOut_1_m2_11 ;
output QuadDataOut_1_m2_3 ;
output QuadDataOut_1_m2_4 ;
output [17:15] Exp1QuadDataOut_2 ;
output QuadDataOut_1_m4_0 ;
output QuadDataOut_1_m4_3 ;
output QuadDataOut_1_m4_4 ;
output QuadDataOut_1_m4_9 ;
output QuadDataOut_1_m4_11 ;
output QuadDataOut_1_m4_10 ;
input [15:0] DATA_in ;
input Exp1Data_in_0 ;
output Exp1QuadDataOut_1_0 ;
input Exp1QuadHomeRead ;
input N_1079 ;
input N_2219 ;
input N_1984 ;
input N_1962 ;
input N_1945 ;
output QuadDataOut_1_5_1z ;
output QuadDataOut_1_1_1z ;
output QuadDataOut_1_13_1z ;
output QuadDataOut_1_9_1z ;
output QuadDataOut_1_29_1z ;
output QuadDataOut_1_33_1z ;
output QuadDataOut_1_2_1_1z ;
input Exp1LEDRead ;
input Exp1QuadInputRead ;
output QuadDataOut_1_2 ;
input Exp1QuadCountRead ;
output QuadDataOut_1_sm3 ;
input Exp1Q1_A ;
input Exp1Q1_B ;
input N_815_i ;
input Exp1LEDWrite ;
input H1_CLKWR_c ;
input N_813 ;
input N_811 ;
input SysClk_i ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire Exp1QuadDataOut_4 ;
wire Exp1QuadDataOut_2_d0 ;
wire Exp1QuadDataOut_5 ;
wire Exp1QuadDataOut_1_d0 ;
wire Exp1QuadDataOut_8 ;
wire Exp1QuadDataOut_10 ;
wire Exp1QuadDataOut_11 ;
wire Exp1QuadDataOut_0 ;
wire Exp1QuadDataOut_9 ;
wire QuadDataOut_1_m2_12 ;
wire QuadDataOut_1_m2_10 ;
wire QuadDataOut_1_m2_9 ;
wire QuadDataOut_1_m2_0 ;
wire QuadDataOut_1_m2_11 ;
wire QuadDataOut_1_m2_3 ;
wire QuadDataOut_1_m2_4 ;
wire QuadDataOut_1_m4_0 ;
wire QuadDataOut_1_m4_3 ;
wire QuadDataOut_1_m4_4 ;
wire QuadDataOut_1_m4_9 ;
wire QuadDataOut_1_m4_11 ;
wire QuadDataOut_1_m4_10 ;
wire Exp1Data_in_0 ;
wire Exp1QuadDataOut_1_0 ;
wire Exp1QuadHomeRead ;
wire N_1079 ;
wire N_2219 ;
wire N_1984 ;
wire N_1962 ;
wire N_1945 ;
wire QuadDataOut_1_5_1z ;
wire QuadDataOut_1_1_1z ;
wire QuadDataOut_1_13_1z ;
wire QuadDataOut_1_9_1z ;
wire QuadDataOut_1_29_1z ;
wire QuadDataOut_1_33_1z ;
wire QuadDataOut_1_2_1_1z ;
wire Exp1LEDRead ;
wire Exp1QuadInputRead ;
wire QuadDataOut_1_2 ;
wire Exp1QuadCountRead ;
wire QuadDataOut_1_sm3 ;
wire Exp1Q1_A ;
wire Exp1Q1_B ;
wire N_815_i ;
wire Exp1LEDWrite ;
wire H1_CLKWR_c ;
wire N_813 ;
wire N_811 ;
wire SysClk_i ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] QuadCount_Z;
wire [15:0] QuadCount_s;
wire [2:0] Latch1ArmedState_Z;
wire [2:0] Latch1ArmedState_1_0;
wire [15:0] HomeReg_Z;
wire [2:0] Latch0ArmedState_Z;
wire [2:0] Latch0ArmedState_1_0;
wire [15:0] QuadLatch_Z;
wire [2:0] HomeTriggerType_Z;
wire [15:0] Latch1Reg_Z;
wire [15:0] Latch0Reg_Z;
wire [2:0] QL0_Z;
wire [0:0] un1_registrationx_1_0;
wire [2:0] QH_Z;
wire [3:0] QB_Z;
wire [3:0] QA_Z;
wire [2:0] QL1_Z;
wire [0:0] un1_registrationx_0;
wire [14:0] QuadCount_cry;
wire [0:0] QuadCount_RNI91N72_Y;
wire [1:1] QuadCount_RNIC0C73_Y;
wire [2:2] QuadCount_RNIG0174_Y;
wire [3:3] QuadCount_RNIL1M65_Y;
wire [4:4] QuadCount_RNIR3B66_Y;
wire [5:5] QuadCount_RNI27067_Y;
wire [6:6] QuadCount_RNIABL58_Y;
wire [7:7] QuadCount_RNIJGA59_Y;
wire [8:8] QuadCount_RNITMV4A_Y;
wire [9:9] QuadCount_RNI8UK4B_Y;
wire [10:10] QuadCount_RNIR8D1C_Y;
wire [11:11] QuadCount_RNIFK5UC_Y;
wire [12:12] QuadCount_RNI41UQD_Y;
wire [13:13] QuadCount_RNIQEMNE_Y;
wire [15:15] QuadCount_RNO_FCO_0;
wire [15:15] QuadCount_RNO_Y_0;
wire [14:14] QuadCount_RNIHTEKF_Y;
wire [5:1] QuadDataOut_1_1_0_co1;
wire [4:4] QuadDataOut_1_1_0_wmux_0_S_0;
wire [5:1] QuadDataOut_1_1_0_y0;
wire [5:1] QuadDataOut_1_1_0_co0;
wire [4:4] QuadDataOut_1_1_0_wmux_S_0;
wire [5:1] QuadDataOut_1_m2_Z;
wire [2:2] QuadDataOut_1_1_0_wmux_0_S_1;
wire [2:2] QuadDataOut_1_1_0_wmux_S_1;
wire [5:5] QuadDataOut_1_1_0_wmux_0_S_3;
wire [5:5] QuadDataOut_1_1_0_wmux_S_3;
wire [1:1] QuadDataOut_1_1_0_wmux_0_S_4;
wire [1:1] QuadDataOut_1_1_0_wmux_S_4;
wire [13:13] QuadDataOut_1_m0_Z;
wire [15:0] QuadDataOut_1_m2_2_Z;
wire [11:0] QuadDataOut_1_m4_Z;
wire [11:0] QuadDataOut_1_m2_1_Z;
wire intLatch0Lat_Z ;
wire VCC ;
wire intLatch0Lat_1_0 ;
wire GND ;
wire intLatch1Lat_Z ;
wire intLatch1Lat_1_0 ;
wire IllegalTransitionLat_Z ;
wire IllegalTransitionLat_RNO_3 ;
wire N_337_i ;
wire intAccumOverflow_Z ;
wire intAccumOverflow_RNO_3 ;
wire intAccumOverflow_RNO_0_3 ;
wire CaptureHomeCountsLat_Z ;
wire un7_capturehomecounts_0_a3_0 ;
wire LatchedInc_Z ;
wire LatchedInc_1 ;
wire LatchedDec_Z ;
wire LatchedDec_1 ;
wire RisingLatch1_Z ;
wire RisingLatch1_1_Z ;
wire FallingLatch1_Z ;
wire FallingLatch1_1_Z ;
wire RisingLatch0_Z ;
wire RisingLatch0_1_Z ;
wire FallingLatch0_Z ;
wire FallingLatch0_1_Z ;
wire RisingHome_Z ;
wire RisingHome_1_Z ;
wire FallingHome_Z ;
wire FallingHome_1_Z ;
wire ABreak_Z ;
wire AccumOverflow_Z ;
wire BBreak_Z ;
wire IllegalTransition_Z ;
wire Latch1Lat_Z ;
wire PostCount_Z ;
wire un1_LatchedInc_1_i ;
wire EdgeMode_Z ;
wire EdgeMode_3_Z ;
wire un1_ledstatuswrite_0_0 ;
wire Direction_Z ;
wire N_35_i ;
wire N_40_i ;
wire HomeArm_Z ;
wire HomeArm_1_0 ;
wire LearnModeEnable_Z ;
wire HomePolarity_Z ;
wire IndexPolarity_Z ;
wire Latch0InSel_Z ;
wire Latch1InSel_Z ;
wire DirectionLat_Z ;
wire HomeLat_Z ;
wire intHomeLat_Z ;
wire Latch0Lat_Z ;
wire intHomeLat_1_0 ;
wire un3_capturelatch1counts_0_0 ;
wire un3_capturelatch0counts_0_0 ;
wire QuadCount_cry_cy ;
wire LatchedDec_RNI73281_S ;
wire LatchedDec_RNI73281_Y ;
wire N_41_i ;
wire QuadDataOut_1_ss3_Z ;
wire QuadDataOut_1_sm0 ;
wire N_36_i ;
wire un3_capturelatch0counts_0_1_Z ;
wire un3_capturelatch1counts_0_1_Z ;
wire QuadDataOut_1_ss0_Z ;
wire intAccumOverflow_1_0_a3_5_Z ;
wire N_37 ;
wire intAccumOverflow_1_0_a3_11_Z ;
wire intAccumOverflow_1_0_a3_9_Z ;
wire intAccumOverflow_1_0_a3_8_Z ;
wire intAccumOverflow_1_0_a3_0_11_Z ;
wire intAccumOverflow_1_0_a3_0_10_Z ;
wire intAccumOverflow_1_0_a3_0_9_Z ;
wire intAccumOverflow_1_0_a3_0_8_Z ;
wire intAccumOverflow_1_0_a3_13_Z ;
wire intAccumOverflow_1_0_a3_0_14_Z ;
wire N_44 ;
wire N_323 ;
wire N_150 ;
// @27:509
  SLE intLatch0Lat (
	.Q(intLatch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:548
  SLE intLatch1Lat (
	.Q(intLatch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:279
  SLE IllegalTransitionLat (
	.Q(IllegalTransitionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(IllegalTransitionLat_RNO_3),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 IllegalTransitionLat_RNO (
	.A(N_4074_i),
	.B(N_337_i),
	.Y(IllegalTransitionLat_RNO_3)
);
defparam IllegalTransitionLat_RNO.INIT=4'hE;
// @27:333
  SLE intAccumOverflow (
	.Q(intAccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(intAccumOverflow_RNO_3),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 intAccumOverflow_RNO (
	.A(intAccumOverflow_RNO_0_3),
	.B(N_4074_i),
	.Y(intAccumOverflow_RNO_3)
);
defparam intAccumOverflow_RNO.INIT=4'hE;
// @27:301
  SLE \QuadCount[0]  (
	.Q(QuadCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[1]  (
	.Q(QuadCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[2]  (
	.Q(QuadCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[3]  (
	.Q(QuadCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[4]  (
	.Q(QuadCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[5]  (
	.Q(QuadCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[6]  (
	.Q(QuadCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[7]  (
	.Q(QuadCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[8]  (
	.Q(QuadCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[9]  (
	.Q(QuadCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[10]  (
	.Q(QuadCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[11]  (
	.Q(QuadCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[12]  (
	.Q(QuadCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[13]  (
	.Q(QuadCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[14]  (
	.Q(QuadCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[15]  (
	.Q(QuadCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:457
  SLE CaptureHomeCountsLat (
	.Q(CaptureHomeCountsLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un7_capturehomecounts_0_a3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedInc (
	.Q(LatchedInc_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedInc_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedDec (
	.Q(LatchedDec_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedDec_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE RisingLatch1 (
	.Q(RisingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE FallingLatch1 (
	.Q(FallingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE RisingLatch0 (
	.Q(RisingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE FallingLatch0 (
	.Q(FallingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE RisingHome (
	.Q(RisingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE FallingHome (
	.Q(FallingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ABreak (
	.Q(ABreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_811),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE AccumOverflow (
	.Q(AccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intAccumOverflow_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE BBreak (
	.Q(BBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_813),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE IllegalTransition (
	.Q(IllegalTransition_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IllegalTransitionLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE Latch1Lat (
	.Q(Latch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:301
  SLE PostCount (
	.Q(PostCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LatchedInc_1_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:420
  SLE EdgeMode (
	.Q(EdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(EdgeMode_3_Z),
	.EN(un1_ledstatuswrite_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:347
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(N_35_i),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomeArm (
	.Q(HomeArm_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(HomeArm_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE LearnModeEnable (
	.Q(LearnModeEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomePolarity (
	.Q(HomePolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE IndexPolarity (
	.Q(IndexPolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch0InSel (
	.Q(Latch0InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch1InSel (
	.Q(Latch1InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE DirectionLat (
	.Q(DirectionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Direction_Z),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE HomeLat (
	.Q(HomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE Latch0Lat (
	.Q(Latch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE intHomeLat (
	.Q(intHomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[1]  (
	.Q(Latch1ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[0]  (
	.Q(Latch1ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[10]  (
	.Q(HomeReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[9]  (
	.Q(HomeReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[8]  (
	.Q(HomeReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[7]  (
	.Q(HomeReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[6]  (
	.Q(HomeReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[5]  (
	.Q(HomeReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[4]  (
	.Q(HomeReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[3]  (
	.Q(HomeReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[2]  (
	.Q(HomeReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[1]  (
	.Q(HomeReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[0]  (
	.Q(HomeReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[2]  (
	.Q(Latch0ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[1]  (
	.Q(Latch0ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[0]  (
	.Q(Latch0ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[2]  (
	.Q(Latch1ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[9]  (
	.Q(QuadLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[8]  (
	.Q(QuadLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[7]  (
	.Q(QuadLatch_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[6]  (
	.Q(QuadLatch_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[5]  (
	.Q(QuadLatch_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[4]  (
	.Q(QuadLatch_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[3]  (
	.Q(QuadLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[2]  (
	.Q(QuadLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[1]  (
	.Q(QuadLatch_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[0]  (
	.Q(QuadLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[15]  (
	.Q(HomeReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[14]  (
	.Q(HomeReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[13]  (
	.Q(HomeReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[12]  (
	.Q(HomeReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[11]  (
	.Q(HomeReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[2]  (
	.Q(HomeTriggerType_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[1]  (
	.Q(HomeTriggerType_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[0]  (
	.Q(HomeTriggerType_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(Exp1LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[15]  (
	.Q(QuadLatch_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[14]  (
	.Q(QuadLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[13]  (
	.Q(QuadLatch_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[12]  (
	.Q(QuadLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[11]  (
	.Q(QuadLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[10]  (
	.Q(QuadLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[14]  (
	.Q(Latch1Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[13]  (
	.Q(Latch1Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[12]  (
	.Q(Latch1Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[11]  (
	.Q(Latch1Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[10]  (
	.Q(Latch1Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[9]  (
	.Q(Latch1Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[8]  (
	.Q(Latch1Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[7]  (
	.Q(Latch1Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[6]  (
	.Q(Latch1Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[5]  (
	.Q(Latch1Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[4]  (
	.Q(Latch1Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[3]  (
	.Q(Latch1Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[2]  (
	.Q(Latch1Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[1]  (
	.Q(Latch1Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[0]  (
	.Q(Latch1Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[13]  (
	.Q(Latch0Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[12]  (
	.Q(Latch0Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[11]  (
	.Q(Latch0Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[10]  (
	.Q(Latch0Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[9]  (
	.Q(Latch0Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[8]  (
	.Q(Latch0Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[7]  (
	.Q(Latch0Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[6]  (
	.Q(Latch0Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[5]  (
	.Q(Latch0Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[4]  (
	.Q(Latch0Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[3]  (
	.Q(Latch0Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[2]  (
	.Q(Latch0Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[1]  (
	.Q(Latch0Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[0]  (
	.Q(Latch0Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[15]  (
	.Q(Latch1Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch1counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[1]  (
	.Q(QL0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[0]  (
	.Q(QL0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_1_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[2]  (
	.Q(QH_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[1]  (
	.Q(QH_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[0]  (
	.Q(QH_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_815_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[3]  (
	.Q(QB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[2]  (
	.Q(QB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[1]  (
	.Q(QB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[0]  (
	.Q(QB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp1Q1_B),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[3]  (
	.Q(QA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[2]  (
	.Q(QA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[1]  (
	.Q(QA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[0]  (
	.Q(QA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp1Q1_A),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[15]  (
	.Q(Latch0Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[14]  (
	.Q(Latch0Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch0counts_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[2]  (
	.Q(QL1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[1]  (
	.Q(QL1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[0]  (
	.Q(QL1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[2]  (
	.Q(QL0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:203
  ARI1 LatchedDec_RNI73281 (
	.FCO(QuadCount_cry_cy),
	.S(LatchedDec_RNI73281_S),
	.Y(LatchedDec_RNI73281_Y),
	.B(N_4074_i),
	.C(LatchedDec_Z),
	.D(LatchedInc_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam LatchedDec_RNI73281.INIT=20'h47300;
// @38:203
  ARI1 \QuadCount_RNI91N72[0]  (
	.FCO(QuadCount_cry[0]),
	.S(QuadCount_s[0]),
	.Y(QuadCount_RNI91N72_Y[0]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[0]),
	.FCI(QuadCount_cry_cy)
);
defparam \QuadCount_RNI91N72[0] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIC0C73[1]  (
	.FCO(QuadCount_cry[1]),
	.S(QuadCount_s[1]),
	.Y(QuadCount_RNIC0C73_Y[1]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[1]),
	.FCI(QuadCount_cry[0])
);
defparam \QuadCount_RNIC0C73[1] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIG0174[2]  (
	.FCO(QuadCount_cry[2]),
	.S(QuadCount_s[2]),
	.Y(QuadCount_RNIG0174_Y[2]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[2]),
	.FCI(QuadCount_cry[1])
);
defparam \QuadCount_RNIG0174[2] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIL1M65[3]  (
	.FCO(QuadCount_cry[3]),
	.S(QuadCount_s[3]),
	.Y(QuadCount_RNIL1M65_Y[3]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[3]),
	.FCI(QuadCount_cry[2])
);
defparam \QuadCount_RNIL1M65[3] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIR3B66[4]  (
	.FCO(QuadCount_cry[4]),
	.S(QuadCount_s[4]),
	.Y(QuadCount_RNIR3B66_Y[4]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[4]),
	.FCI(QuadCount_cry[3])
);
defparam \QuadCount_RNIR3B66[4] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNI27067[5]  (
	.FCO(QuadCount_cry[5]),
	.S(QuadCount_s[5]),
	.Y(QuadCount_RNI27067_Y[5]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[5]),
	.FCI(QuadCount_cry[4])
);
defparam \QuadCount_RNI27067[5] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIABL58[6]  (
	.FCO(QuadCount_cry[6]),
	.S(QuadCount_s[6]),
	.Y(QuadCount_RNIABL58_Y[6]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[6]),
	.FCI(QuadCount_cry[5])
);
defparam \QuadCount_RNIABL58[6] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIJGA59[7]  (
	.FCO(QuadCount_cry[7]),
	.S(QuadCount_s[7]),
	.Y(QuadCount_RNIJGA59_Y[7]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[7]),
	.FCI(QuadCount_cry[6])
);
defparam \QuadCount_RNIJGA59[7] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNITMV4A[8]  (
	.FCO(QuadCount_cry[8]),
	.S(QuadCount_s[8]),
	.Y(QuadCount_RNITMV4A_Y[8]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[8]),
	.FCI(QuadCount_cry[7])
);
defparam \QuadCount_RNITMV4A[8] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNI8UK4B[9]  (
	.FCO(QuadCount_cry[9]),
	.S(QuadCount_s[9]),
	.Y(QuadCount_RNI8UK4B_Y[9]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[9]),
	.FCI(QuadCount_cry[8])
);
defparam \QuadCount_RNI8UK4B[9] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIR8D1C[10]  (
	.FCO(QuadCount_cry[10]),
	.S(QuadCount_s[10]),
	.Y(QuadCount_RNIR8D1C_Y[10]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[10]),
	.FCI(QuadCount_cry[9])
);
defparam \QuadCount_RNIR8D1C[10] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIFK5UC[11]  (
	.FCO(QuadCount_cry[11]),
	.S(QuadCount_s[11]),
	.Y(QuadCount_RNIFK5UC_Y[11]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[11]),
	.FCI(QuadCount_cry[10])
);
defparam \QuadCount_RNIFK5UC[11] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNI41UQD[12]  (
	.FCO(QuadCount_cry[12]),
	.S(QuadCount_s[12]),
	.Y(QuadCount_RNI41UQD_Y[12]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[12]),
	.FCI(QuadCount_cry[11])
);
defparam \QuadCount_RNI41UQD[12] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNIQEMNE[13]  (
	.FCO(QuadCount_cry[13]),
	.S(QuadCount_s[13]),
	.Y(QuadCount_RNIQEMNE_Y[13]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[13]),
	.FCI(QuadCount_cry[12])
);
defparam \QuadCount_RNIQEMNE[13] .INIT=20'h544BB;
// @38:203
  ARI1 \QuadCount_RNO[15]  (
	.FCO(QuadCount_RNO_FCO_0[15]),
	.S(QuadCount_s[15]),
	.Y(QuadCount_RNO_Y_0[15]),
	.B(N_41_i),
	.C(QuadCount_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(QuadCount_cry[14])
);
defparam \QuadCount_RNO[15] .INIT=20'h46600;
// @38:203
  ARI1 \QuadCount_RNIHTEKF[14]  (
	.FCO(QuadCount_cry[14]),
	.S(QuadCount_s[14]),
	.Y(QuadCount_RNIHTEKF_Y[14]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[14]),
	.FCI(QuadCount_cry[13])
);
defparam \QuadCount_RNIHTEKF[14] .INIT=20'h544BB;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[4]  (
	.FCO(QuadDataOut_1_1_0_co1[4]),
	.S(QuadDataOut_1_1_0_wmux_0_S_0[4]),
	.Y(Exp1QuadDataOut_4),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[1]),
	.D(QuadLatch_Z[4]),
	.A(QuadDataOut_1_1_0_y0[4]),
	.FCI(QuadDataOut_1_1_0_co0[4])
);
defparam \QuadDataOut_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[4]  (
	.FCO(QuadDataOut_1_1_0_co0[4]),
	.S(QuadDataOut_1_1_0_wmux_S_0[4]),
	.Y(QuadDataOut_1_1_0_y0[4]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[4]),
	.D(Exp1Q1_A),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[4] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[2]  (
	.FCO(QuadDataOut_1_1_0_co1[2]),
	.S(QuadDataOut_1_1_0_wmux_0_S_1[2]),
	.Y(Exp1QuadDataOut_2_d0),
	.B(QuadDataOut_1_sm3),
	.C(HomeArm_Z),
	.D(QuadLatch_Z[2]),
	.A(QuadDataOut_1_1_0_y0[2]),
	.FCI(QuadDataOut_1_1_0_co0[2])
);
defparam \QuadDataOut_1_1_0_wmux_0[2] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[2]  (
	.FCO(QuadDataOut_1_1_0_co0[2]),
	.S(QuadDataOut_1_1_0_wmux_S_1[2]),
	.Y(QuadDataOut_1_1_0_y0[2]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[2]),
	.D(N_815_i),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[2] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[5]  (
	.FCO(QuadDataOut_1_1_0_co1[5]),
	.S(QuadDataOut_1_1_0_wmux_0_S_3[5]),
	.Y(Exp1QuadDataOut_5),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[2]),
	.D(QuadLatch_Z[5]),
	.A(QuadDataOut_1_1_0_y0[5]),
	.FCI(QuadDataOut_1_1_0_co0[5])
);
defparam \QuadDataOut_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[5]  (
	.FCO(QuadDataOut_1_1_0_co0[5]),
	.S(QuadDataOut_1_1_0_wmux_S_3[5]),
	.Y(QuadDataOut_1_1_0_y0[5]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[5]),
	.D(Exp1Q1_B),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[5] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[1]  (
	.FCO(QuadDataOut_1_1_0_co1[1]),
	.S(QuadDataOut_1_1_0_wmux_0_S_4[1]),
	.Y(Exp1QuadDataOut_1_d0),
	.B(QuadDataOut_1_sm3),
	.C(IndexPolarity_Z),
	.D(QuadLatch_Z[1]),
	.A(QuadDataOut_1_1_0_y0[1]),
	.FCI(QuadDataOut_1_1_0_co0[1])
);
defparam \QuadDataOut_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[1]  (
	.FCO(QuadDataOut_1_1_0_co0[1]),
	.S(QuadDataOut_1_1_0_wmux_S_4[1]),
	.Y(QuadDataOut_1_1_0_y0[1]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[1]),
	.D(N_815_i),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[1] .INIT=20'h0FA44;
// @27:175
  CFG2 QuadDataOut_1_10 (
	.A(Exp1QuadCountRead),
	.B(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2)
);
defparam QuadDataOut_1_10.INIT=4'h8;
// @27:175
  CFG4 QuadDataOut_1_2_1 (
	.A(Exp1QuadInputRead),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.D(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2_1_1z)
);
defparam QuadDataOut_1_2_1.INIT=16'hCE00;
// @27:175
  CFG3 QuadDataOut_1_33 (
	.A(Latch1Lat_Z),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.Y(QuadDataOut_1_33_1z)
);
defparam QuadDataOut_1_33.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_29 (
	.A(AccumOverflow_Z),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.Y(QuadDataOut_1_29_1z)
);
defparam QuadDataOut_1_29.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_9 (
	.A(BBreak_Z),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.Y(QuadDataOut_1_9_1z)
);
defparam QuadDataOut_1_9.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_13 (
	.A(ABreak_Z),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.Y(QuadDataOut_1_13_1z)
);
defparam QuadDataOut_1_13.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_1 (
	.A(Latch0Lat_Z),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.Y(QuadDataOut_1_1_1z)
);
defparam QuadDataOut_1_1.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_5 (
	.A(IllegalTransition_Z),
	.B(Exp1QuadCountRead),
	.C(Exp1LEDRead),
	.Y(QuadDataOut_1_5_1z)
);
defparam QuadDataOut_1_5.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_ss3 (
	.A(Exp1LEDRead),
	.B(Exp1QuadCountRead),
	.C(Exp1QuadInputRead),
	.Y(QuadDataOut_1_ss3_Z)
);
defparam QuadDataOut_1_ss3.INIT=8'hDC;
// @27:175
  CFG3 \QuadDataOut_1_1[15]  (
	.A(Exp1LEDRead),
	.B(Exp1QuadCountRead),
	.C(QuadDataOut_1_m2_12),
	.Y(Exp1QuadDataOut_1_0)
);
defparam \QuadDataOut_1_1[15] .INIT=8'h10;
// @27:175
  CFG3 QuadDataOut_1_m2s2 (
	.A(N_1945),
	.B(N_1962),
	.C(N_1984),
	.Y(QuadDataOut_1_sm0)
);
defparam QuadDataOut_1_m2s2.INIT=8'hE0;
// @27:348
  CFG3 un41_decrement_0_x2 (
	.A(QA_Z[2]),
	.B(QB_Z[1]),
	.C(N_36_i),
	.Y(N_40_i)
);
defparam un41_decrement_0_x2.INIT=8'h96;
// @27:504
  CFG4 un3_capturelatch0counts_0 (
	.A(un3_capturelatch0counts_0_1_Z),
	.B(Latch0ArmedState_Z[1]),
	.C(RisingLatch0_Z),
	.D(FallingLatch0_Z),
	.Y(un3_capturelatch0counts_0_0)
);
defparam un3_capturelatch0counts_0.INIT=16'hA280;
// @27:504
  CFG3 un3_capturelatch0counts_0_1 (
	.A(Latch0ArmedState_Z[2]),
	.B(Latch0ArmedState_Z[1]),
	.C(Latch0ArmedState_Z[0]),
	.Y(un3_capturelatch0counts_0_1_Z)
);
defparam un3_capturelatch0counts_0_1.INIT=8'h14;
// @27:543
  CFG4 un3_capturelatch1counts_0 (
	.A(un3_capturelatch1counts_0_1_Z),
	.B(Latch1ArmedState_Z[1]),
	.C(RisingLatch1_Z),
	.D(FallingLatch1_Z),
	.Y(un3_capturelatch1counts_0_0)
);
defparam un3_capturelatch1counts_0.INIT=16'hA280;
// @27:543
  CFG3 un3_capturelatch1counts_0_1 (
	.A(Latch1ArmedState_Z[2]),
	.B(Latch1ArmedState_Z[1]),
	.C(Latch1ArmedState_Z[0]),
	.Y(un3_capturelatch1counts_0_1_Z)
);
defparam un3_capturelatch1counts_0_1.INIT=8'h14;
// @27:175
  CFG3 QuadDataOut_1_ss0 (
	.A(N_2219),
	.B(N_1984),
	.C(N_1945),
	.Y(QuadDataOut_1_ss0_Z)
);
defparam QuadDataOut_1_ss0.INIT=8'hC8;
// @27:337
  CFG2 intAccumOverflow_1_0_a3_5 (
	.A(QuadCount_Z[8]),
	.B(QuadCount_Z[13]),
	.Y(intAccumOverflow_1_0_a3_5_Z)
);
defparam intAccumOverflow_1_0_a3_5.INIT=4'h8;
// @27:366
  CFG2 RisingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(RisingHome_1_Z)
);
defparam RisingHome_1.INIT=4'h2;
// @27:367
  CFG2 FallingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(FallingHome_1_Z)
);
defparam FallingHome_1.INIT=4'h4;
// @27:496
  CFG2 RisingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(RisingLatch0_1_Z)
);
defparam RisingLatch0_1.INIT=4'h2;
// @27:497
  CFG2 FallingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(FallingLatch0_1_Z)
);
defparam FallingLatch0_1.INIT=4'h4;
// @27:533
  CFG2 RisingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(RisingLatch1_1_Z)
);
defparam RisingLatch1_1.INIT=4'h2;
// @27:534
  CFG2 FallingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(FallingLatch1_1_Z)
);
defparam FallingLatch1_1.INIT=4'h4;
// @27:294
  CFG2 LatchedDec_1_0_x2 (
	.A(QA_Z[1]),
	.B(QB_Z[2]),
	.Y(N_36_i)
);
defparam LatchedDec_1_0_x2.INIT=4'h6;
// @27:347
  CFG2 \QA_RNICRE9[2]  (
	.A(QB_Z[1]),
	.B(QA_Z[2]),
	.Y(N_35_i)
);
defparam \QA_RNICRE9[2] .INIT=4'h9;
// @27:449
  CFG3 un7_capturehomecounts_0_m2 (
	.A(RisingHome_Z),
	.B(FallingHome_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(N_37)
);
defparam un7_capturehomecounts_0_m2.INIT=8'hCA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_11_Z)
);
defparam intAccumOverflow_1_0_a3_11.INIT=16'h4000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_9_Z)
);
defparam intAccumOverflow_1_0_a3_9.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_8_Z)
);
defparam intAccumOverflow_1_0_a3_8.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_0_11_Z)
);
defparam intAccumOverflow_1_0_a3_0_11.INIT=16'h0002;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_10 (
	.A(QuadCount_Z[13]),
	.B(QuadCount_Z[11]),
	.C(QuadCount_Z[8]),
	.D(QuadCount_Z[6]),
	.Y(intAccumOverflow_1_0_a3_0_10_Z)
);
defparam intAccumOverflow_1_0_a3_0_10.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_0_9_Z)
);
defparam intAccumOverflow_1_0_a3_0_9.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_0_8_Z)
);
defparam intAccumOverflow_1_0_a3_0_8.INIT=16'h0001;
// @27:301
  CFG2 \QuadCount_RNO_0[15]  (
	.A(LatchedInc_Z),
	.B(N_4074_i),
	.Y(N_41_i)
);
defparam \QuadCount_RNO_0[15] .INIT=4'hD;
// @27:421
  CFG3 EdgeMode_3 (
	.A(DATA_in[15]),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(EdgeMode_3_Z)
);
defparam EdgeMode_3.INIT=8'h2A;
// @27:301
  CFG2 PostCount_RNO (
	.A(LatchedInc_Z),
	.B(LatchedDec_Z),
	.Y(un1_LatchedInc_1_i)
);
defparam PostCount_RNO.INIT=4'hE;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_13 (
	.A(QuadCount_Z[6]),
	.B(QuadCount_Z[11]),
	.C(intAccumOverflow_1_0_a3_11_Z),
	.D(intAccumOverflow_1_0_a3_5_Z),
	.Y(intAccumOverflow_1_0_a3_13_Z)
);
defparam intAccumOverflow_1_0_a3_13.INIT=16'h8000;
// @27:449
  CFG4 un7_capturehomecounts_0_a3 (
	.A(HomeArm_Z),
	.B(N_37),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(un7_capturehomecounts_0_a3_0)
);
defparam un7_capturehomecounts_0_a3.INIT=16'h0008;
// @18:253
  CFG3 \un1_registrationx[0]  (
	.A(N_1079),
	.B(Latch1InSel_Z),
	.C(Exp1Data_in_0),
	.Y(un1_registrationx_0[0])
);
defparam \un1_registrationx[0] .INIT=8'h10;
// @18:253
  CFG3 \un1_registrationx_1[0]  (
	.A(N_1079),
	.B(Latch0InSel_Z),
	.C(Exp1Data_in_0),
	.Y(un1_registrationx_1_0[0])
);
defparam \un1_registrationx_1[0] .INIT=8'h10;
// @27:279
  CFG4 IllegalTransitionLat_RNO_0 (
	.A(QA_Z[3]),
	.B(QB_Z[3]),
	.C(QB_Z[1]),
	.D(QA_Z[1]),
	.Y(N_337_i)
);
defparam IllegalTransitionLat_RNO_0.INIT=16'h1428;
// @27:293
  CFG4 LatchedInc_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedInc_Z),
	.D(PostCount_Z),
	.Y(LatchedInc_1)
);
defparam LatchedInc_1_0.INIT=16'h88F8;
// @27:294
  CFG4 LatchedDec_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedDec_Z),
	.D(PostCount_Z),
	.Y(LatchedDec_1)
);
defparam LatchedDec_1_0.INIT=16'h11F1;
// @27:337
  CFG3 intAccumOverflow_1_0_a3_0_14 (
	.A(intAccumOverflow_1_0_a3_0_9_Z),
	.B(intAccumOverflow_1_0_a3_0_8_Z),
	.C(LatchedDec_Z),
	.Y(intAccumOverflow_1_0_a3_0_14_Z)
);
defparam intAccumOverflow_1_0_a3_0_14.INIT=8'h80;
// @27:457
  CFG3 intHomeLat_1 (
	.A(un7_capturehomecounts_0_a3_0),
	.B(N_4074_i),
	.C(intHomeLat_Z),
	.Y(intHomeLat_1_0)
);
defparam intHomeLat_1.INIT=8'hBA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3 (
	.A(intAccumOverflow_1_0_a3_13_Z),
	.B(LatchedInc_Z),
	.C(intAccumOverflow_1_0_a3_9_Z),
	.D(intAccumOverflow_1_0_a3_8_Z),
	.Y(N_44)
);
defparam intAccumOverflow_1_0_a3.INIT=16'h8000;
// @27:509
  CFG3 intLatch0Lat_1 (
	.A(un3_capturelatch0counts_0_0),
	.B(N_4074_i),
	.C(intLatch0Lat_Z),
	.Y(intLatch0Lat_1_0)
);
defparam intLatch0Lat_1.INIT=8'hBA;
// @27:548
  CFG3 intLatch1Lat_1 (
	.A(un3_capturelatch1counts_0_0),
	.B(N_4074_i),
	.C(intLatch1Lat_Z),
	.Y(intLatch1Lat_1_0)
);
defparam intLatch1Lat_1.INIT=8'hBA;
  CFG4 intAccumOverflow_RNO_0 (
	.A(intAccumOverflow_1_0_a3_0_14_Z),
	.B(N_44),
	.C(intAccumOverflow_1_0_a3_0_11_Z),
	.D(intAccumOverflow_1_0_a3_0_10_Z),
	.Y(intAccumOverflow_RNO_0_3)
);
defparam intAccumOverflow_RNO_0.INIT=16'hECCC;
// @27:423
  CFG3 un1_ledstatuswrite_0 (
	.A(Exp1LEDWrite),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(un1_ledstatuswrite_0_0)
);
defparam un1_ledstatuswrite_0.INIT=8'hEA;
// @27:175
  CFG2 QuadDataOut_1s2 (
	.A(Exp1LEDRead),
	.B(Exp1QuadCountRead),
	.Y(QuadDataOut_1_sm3)
);
defparam QuadDataOut_1s2.INIT=4'hE;
// @27:191
  CFG4 \Latch0ArmedState_1[1]  (
	.A(Exp1LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[1]),
	.D(DATA_in[8]),
	.Y(Latch0ArmedState_1_0[1])
);
defparam \Latch0ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[0]  (
	.A(Exp1LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[0]),
	.D(DATA_in[7]),
	.Y(Latch0ArmedState_1_0[0])
);
defparam \Latch0ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[2]  (
	.A(Exp1LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[2]),
	.D(DATA_in[13]),
	.Y(Latch1ArmedState_1_0[2])
);
defparam \Latch1ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[1]  (
	.A(Exp1LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[1]),
	.D(DATA_in[12]),
	.Y(Latch1ArmedState_1_0[1])
);
defparam \Latch1ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[0]  (
	.A(Exp1LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[0]),
	.D(DATA_in[11]),
	.Y(Latch1ArmedState_1_0[0])
);
defparam \Latch1ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[2]  (
	.A(Exp1LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[2]),
	.D(DATA_in[9]),
	.Y(Latch0ArmedState_1_0[2])
);
defparam \Latch0ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 HomeArm_1 (
	.A(Exp1LEDWrite),
	.B(intHomeLat_Z),
	.C(HomeArm_Z),
	.D(DATA_in[2]),
	.Y(HomeArm_1_0)
);
defparam HomeArm_1.INIT=16'h3210;
// @27:175
  CFG3 \QuadDataOut_1_m0[13]  (
	.A(Latch1Reg_Z[13]),
	.B(N_2219),
	.C(N_1984),
	.Y(QuadDataOut_1_m0_Z[13])
);
defparam \QuadDataOut_1_m0[13] .INIT=8'h80;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[13]  (
	.A(QuadDataOut_1_sm0),
	.B(Latch0Reg_Z[13]),
	.C(HomeReg_Z[13]),
	.D(Exp1QuadHomeRead),
	.Y(QuadDataOut_1_m2_2_Z[13])
);
defparam \QuadDataOut_1_m2_2[13] .INIT=16'hA088;
// @27:175
  CFG3 \QuadDataOut_1_m4[3]  (
	.A(QuadLatch_Z[3]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(QuadDataOut_1_m4_0)
);
defparam \QuadDataOut_1_m4[3] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[6]  (
	.A(QuadLatch_Z[6]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0InSel_Z),
	.Y(QuadDataOut_1_m4_3)
);
defparam \QuadDataOut_1_m4[6] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[7]  (
	.A(QuadLatch_Z[7]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4_4)
);
defparam \QuadDataOut_1_m4[7] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[8]  (
	.A(QuadLatch_Z[8]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4_Z[8])
);
defparam \QuadDataOut_1_m4[8] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[10]  (
	.A(QuadLatch_Z[10]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1InSel_Z),
	.Y(QuadDataOut_1_m4_Z[10])
);
defparam \QuadDataOut_1_m4[10] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[12]  (
	.A(QuadLatch_Z[12]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4_9)
);
defparam \QuadDataOut_1_m4[12] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[14]  (
	.A(QuadLatch_Z[14]),
	.B(QuadDataOut_1_ss3_Z),
	.C(LearnModeEnable_Z),
	.Y(QuadDataOut_1_m4_11)
);
defparam \QuadDataOut_1_m4[14] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[11]  (
	.A(QuadLatch_Z[11]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4_Z[11])
);
defparam \QuadDataOut_1_m4[11] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[13]  (
	.A(QuadLatch_Z[13]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4_10)
);
defparam \QuadDataOut_1_m4[13] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[0]  (
	.A(QuadLatch_Z[0]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomePolarity_Z),
	.Y(QuadDataOut_1_m4_Z[0])
);
defparam \QuadDataOut_1_m4[0] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[9]  (
	.A(QuadLatch_Z[9]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4_Z[9])
);
defparam \QuadDataOut_1_m4[9] .INIT=8'hB8;
// @27:175
  CFG4 \QuadDataOut_1_2[15]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(EdgeMode_Z),
	.Y(Exp1QuadDataOut_2[15])
);
defparam \QuadDataOut_1_2[15] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[16]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(DirectionLat_Z),
	.Y(Exp1QuadDataOut_2[16])
);
defparam \QuadDataOut_1_2[16] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[17]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(HomeLat_Z),
	.Y(Exp1QuadDataOut_2[17])
);
defparam \QuadDataOut_1_2[17] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[9]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[9]),
	.D(HomeReg_Z[9]),
	.Y(QuadDataOut_1_m2_2_Z[9])
);
defparam \QuadDataOut_1_m2_2[9] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[8]),
	.D(HomeReg_Z[8]),
	.Y(QuadDataOut_1_m2_2_Z[8])
);
defparam \QuadDataOut_1_m2_2[8] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[15]),
	.D(HomeReg_Z[15]),
	.Y(QuadDataOut_1_m2_2_Z[15])
);
defparam \QuadDataOut_1_m2_2[15] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[4]),
	.D(HomeReg_Z[4]),
	.Y(QuadDataOut_1_m2_2_Z[4])
);
defparam \QuadDataOut_1_m2_2[4] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[11]),
	.D(HomeReg_Z[11]),
	.Y(QuadDataOut_1_m2_2_Z[11])
);
defparam \QuadDataOut_1_m2_2[11] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[12]),
	.D(HomeReg_Z[12]),
	.Y(QuadDataOut_1_m2_2_Z[12])
);
defparam \QuadDataOut_1_m2_2[12] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[2]),
	.D(HomeReg_Z[2]),
	.Y(QuadDataOut_1_m2_2_Z[2])
);
defparam \QuadDataOut_1_m2_2[2] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[10]),
	.D(HomeReg_Z[10]),
	.Y(QuadDataOut_1_m2_2_Z[10])
);
defparam \QuadDataOut_1_m2_2[10] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[3]),
	.D(HomeReg_Z[3]),
	.Y(QuadDataOut_1_m2_2_Z[3])
);
defparam \QuadDataOut_1_m2_2[3] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[1]),
	.D(HomeReg_Z[1]),
	.Y(QuadDataOut_1_m2_2_Z[1])
);
defparam \QuadDataOut_1_m2_2[1] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[5]),
	.D(HomeReg_Z[5]),
	.Y(QuadDataOut_1_m2_2_Z[5])
);
defparam \QuadDataOut_1_m2_2[5] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[14]),
	.D(HomeReg_Z[14]),
	.Y(QuadDataOut_1_m2_2_Z[14])
);
defparam \QuadDataOut_1_m2_2[14] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[6]),
	.D(HomeReg_Z[6]),
	.Y(QuadDataOut_1_m2_2_Z[6])
);
defparam \QuadDataOut_1_m2_2[6] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[7]),
	.D(HomeReg_Z[7]),
	.Y(QuadDataOut_1_m2_2_Z[7])
);
defparam \QuadDataOut_1_m2_2[7] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[0]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[0]),
	.D(HomeReg_Z[0]),
	.Y(QuadDataOut_1_m2_2_Z[0])
);
defparam \QuadDataOut_1_m2_2[0] .INIT=16'hC840;
// @27:175
  CFG3 \QuadDataOut_1_m2[13]  (
	.A(QuadDataOut_1_sm0),
	.B(QuadDataOut_1_m2_2_Z[13]),
	.C(QuadDataOut_1_m0_Z[13]),
	.Y(QuadDataOut_1_m2_10)
);
defparam \QuadDataOut_1_m2[13] .INIT=8'hDC;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[9]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[9]),
	.Y(QuadDataOut_1_m2_1_Z[9])
);
defparam \QuadDataOut_1_m2_1[9] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[8]),
	.Y(QuadDataOut_1_m2_1_Z[8])
);
defparam \QuadDataOut_1_m2_1[8] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[11]),
	.Y(QuadDataOut_1_m2_1_Z[11])
);
defparam \QuadDataOut_1_m2_1[11] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[10]),
	.Y(QuadDataOut_1_m2_1_Z[10])
);
defparam \QuadDataOut_1_m2_1[10] .INIT=8'h20;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[0]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[0]),
	.Y(QuadDataOut_1_m2_1_Z[0])
);
defparam \QuadDataOut_1_m2_1[0] .INIT=8'h20;
// @27:175
  CFG4 \QuadDataOut_1_m2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[15]),
	.D(Latch1Reg_Z[15]),
	.Y(QuadDataOut_1_m2_12)
);
defparam \QuadDataOut_1_m2[15] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[4]),
	.D(Latch1Reg_Z[4]),
	.Y(QuadDataOut_1_m2_Z[4])
);
defparam \QuadDataOut_1_m2[4] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[12]),
	.D(Latch1Reg_Z[12]),
	.Y(QuadDataOut_1_m2_9)
);
defparam \QuadDataOut_1_m2[12] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[2]),
	.D(Latch1Reg_Z[2]),
	.Y(QuadDataOut_1_m2_Z[2])
);
defparam \QuadDataOut_1_m2[2] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[3]),
	.D(Latch1Reg_Z[3]),
	.Y(QuadDataOut_1_m2_0)
);
defparam \QuadDataOut_1_m2[3] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[1]),
	.D(Latch1Reg_Z[1]),
	.Y(QuadDataOut_1_m2_Z[1])
);
defparam \QuadDataOut_1_m2[1] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[5]),
	.D(Latch1Reg_Z[5]),
	.Y(QuadDataOut_1_m2_Z[5])
);
defparam \QuadDataOut_1_m2[5] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[14]),
	.D(Latch1Reg_Z[14]),
	.Y(QuadDataOut_1_m2_11)
);
defparam \QuadDataOut_1_m2[14] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[6]),
	.D(Latch1Reg_Z[6]),
	.Y(QuadDataOut_1_m2_3)
);
defparam \QuadDataOut_1_m2[6] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[7]),
	.D(Latch1Reg_Z[7]),
	.Y(QuadDataOut_1_m2_4)
);
defparam \QuadDataOut_1_m2[7] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1[8]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[8]),
	.C(QuadDataOut_1_m2_2_Z[8]),
	.D(QuadDataOut_1_m2_1_Z[8]),
	.Y(Exp1QuadDataOut_8)
);
defparam \QuadDataOut_1[8] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[10]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[10]),
	.C(QuadDataOut_1_m2_2_Z[10]),
	.D(QuadDataOut_1_m2_1_Z[10]),
	.Y(Exp1QuadDataOut_10)
);
defparam \QuadDataOut_1[10] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[11]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[11]),
	.C(QuadDataOut_1_m2_2_Z[11]),
	.D(QuadDataOut_1_m2_1_Z[11]),
	.Y(Exp1QuadDataOut_11)
);
defparam \QuadDataOut_1[11] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[0]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[0]),
	.C(QuadDataOut_1_m2_2_Z[0]),
	.D(QuadDataOut_1_m2_1_Z[0]),
	.Y(Exp1QuadDataOut_0)
);
defparam \QuadDataOut_1[0] .INIT=16'hDDD8;
// @27:175
  CFG4 \QuadDataOut_1[9]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_m4_Z[9]),
	.C(QuadDataOut_1_m2_2_Z[9]),
	.D(QuadDataOut_1_m2_1_Z[9]),
	.Y(Exp1QuadDataOut_9)
);
defparam \QuadDataOut_1[9] .INIT=16'hDDD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* QuadXface_8_0 */

module QuadXface_8_1 (
  Exp2QuadDataOut_3,
  Exp2QuadDataOut_0,
  Exp2QuadDataOut_4,
  Exp2QuadDataOut_19,
  Exp2QuadDataOut_17,
  Exp2QuadDataOut_15,
  QuadDataOut_1_m3_0,
  QuadDataOut_1_m2_9,
  QuadDataOut_1_m2_14,
  QuadDataOut_1_m2_0,
  QuadDataOut_1_m2_6,
  QuadDataOut_1_m2_10,
  QuadDataOut_1_m2_13,
  QuadDataOut_1_m2_8,
  QuadDataOut_1_m2_7,
  QuadDataOut_1_m2_12,
  QuadDataOut_1_m2_11,
  QuadDataOut_1_m2_3,
  Exp2QuadDataOut_2_0,
  Exp2QuadDataOut_2_6,
  Exp2QuadDataOut_2_4,
  QuadDataOut_1_m4,
  DATA_in,
  Exp2Data_in_0,
  Exp2QuadDataOut_1_0,
  N_830,
  QuadDataOut_1_17_1z,
  QuadDataOut_1_1_1z,
  QuadDataOut_1_5_1z,
  QuadDataOut_1_9_1z,
  N_1962,
  N_1078,
  N_1945,
  N_2219,
  QuadDataOut_1_2,
  N_2216,
  N_1958,
  un1_exp0quadinputread_0_a2_0,
  Exp2LEDRead,
  QuadDataOut_1_sm3,
  Exp2Q1_A,
  Exp2Q1_B,
  N_830_i,
  Exp2LEDWrite,
  H1_CLKWR_c,
  N_828,
  N_826,
  SysClk_i,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output Exp2QuadDataOut_3 ;
output Exp2QuadDataOut_0 ;
output Exp2QuadDataOut_4 ;
output Exp2QuadDataOut_19 ;
output Exp2QuadDataOut_17 ;
output Exp2QuadDataOut_15 ;
output QuadDataOut_1_m3_0 ;
output QuadDataOut_1_m2_9 ;
output QuadDataOut_1_m2_14 ;
output QuadDataOut_1_m2_0 ;
output QuadDataOut_1_m2_6 ;
output QuadDataOut_1_m2_10 ;
output QuadDataOut_1_m2_13 ;
output QuadDataOut_1_m2_8 ;
output QuadDataOut_1_m2_7 ;
output QuadDataOut_1_m2_12 ;
output QuadDataOut_1_m2_11 ;
output QuadDataOut_1_m2_3 ;
output Exp2QuadDataOut_2_0 ;
output Exp2QuadDataOut_2_6 ;
output Exp2QuadDataOut_2_4 ;
output [14:0] QuadDataOut_1_m4 ;
input [15:0] DATA_in ;
input Exp2Data_in_0 ;
output Exp2QuadDataOut_1_0 ;
input N_830 ;
output QuadDataOut_1_17_1z ;
output QuadDataOut_1_1_1z ;
output QuadDataOut_1_5_1z ;
output QuadDataOut_1_9_1z ;
input N_1962 ;
input N_1078 ;
input N_1945 ;
input N_2219 ;
output QuadDataOut_1_2 ;
input N_2216 ;
input N_1958 ;
input un1_exp0quadinputread_0_a2_0 ;
input Exp2LEDRead ;
output QuadDataOut_1_sm3 ;
input Exp2Q1_A ;
input Exp2Q1_B ;
input N_830_i ;
input Exp2LEDWrite ;
input H1_CLKWR_c ;
input N_828 ;
input N_826 ;
input SysClk_i ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire Exp2QuadDataOut_3 ;
wire Exp2QuadDataOut_0 ;
wire Exp2QuadDataOut_4 ;
wire Exp2QuadDataOut_19 ;
wire Exp2QuadDataOut_17 ;
wire Exp2QuadDataOut_15 ;
wire QuadDataOut_1_m3_0 ;
wire QuadDataOut_1_m2_9 ;
wire QuadDataOut_1_m2_14 ;
wire QuadDataOut_1_m2_0 ;
wire QuadDataOut_1_m2_6 ;
wire QuadDataOut_1_m2_10 ;
wire QuadDataOut_1_m2_13 ;
wire QuadDataOut_1_m2_8 ;
wire QuadDataOut_1_m2_7 ;
wire QuadDataOut_1_m2_12 ;
wire QuadDataOut_1_m2_11 ;
wire QuadDataOut_1_m2_3 ;
wire Exp2QuadDataOut_2_0 ;
wire Exp2QuadDataOut_2_6 ;
wire Exp2QuadDataOut_2_4 ;
wire Exp2Data_in_0 ;
wire Exp2QuadDataOut_1_0 ;
wire N_830 ;
wire QuadDataOut_1_17_1z ;
wire QuadDataOut_1_1_1z ;
wire QuadDataOut_1_5_1z ;
wire QuadDataOut_1_9_1z ;
wire N_1962 ;
wire N_1078 ;
wire N_1945 ;
wire N_2219 ;
wire QuadDataOut_1_2 ;
wire N_2216 ;
wire N_1958 ;
wire un1_exp0quadinputread_0_a2_0 ;
wire Exp2LEDRead ;
wire QuadDataOut_1_sm3 ;
wire Exp2Q1_A ;
wire Exp2Q1_B ;
wire N_830_i ;
wire Exp2LEDWrite ;
wire H1_CLKWR_c ;
wire N_828 ;
wire N_826 ;
wire SysClk_i ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] QuadCount_Z;
wire [15:0] QuadCount_s;
wire [2:0] Latch1ArmedState_Z;
wire [2:0] Latch1ArmedState_1_1;
wire [15:0] HomeReg_Z;
wire [2:0] Latch0ArmedState_Z;
wire [2:0] Latch0ArmedState_1_1;
wire [15:0] QuadLatch_Z;
wire [2:0] HomeTriggerType_Z;
wire [15:0] Latch1Reg_Z;
wire [15:0] Latch0Reg_Z;
wire [2:0] QL0_Z;
wire [0:0] un1_registrationx_1_1;
wire [2:0] QH_Z;
wire [3:0] QB_Z;
wire [3:0] QA_Z;
wire [2:0] QL1_Z;
wire [0:0] un1_registrationx_2;
wire [14:0] QuadCount_cry;
wire [0:0] QuadCount_RNIDFBC1_Y;
wire [1:1] QuadCount_RNII6632_Y;
wire [2:2] QuadCount_RNIOU0Q2_Y;
wire [3:3] QuadCount_RNIVNRG3_Y;
wire [4:4] QuadCount_RNI7IM74_Y;
wire [5:5] QuadCount_RNIGDHU4_Y;
wire [6:6] QuadCount_RNIQ9CL5_Y;
wire [7:7] QuadCount_RNI577C6_Y;
wire [8:8] QuadCount_RNIH5237_Y;
wire [9:9] QuadCount_RNIU4TP7_Y;
wire [10:10] QuadCount_RNIJ88C8_Y;
wire [11:11] QuadCount_RNI9DJU8_Y;
wire [12:12] QuadCount_RNI0JUG9_Y;
wire [13:13] QuadCount_RNIOP93A_Y;
wire [15:15] QuadCount_RNO_FCO_1;
wire [15:15] QuadCount_RNO_Y_1;
wire [14:14] QuadCount_RNIH1LLA_Y;
wire [5:1] QuadDataOut_1_1_0_co1;
wire [4:4] QuadDataOut_1_1_0_wmux_0_S;
wire [5:1] QuadDataOut_1_1_0_y0;
wire [5:1] QuadDataOut_1_1_0_co0;
wire [4:4] QuadDataOut_1_1_0_wmux_S;
wire [15:1] QuadDataOut_1_m2_Z;
wire [1:1] QuadDataOut_1_1_0_wmux_0_S_3;
wire [1:1] QuadDataOut_1_1_0_wmux_S_3;
wire [5:5] QuadDataOut_1_1_0_wmux_0_S_4;
wire [5:5] QuadDataOut_1_1_0_wmux_S_4;
wire [15:0] QuadDataOut_1_m2_2_Z;
wire intLatch0Lat_Z ;
wire VCC ;
wire intLatch0Lat_1_1 ;
wire GND ;
wire intLatch1Lat_Z ;
wire intLatch1Lat_1_1 ;
wire IllegalTransitionLat_Z ;
wire IllegalTransitionLat_RNO_2 ;
wire N_337_i ;
wire intAccumOverflow_Z ;
wire intAccumOverflow_RNO_2 ;
wire intAccumOverflow_RNO_0_4 ;
wire CaptureHomeCountsLat_Z ;
wire un7_capturehomecounts_0_a3_1 ;
wire LatchedInc_Z ;
wire LatchedInc_1 ;
wire LatchedDec_Z ;
wire LatchedDec_1 ;
wire RisingLatch1_Z ;
wire RisingLatch1_1_Z ;
wire FallingLatch1_Z ;
wire FallingLatch1_1_Z ;
wire RisingLatch0_Z ;
wire RisingLatch0_1_Z ;
wire FallingLatch0_Z ;
wire FallingLatch0_1_Z ;
wire RisingHome_Z ;
wire RisingHome_1_Z ;
wire FallingHome_Z ;
wire FallingHome_1_Z ;
wire ABreak_Z ;
wire AccumOverflow_Z ;
wire BBreak_Z ;
wire IllegalTransition_Z ;
wire Latch1Lat_Z ;
wire PostCount_Z ;
wire un1_LatchedInc_1_i ;
wire EdgeMode_Z ;
wire EdgeMode_3_Z ;
wire un1_ledstatuswrite_0_1 ;
wire Direction_Z ;
wire N_35_i ;
wire N_40_i ;
wire HomeArm_Z ;
wire HomeArm_1_1 ;
wire LearnModeEnable_Z ;
wire HomePolarity_Z ;
wire IndexPolarity_Z ;
wire Latch0InSel_Z ;
wire Latch1InSel_Z ;
wire DirectionLat_Z ;
wire HomeLat_Z ;
wire intHomeLat_Z ;
wire Latch0Lat_Z ;
wire intHomeLat_1_1 ;
wire un3_capturelatch1counts_0_1_Z ;
wire un3_capturelatch0counts_0_1_Z ;
wire QuadCount_cry_cy ;
wire LatchedDec_RNI9PGL_S ;
wire LatchedDec_RNI9PGL_Y ;
wire N_41_i ;
wire QuadDataOut_1_ss3_Z ;
wire QuadDataOut_1_2_1 ;
wire un3_capturelatch0counts_0_1_0 ;
wire un3_capturelatch1counts_0_1_0 ;
wire QuadDataOut_1_ss0_Z ;
wire intAccumOverflow_1_0_a3_5_Z ;
wire N_36_i ;
wire N_37 ;
wire intAccumOverflow_1_0_a3_11_Z ;
wire intAccumOverflow_1_0_a3_9_Z ;
wire intAccumOverflow_1_0_a3_8_Z ;
wire intAccumOverflow_1_0_a3_0_11_Z ;
wire intAccumOverflow_1_0_a3_0_10_Z ;
wire intAccumOverflow_1_0_a3_0_9_Z ;
wire intAccumOverflow_1_0_a3_0_8_Z ;
wire intAccumOverflow_1_0_a3_13_Z ;
wire intAccumOverflow_1_0_a3_0_14_Z ;
wire N_44 ;
wire QuadDataOut_1_sm0 ;
wire QuadDataOut_1_21_1_Z ;
wire QuadDataOut_1_13_1_Z ;
wire N_323 ;
wire N_150 ;
// @27:509
  SLE intLatch0Lat (
	.Q(intLatch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:548
  SLE intLatch1Lat (
	.Q(intLatch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:279
  SLE IllegalTransitionLat (
	.Q(IllegalTransitionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(IllegalTransitionLat_RNO_2),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 IllegalTransitionLat_RNO (
	.A(N_4074_i),
	.B(N_337_i),
	.Y(IllegalTransitionLat_RNO_2)
);
defparam IllegalTransitionLat_RNO.INIT=4'hE;
// @27:333
  SLE intAccumOverflow (
	.Q(intAccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(intAccumOverflow_RNO_2),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 intAccumOverflow_RNO (
	.A(intAccumOverflow_RNO_0_4),
	.B(N_4074_i),
	.Y(intAccumOverflow_RNO_2)
);
defparam intAccumOverflow_RNO.INIT=4'hE;
// @27:301
  SLE \QuadCount[0]  (
	.Q(QuadCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[1]  (
	.Q(QuadCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[2]  (
	.Q(QuadCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[3]  (
	.Q(QuadCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[4]  (
	.Q(QuadCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[5]  (
	.Q(QuadCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[6]  (
	.Q(QuadCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[7]  (
	.Q(QuadCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[8]  (
	.Q(QuadCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[9]  (
	.Q(QuadCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[10]  (
	.Q(QuadCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[11]  (
	.Q(QuadCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[12]  (
	.Q(QuadCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[13]  (
	.Q(QuadCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[14]  (
	.Q(QuadCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[15]  (
	.Q(QuadCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:457
  SLE CaptureHomeCountsLat (
	.Q(CaptureHomeCountsLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un7_capturehomecounts_0_a3_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedInc (
	.Q(LatchedInc_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedInc_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedDec (
	.Q(LatchedDec_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedDec_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE RisingLatch1 (
	.Q(RisingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE FallingLatch1 (
	.Q(FallingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE RisingLatch0 (
	.Q(RisingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE FallingLatch0 (
	.Q(FallingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE RisingHome (
	.Q(RisingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE FallingHome (
	.Q(FallingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ABreak (
	.Q(ABreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_826),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE AccumOverflow (
	.Q(AccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intAccumOverflow_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE BBreak (
	.Q(BBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_828),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE IllegalTransition (
	.Q(IllegalTransition_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IllegalTransitionLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE Latch1Lat (
	.Q(Latch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:301
  SLE PostCount (
	.Q(PostCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LatchedInc_1_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:420
  SLE EdgeMode (
	.Q(EdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(EdgeMode_3_Z),
	.EN(un1_ledstatuswrite_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:347
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(N_35_i),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomeArm (
	.Q(HomeArm_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(HomeArm_1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE LearnModeEnable (
	.Q(LearnModeEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomePolarity (
	.Q(HomePolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE IndexPolarity (
	.Q(IndexPolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch0InSel (
	.Q(Latch0InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch1InSel (
	.Q(Latch1InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE DirectionLat (
	.Q(DirectionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Direction_Z),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE HomeLat (
	.Q(HomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE Latch0Lat (
	.Q(Latch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE intHomeLat (
	.Q(intHomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[1]  (
	.Q(Latch1ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[0]  (
	.Q(Latch1ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[10]  (
	.Q(HomeReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[9]  (
	.Q(HomeReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[8]  (
	.Q(HomeReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[7]  (
	.Q(HomeReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[6]  (
	.Q(HomeReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[5]  (
	.Q(HomeReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[4]  (
	.Q(HomeReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[3]  (
	.Q(HomeReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[2]  (
	.Q(HomeReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[1]  (
	.Q(HomeReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[0]  (
	.Q(HomeReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[2]  (
	.Q(Latch0ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[1]  (
	.Q(Latch0ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[0]  (
	.Q(Latch0ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[2]  (
	.Q(Latch1ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[9]  (
	.Q(QuadLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[8]  (
	.Q(QuadLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[7]  (
	.Q(QuadLatch_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[6]  (
	.Q(QuadLatch_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[5]  (
	.Q(QuadLatch_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[4]  (
	.Q(QuadLatch_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[3]  (
	.Q(QuadLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[2]  (
	.Q(QuadLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[1]  (
	.Q(QuadLatch_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[0]  (
	.Q(QuadLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[15]  (
	.Q(HomeReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[14]  (
	.Q(HomeReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[13]  (
	.Q(HomeReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[12]  (
	.Q(HomeReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[11]  (
	.Q(HomeReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[2]  (
	.Q(HomeTriggerType_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[1]  (
	.Q(HomeTriggerType_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[0]  (
	.Q(HomeTriggerType_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(Exp2LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[15]  (
	.Q(QuadLatch_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[14]  (
	.Q(QuadLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[13]  (
	.Q(QuadLatch_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[12]  (
	.Q(QuadLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[11]  (
	.Q(QuadLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[10]  (
	.Q(QuadLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[14]  (
	.Q(Latch1Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[13]  (
	.Q(Latch1Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[12]  (
	.Q(Latch1Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[11]  (
	.Q(Latch1Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[10]  (
	.Q(Latch1Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[9]  (
	.Q(Latch1Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[8]  (
	.Q(Latch1Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[7]  (
	.Q(Latch1Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[6]  (
	.Q(Latch1Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[5]  (
	.Q(Latch1Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[4]  (
	.Q(Latch1Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[3]  (
	.Q(Latch1Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[2]  (
	.Q(Latch1Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[1]  (
	.Q(Latch1Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[0]  (
	.Q(Latch1Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[13]  (
	.Q(Latch0Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[12]  (
	.Q(Latch0Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[11]  (
	.Q(Latch0Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[10]  (
	.Q(Latch0Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[9]  (
	.Q(Latch0Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[8]  (
	.Q(Latch0Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[7]  (
	.Q(Latch0Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[6]  (
	.Q(Latch0Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[5]  (
	.Q(Latch0Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[4]  (
	.Q(Latch0Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[3]  (
	.Q(Latch0Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[2]  (
	.Q(Latch0Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[1]  (
	.Q(Latch0Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[0]  (
	.Q(Latch0Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[15]  (
	.Q(Latch1Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch1counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[1]  (
	.Q(QL0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[0]  (
	.Q(QL0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_1_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[2]  (
	.Q(QH_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[1]  (
	.Q(QH_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[0]  (
	.Q(QH_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_830_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[3]  (
	.Q(QB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[2]  (
	.Q(QB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[1]  (
	.Q(QB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[0]  (
	.Q(QB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp2Q1_B),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[3]  (
	.Q(QA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[2]  (
	.Q(QA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[1]  (
	.Q(QA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[0]  (
	.Q(QA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp2Q1_A),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[15]  (
	.Q(Latch0Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[14]  (
	.Q(Latch0Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch0counts_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[2]  (
	.Q(QL1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[1]  (
	.Q(QL1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[0]  (
	.Q(QL1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[2]  (
	.Q(QL0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:226
  ARI1 LatchedDec_RNI9PGL (
	.FCO(QuadCount_cry_cy),
	.S(LatchedDec_RNI9PGL_S),
	.Y(LatchedDec_RNI9PGL_Y),
	.B(N_4074_i),
	.C(LatchedDec_Z),
	.D(LatchedInc_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam LatchedDec_RNI9PGL.INIT=20'h47300;
// @38:226
  ARI1 \QuadCount_RNIDFBC1[0]  (
	.FCO(QuadCount_cry[0]),
	.S(QuadCount_s[0]),
	.Y(QuadCount_RNIDFBC1_Y[0]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[0]),
	.FCI(QuadCount_cry_cy)
);
defparam \QuadCount_RNIDFBC1[0] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNII6632[1]  (
	.FCO(QuadCount_cry[1]),
	.S(QuadCount_s[1]),
	.Y(QuadCount_RNII6632_Y[1]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[1]),
	.FCI(QuadCount_cry[0])
);
defparam \QuadCount_RNII6632[1] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIOU0Q2[2]  (
	.FCO(QuadCount_cry[2]),
	.S(QuadCount_s[2]),
	.Y(QuadCount_RNIOU0Q2_Y[2]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[2]),
	.FCI(QuadCount_cry[1])
);
defparam \QuadCount_RNIOU0Q2[2] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIVNRG3[3]  (
	.FCO(QuadCount_cry[3]),
	.S(QuadCount_s[3]),
	.Y(QuadCount_RNIVNRG3_Y[3]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[3]),
	.FCI(QuadCount_cry[2])
);
defparam \QuadCount_RNIVNRG3[3] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNI7IM74[4]  (
	.FCO(QuadCount_cry[4]),
	.S(QuadCount_s[4]),
	.Y(QuadCount_RNI7IM74_Y[4]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[4]),
	.FCI(QuadCount_cry[3])
);
defparam \QuadCount_RNI7IM74[4] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIGDHU4[5]  (
	.FCO(QuadCount_cry[5]),
	.S(QuadCount_s[5]),
	.Y(QuadCount_RNIGDHU4_Y[5]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[5]),
	.FCI(QuadCount_cry[4])
);
defparam \QuadCount_RNIGDHU4[5] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIQ9CL5[6]  (
	.FCO(QuadCount_cry[6]),
	.S(QuadCount_s[6]),
	.Y(QuadCount_RNIQ9CL5_Y[6]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[6]),
	.FCI(QuadCount_cry[5])
);
defparam \QuadCount_RNIQ9CL5[6] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNI577C6[7]  (
	.FCO(QuadCount_cry[7]),
	.S(QuadCount_s[7]),
	.Y(QuadCount_RNI577C6_Y[7]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[7]),
	.FCI(QuadCount_cry[6])
);
defparam \QuadCount_RNI577C6[7] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIH5237[8]  (
	.FCO(QuadCount_cry[8]),
	.S(QuadCount_s[8]),
	.Y(QuadCount_RNIH5237_Y[8]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[8]),
	.FCI(QuadCount_cry[7])
);
defparam \QuadCount_RNIH5237[8] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIU4TP7[9]  (
	.FCO(QuadCount_cry[9]),
	.S(QuadCount_s[9]),
	.Y(QuadCount_RNIU4TP7_Y[9]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[9]),
	.FCI(QuadCount_cry[8])
);
defparam \QuadCount_RNIU4TP7[9] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIJ88C8[10]  (
	.FCO(QuadCount_cry[10]),
	.S(QuadCount_s[10]),
	.Y(QuadCount_RNIJ88C8_Y[10]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[10]),
	.FCI(QuadCount_cry[9])
);
defparam \QuadCount_RNIJ88C8[10] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNI9DJU8[11]  (
	.FCO(QuadCount_cry[11]),
	.S(QuadCount_s[11]),
	.Y(QuadCount_RNI9DJU8_Y[11]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[11]),
	.FCI(QuadCount_cry[10])
);
defparam \QuadCount_RNI9DJU8[11] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNI0JUG9[12]  (
	.FCO(QuadCount_cry[12]),
	.S(QuadCount_s[12]),
	.Y(QuadCount_RNI0JUG9_Y[12]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[12]),
	.FCI(QuadCount_cry[11])
);
defparam \QuadCount_RNI0JUG9[12] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNIOP93A[13]  (
	.FCO(QuadCount_cry[13]),
	.S(QuadCount_s[13]),
	.Y(QuadCount_RNIOP93A_Y[13]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[13]),
	.FCI(QuadCount_cry[12])
);
defparam \QuadCount_RNIOP93A[13] .INIT=20'h544BB;
// @38:226
  ARI1 \QuadCount_RNO[15]  (
	.FCO(QuadCount_RNO_FCO_1[15]),
	.S(QuadCount_s[15]),
	.Y(QuadCount_RNO_Y_1[15]),
	.B(N_41_i),
	.C(QuadCount_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(QuadCount_cry[14])
);
defparam \QuadCount_RNO[15] .INIT=20'h46600;
// @38:226
  ARI1 \QuadCount_RNIH1LLA[14]  (
	.FCO(QuadCount_cry[14]),
	.S(QuadCount_s[14]),
	.Y(QuadCount_RNIH1LLA_Y[14]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[14]),
	.FCI(QuadCount_cry[13])
);
defparam \QuadCount_RNIH1LLA[14] .INIT=20'h544BB;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[4]  (
	.FCO(QuadDataOut_1_1_0_co1[4]),
	.S(QuadDataOut_1_1_0_wmux_0_S[4]),
	.Y(Exp2QuadDataOut_3),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[1]),
	.D(QuadLatch_Z[4]),
	.A(QuadDataOut_1_1_0_y0[4]),
	.FCI(QuadDataOut_1_1_0_co0[4])
);
defparam \QuadDataOut_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[4]  (
	.FCO(QuadDataOut_1_1_0_co0[4]),
	.S(QuadDataOut_1_1_0_wmux_S[4]),
	.Y(QuadDataOut_1_1_0_y0[4]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[4]),
	.D(Exp2Q1_A),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[4] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[1]  (
	.FCO(QuadDataOut_1_1_0_co1[1]),
	.S(QuadDataOut_1_1_0_wmux_0_S_3[1]),
	.Y(Exp2QuadDataOut_0),
	.B(QuadDataOut_1_sm3),
	.C(IndexPolarity_Z),
	.D(QuadLatch_Z[1]),
	.A(QuadDataOut_1_1_0_y0[1]),
	.FCI(QuadDataOut_1_1_0_co0[1])
);
defparam \QuadDataOut_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[1]  (
	.FCO(QuadDataOut_1_1_0_co0[1]),
	.S(QuadDataOut_1_1_0_wmux_S_3[1]),
	.Y(QuadDataOut_1_1_0_y0[1]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[1]),
	.D(N_830_i),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[1] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[5]  (
	.FCO(QuadDataOut_1_1_0_co1[5]),
	.S(QuadDataOut_1_1_0_wmux_0_S_4[5]),
	.Y(Exp2QuadDataOut_4),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[2]),
	.D(QuadLatch_Z[5]),
	.A(QuadDataOut_1_1_0_y0[5]),
	.FCI(QuadDataOut_1_1_0_co0[5])
);
defparam \QuadDataOut_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[5]  (
	.FCO(QuadDataOut_1_1_0_co0[5]),
	.S(QuadDataOut_1_1_0_wmux_S_4[5]),
	.Y(QuadDataOut_1_1_0_y0[5]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[5]),
	.D(Exp2Q1_B),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[5] .INIT=20'h0FA44;
// @27:175
  CFG4 \QuadDataOut_1[20]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadLatch_Z[15]),
	.C(QuadDataOut_1_m2_Z[15]),
	.D(QuadDataOut_1_sm3),
	.Y(Exp2QuadDataOut_19)
);
defparam \QuadDataOut_1[20] .INIT=16'h88F0;
// @27:175
  CFG4 QuadDataOut_1_ss3 (
	.A(Exp2LEDRead),
	.B(un1_exp0quadinputread_0_a2_0),
	.C(N_1958),
	.D(N_2216),
	.Y(QuadDataOut_1_ss3_Z)
);
defparam QuadDataOut_1_ss3.INIT=16'hF040;
// @27:175
  CFG4 QuadDataOut_1_10 (
	.A(Exp2LEDRead),
	.B(N_1958),
	.C(N_2216),
	.D(QuadDataOut_1_2_1),
	.Y(QuadDataOut_1_2)
);
defparam QuadDataOut_1_10.INIT=16'hEA00;
// @27:175
  CFG4 \QuadDataOut_1_1[15]  (
	.A(Exp2LEDRead),
	.B(N_1958),
	.C(N_2216),
	.D(QuadDataOut_1_m2_Z[15]),
	.Y(Exp2QuadDataOut_1_0)
);
defparam \QuadDataOut_1_1[15] .INIT=16'h1500;
// @27:348
  CFG3 un41_decrement_0_x2 (
	.A(QA_Z[1]),
	.B(N_35_i),
	.C(QB_Z[2]),
	.Y(N_40_i)
);
defparam un41_decrement_0_x2.INIT=8'h69;
// @27:504
  CFG4 un3_capturelatch0counts_0 (
	.A(un3_capturelatch0counts_0_1_0),
	.B(Latch0ArmedState_Z[1]),
	.C(RisingLatch0_Z),
	.D(FallingLatch0_Z),
	.Y(un3_capturelatch0counts_0_1_Z)
);
defparam un3_capturelatch0counts_0.INIT=16'hA280;
// @27:504
  CFG3 un3_capturelatch0counts_0_1 (
	.A(Latch0ArmedState_Z[2]),
	.B(Latch0ArmedState_Z[1]),
	.C(Latch0ArmedState_Z[0]),
	.Y(un3_capturelatch0counts_0_1_0)
);
defparam un3_capturelatch0counts_0_1.INIT=8'h14;
// @27:543
  CFG4 un3_capturelatch1counts_0 (
	.A(un3_capturelatch1counts_0_1_0),
	.B(Latch1ArmedState_Z[1]),
	.C(RisingLatch1_Z),
	.D(FallingLatch1_Z),
	.Y(un3_capturelatch1counts_0_1_Z)
);
defparam un3_capturelatch1counts_0.INIT=16'hA280;
// @27:543
  CFG3 un3_capturelatch1counts_0_1 (
	.A(Latch1ArmedState_Z[2]),
	.B(Latch1ArmedState_Z[1]),
	.C(Latch1ArmedState_Z[0]),
	.Y(un3_capturelatch1counts_0_1_0)
);
defparam un3_capturelatch1counts_0_1.INIT=8'h14;
// @27:175
  CFG3 QuadDataOut_1_ss0 (
	.A(N_2219),
	.B(N_1958),
	.C(N_1945),
	.Y(QuadDataOut_1_ss0_Z)
);
defparam QuadDataOut_1_ss0.INIT=8'hC8;
// @27:337
  CFG2 intAccumOverflow_1_0_a3_5 (
	.A(QuadCount_Z[8]),
	.B(QuadCount_Z[13]),
	.Y(intAccumOverflow_1_0_a3_5_Z)
);
defparam intAccumOverflow_1_0_a3_5.INIT=4'h8;
// @27:347
  CFG2 \QA_RNIE7DI[2]  (
	.A(QB_Z[1]),
	.B(QA_Z[2]),
	.Y(N_35_i)
);
defparam \QA_RNIE7DI[2] .INIT=4'h9;
// @27:294
  CFG2 LatchedDec_1_0_x2 (
	.A(QA_Z[1]),
	.B(QB_Z[2]),
	.Y(N_36_i)
);
defparam LatchedDec_1_0_x2.INIT=4'h6;
// @27:366
  CFG2 RisingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(RisingHome_1_Z)
);
defparam RisingHome_1.INIT=4'h2;
// @27:367
  CFG2 FallingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(FallingHome_1_Z)
);
defparam FallingHome_1.INIT=4'h4;
// @27:496
  CFG2 RisingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(RisingLatch0_1_Z)
);
defparam RisingLatch0_1.INIT=4'h2;
// @27:497
  CFG2 FallingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(FallingLatch0_1_Z)
);
defparam FallingLatch0_1.INIT=4'h4;
// @27:533
  CFG2 RisingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(RisingLatch1_1_Z)
);
defparam RisingLatch1_1.INIT=4'h2;
// @27:534
  CFG2 FallingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(FallingLatch1_1_Z)
);
defparam FallingLatch1_1.INIT=4'h4;
// @27:449
  CFG3 un7_capturehomecounts_0_m2 (
	.A(RisingHome_Z),
	.B(FallingHome_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(N_37)
);
defparam un7_capturehomecounts_0_m2.INIT=8'hCA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_11_Z)
);
defparam intAccumOverflow_1_0_a3_11.INIT=16'h4000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_9_Z)
);
defparam intAccumOverflow_1_0_a3_9.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_8_Z)
);
defparam intAccumOverflow_1_0_a3_8.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_0_11_Z)
);
defparam intAccumOverflow_1_0_a3_0_11.INIT=16'h0002;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_10 (
	.A(QuadCount_Z[13]),
	.B(QuadCount_Z[11]),
	.C(QuadCount_Z[8]),
	.D(QuadCount_Z[6]),
	.Y(intAccumOverflow_1_0_a3_0_10_Z)
);
defparam intAccumOverflow_1_0_a3_0_10.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_0_9_Z)
);
defparam intAccumOverflow_1_0_a3_0_9.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_0_8_Z)
);
defparam intAccumOverflow_1_0_a3_0_8.INIT=16'h0001;
// @27:301
  CFG2 \QuadCount_RNO_0[15]  (
	.A(LatchedInc_Z),
	.B(N_4074_i),
	.Y(N_41_i)
);
defparam \QuadCount_RNO_0[15] .INIT=4'hD;
// @27:421
  CFG3 EdgeMode_3 (
	.A(DATA_in[15]),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(EdgeMode_3_Z)
);
defparam EdgeMode_3.INIT=8'h2A;
// @27:301
  CFG2 PostCount_RNO (
	.A(LatchedInc_Z),
	.B(LatchedDec_Z),
	.Y(un1_LatchedInc_1_i)
);
defparam PostCount_RNO.INIT=4'hE;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_13 (
	.A(QuadCount_Z[6]),
	.B(QuadCount_Z[11]),
	.C(intAccumOverflow_1_0_a3_11_Z),
	.D(intAccumOverflow_1_0_a3_5_Z),
	.Y(intAccumOverflow_1_0_a3_13_Z)
);
defparam intAccumOverflow_1_0_a3_13.INIT=16'h8000;
// @27:449
  CFG4 un7_capturehomecounts_0_a3 (
	.A(HomeArm_Z),
	.B(N_37),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(un7_capturehomecounts_0_a3_1)
);
defparam un7_capturehomecounts_0_a3.INIT=16'h0008;
// @18:253
  CFG3 \un1_registrationx[0]  (
	.A(N_1078),
	.B(Latch1InSel_Z),
	.C(Exp2Data_in_0),
	.Y(un1_registrationx_2[0])
);
defparam \un1_registrationx[0] .INIT=8'h10;
// @18:253
  CFG3 \un1_registrationx_1[0]  (
	.A(N_1078),
	.B(Latch0InSel_Z),
	.C(Exp2Data_in_0),
	.Y(un1_registrationx_1_1[0])
);
defparam \un1_registrationx_1[0] .INIT=8'h10;
// @27:294
  CFG4 LatchedDec_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedDec_Z),
	.D(PostCount_Z),
	.Y(LatchedDec_1)
);
defparam LatchedDec_1_0.INIT=16'h11F1;
// @27:293
  CFG4 LatchedInc_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedInc_Z),
	.D(PostCount_Z),
	.Y(LatchedInc_1)
);
defparam LatchedInc_1_0.INIT=16'h88F8;
// @27:279
  CFG4 IllegalTransitionLat_RNO_0 (
	.A(QB_Z[3]),
	.B(QA_Z[3]),
	.C(QB_Z[1]),
	.D(QA_Z[1]),
	.Y(N_337_i)
);
defparam IllegalTransitionLat_RNO_0.INIT=16'h1248;
// @27:337
  CFG3 intAccumOverflow_1_0_a3_0_14 (
	.A(intAccumOverflow_1_0_a3_0_9_Z),
	.B(intAccumOverflow_1_0_a3_0_8_Z),
	.C(LatchedDec_Z),
	.Y(intAccumOverflow_1_0_a3_0_14_Z)
);
defparam intAccumOverflow_1_0_a3_0_14.INIT=8'h80;
// @27:457
  CFG3 intHomeLat_1 (
	.A(un7_capturehomecounts_0_a3_1),
	.B(N_4074_i),
	.C(intHomeLat_Z),
	.Y(intHomeLat_1_1)
);
defparam intHomeLat_1.INIT=8'hBA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3 (
	.A(intAccumOverflow_1_0_a3_13_Z),
	.B(LatchedInc_Z),
	.C(intAccumOverflow_1_0_a3_9_Z),
	.D(intAccumOverflow_1_0_a3_8_Z),
	.Y(N_44)
);
defparam intAccumOverflow_1_0_a3.INIT=16'h8000;
// @27:509
  CFG3 intLatch0Lat_1 (
	.A(un3_capturelatch0counts_0_1_Z),
	.B(N_4074_i),
	.C(intLatch0Lat_Z),
	.Y(intLatch0Lat_1_1)
);
defparam intLatch0Lat_1.INIT=8'hBA;
// @27:548
  CFG3 intLatch1Lat_1 (
	.A(un3_capturelatch1counts_0_1_Z),
	.B(N_4074_i),
	.C(intLatch1Lat_Z),
	.Y(intLatch1Lat_1_1)
);
defparam intLatch1Lat_1.INIT=8'hBA;
  CFG4 intAccumOverflow_RNO_0 (
	.A(intAccumOverflow_1_0_a3_0_14_Z),
	.B(N_44),
	.C(intAccumOverflow_1_0_a3_0_11_Z),
	.D(intAccumOverflow_1_0_a3_0_10_Z),
	.Y(intAccumOverflow_RNO_0_4)
);
defparam intAccumOverflow_RNO_0.INIT=16'hECCC;
// @27:423
  CFG3 un1_ledstatuswrite_0 (
	.A(Exp2LEDWrite),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(un1_ledstatuswrite_0_1)
);
defparam un1_ledstatuswrite_0.INIT=8'hEA;
// @27:175
  CFG3 QuadDataOut_1_m2s2 (
	.A(N_1962),
	.B(N_1958),
	.C(N_1945),
	.Y(QuadDataOut_1_sm0)
);
defparam QuadDataOut_1_m2s2.INIT=8'hC8;
// @27:175
  CFG3 QuadDataOut_1s2 (
	.A(N_2216),
	.B(N_1958),
	.C(Exp2LEDRead),
	.Y(QuadDataOut_1_sm3)
);
defparam QuadDataOut_1s2.INIT=8'hF8;
// @27:191
  CFG4 HomeArm_1 (
	.A(Exp2LEDWrite),
	.B(intHomeLat_Z),
	.C(HomeArm_Z),
	.D(DATA_in[2]),
	.Y(HomeArm_1_1)
);
defparam HomeArm_1.INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[2]  (
	.A(Exp2LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[2]),
	.D(DATA_in[9]),
	.Y(Latch0ArmedState_1_1[2])
);
defparam \Latch0ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[1]  (
	.A(Exp2LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[1]),
	.D(DATA_in[8]),
	.Y(Latch0ArmedState_1_1[1])
);
defparam \Latch0ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[0]  (
	.A(Exp2LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[0]),
	.D(DATA_in[7]),
	.Y(Latch0ArmedState_1_1[0])
);
defparam \Latch0ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[2]  (
	.A(Exp2LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[2]),
	.D(DATA_in[13]),
	.Y(Latch1ArmedState_1_1[2])
);
defparam \Latch1ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[1]  (
	.A(Exp2LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[1]),
	.D(DATA_in[12]),
	.Y(Latch1ArmedState_1_1[1])
);
defparam \Latch1ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[0]  (
	.A(Exp2LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[0]),
	.D(DATA_in[11]),
	.Y(Latch1ArmedState_1_1[0])
);
defparam \Latch1ArmedState_1[0] .INIT=16'h3210;
// @27:175
  CFG4 \QuadDataOut_1_m4_cZ[2]  (
	.A(QuadLatch_Z[2]),
	.B(HomeArm_Z),
	.C(N_2216),
	.D(N_1958),
	.Y(QuadDataOut_1_m4[2])
);
defparam \QuadDataOut_1_m4_cZ[2] .INIT=16'hACCC;
// @27:175
  CFG2 QuadDataOut_1_10_1 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2_1)
);
defparam QuadDataOut_1_10_1.INIT=4'h8;
// @27:175
  CFG2 QuadDataOut_1_21_1 (
	.A(DirectionLat_Z),
	.B(QuadDataOut_1_ss3_Z),
	.Y(QuadDataOut_1_21_1_Z)
);
defparam QuadDataOut_1_21_1.INIT=4'h2;
// @27:175
  CFG2 QuadDataOut_1_13_1 (
	.A(Latch0Lat_Z),
	.B(QuadDataOut_1_ss3_Z),
	.Y(QuadDataOut_1_13_1_Z)
);
defparam QuadDataOut_1_13_1.INIT=4'h2;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[6]  (
	.A(QuadLatch_Z[6]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0InSel_Z),
	.Y(QuadDataOut_1_m4[6])
);
defparam \QuadDataOut_1_m4_cZ[6] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[7]  (
	.A(QuadLatch_Z[7]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4[7])
);
defparam \QuadDataOut_1_m4_cZ[7] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[8]  (
	.A(QuadLatch_Z[8]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4[8])
);
defparam \QuadDataOut_1_m4_cZ[8] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[10]  (
	.A(QuadLatch_Z[10]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1InSel_Z),
	.Y(QuadDataOut_1_m4[10])
);
defparam \QuadDataOut_1_m4_cZ[10] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[12]  (
	.A(QuadLatch_Z[12]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4[12])
);
defparam \QuadDataOut_1_m4_cZ[12] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[13]  (
	.A(QuadLatch_Z[13]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4[13])
);
defparam \QuadDataOut_1_m4_cZ[13] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[14]  (
	.A(QuadLatch_Z[14]),
	.B(QuadDataOut_1_ss3_Z),
	.C(LearnModeEnable_Z),
	.Y(QuadDataOut_1_m4[14])
);
defparam \QuadDataOut_1_m4_cZ[14] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[3]  (
	.A(QuadLatch_Z[3]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(QuadDataOut_1_m4[3])
);
defparam \QuadDataOut_1_m4_cZ[3] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[11]  (
	.A(QuadLatch_Z[11]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4[11])
);
defparam \QuadDataOut_1_m4_cZ[11] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[0]  (
	.A(QuadLatch_Z[0]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomePolarity_Z),
	.Y(QuadDataOut_1_m4[0])
);
defparam \QuadDataOut_1_m4_cZ[0] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4_cZ[9]  (
	.A(QuadLatch_Z[9]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4[9])
);
defparam \QuadDataOut_1_m4_cZ[9] .INIT=8'hB8;
// @27:175
  CFG3 QuadDataOut_1_9 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(ABreak_Z),
	.Y(QuadDataOut_1_9_1z)
);
defparam QuadDataOut_1_9.INIT=8'h40;
// @27:175
  CFG3 QuadDataOut_1_5 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(BBreak_Z),
	.Y(QuadDataOut_1_5_1z)
);
defparam QuadDataOut_1_5.INIT=8'h40;
// @27:175
  CFG3 QuadDataOut_1_1 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(IllegalTransition_Z),
	.Y(QuadDataOut_1_1_1z)
);
defparam QuadDataOut_1_1.INIT=8'h40;
// @27:175
  CFG3 QuadDataOut_1_17 (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(HomeLat_Z),
	.Y(QuadDataOut_1_17_1z)
);
defparam QuadDataOut_1_17.INIT=8'h40;
// @27:175
  CFG4 \QuadDataOut_1_2[15]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(EdgeMode_Z),
	.Y(Exp2QuadDataOut_2_0)
);
defparam \QuadDataOut_1_2[15] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[21]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(AccumOverflow_Z),
	.Y(Exp2QuadDataOut_2_6)
);
defparam \QuadDataOut_1_2[21] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[19]  (
	.A(QuadDataOut_1_ss3_Z),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(Latch1Lat_Z),
	.Y(Exp2QuadDataOut_2_4)
);
defparam \QuadDataOut_1_2[19] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[9]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[9]),
	.D(HomeReg_Z[9]),
	.Y(QuadDataOut_1_m2_2_Z[9])
);
defparam \QuadDataOut_1_m2_2[9] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[2]),
	.D(HomeReg_Z[2]),
	.Y(QuadDataOut_1_m2_2_Z[2])
);
defparam \QuadDataOut_1_m2_2[2] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[1]),
	.D(HomeReg_Z[1]),
	.Y(QuadDataOut_1_m2_2_Z[1])
);
defparam \QuadDataOut_1_m2_2[1] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[5]),
	.D(HomeReg_Z[5]),
	.Y(QuadDataOut_1_m2_2_Z[5])
);
defparam \QuadDataOut_1_m2_2[5] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[14]),
	.D(HomeReg_Z[14]),
	.Y(QuadDataOut_1_m2_2_Z[14])
);
defparam \QuadDataOut_1_m2_2[14] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[0]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[0]),
	.D(HomeReg_Z[0]),
	.Y(QuadDataOut_1_m2_2_Z[0])
);
defparam \QuadDataOut_1_m2_2[0] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[6]),
	.D(HomeReg_Z[6]),
	.Y(QuadDataOut_1_m2_2_Z[6])
);
defparam \QuadDataOut_1_m2_2[6] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[10]),
	.D(HomeReg_Z[10]),
	.Y(QuadDataOut_1_m2_2_Z[10])
);
defparam \QuadDataOut_1_m2_2[10] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[13]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[13]),
	.D(HomeReg_Z[13]),
	.Y(QuadDataOut_1_m2_2_Z[13])
);
defparam \QuadDataOut_1_m2_2[13] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[15]),
	.D(HomeReg_Z[15]),
	.Y(QuadDataOut_1_m2_2_Z[15])
);
defparam \QuadDataOut_1_m2_2[15] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[8]),
	.D(HomeReg_Z[8]),
	.Y(QuadDataOut_1_m2_2_Z[8])
);
defparam \QuadDataOut_1_m2_2[8] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[7]),
	.D(HomeReg_Z[7]),
	.Y(QuadDataOut_1_m2_2_Z[7])
);
defparam \QuadDataOut_1_m2_2[7] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[12]),
	.D(HomeReg_Z[12]),
	.Y(QuadDataOut_1_m2_2_Z[12])
);
defparam \QuadDataOut_1_m2_2[12] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[4]),
	.D(HomeReg_Z[4]),
	.Y(QuadDataOut_1_m2_2_Z[4])
);
defparam \QuadDataOut_1_m2_2[4] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[11]),
	.D(HomeReg_Z[11]),
	.Y(QuadDataOut_1_m2_2_Z[11])
);
defparam \QuadDataOut_1_m2_2[11] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[3]),
	.D(HomeReg_Z[3]),
	.Y(QuadDataOut_1_m2_2_Z[3])
);
defparam \QuadDataOut_1_m2_2[3] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2[9]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[9]),
	.D(Latch1Reg_Z[9]),
	.Y(QuadDataOut_1_m2_9)
);
defparam \QuadDataOut_1_m2[9] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[2]),
	.D(Latch1Reg_Z[2]),
	.Y(QuadDataOut_1_m2_Z[2])
);
defparam \QuadDataOut_1_m2[2] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[1]),
	.D(Latch1Reg_Z[1]),
	.Y(QuadDataOut_1_m2_Z[1])
);
defparam \QuadDataOut_1_m2[1] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[5]),
	.D(Latch1Reg_Z[5]),
	.Y(QuadDataOut_1_m2_Z[5])
);
defparam \QuadDataOut_1_m2[5] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[14]),
	.D(Latch1Reg_Z[14]),
	.Y(QuadDataOut_1_m2_14)
);
defparam \QuadDataOut_1_m2[14] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[0]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[0]),
	.D(Latch1Reg_Z[0]),
	.Y(QuadDataOut_1_m2_0)
);
defparam \QuadDataOut_1_m2[0] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[6]),
	.D(Latch1Reg_Z[6]),
	.Y(QuadDataOut_1_m2_6)
);
defparam \QuadDataOut_1_m2[6] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[10]),
	.D(Latch1Reg_Z[10]),
	.Y(QuadDataOut_1_m2_10)
);
defparam \QuadDataOut_1_m2[10] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[13]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[13]),
	.D(Latch1Reg_Z[13]),
	.Y(QuadDataOut_1_m2_13)
);
defparam \QuadDataOut_1_m2[13] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[15]),
	.D(Latch1Reg_Z[15]),
	.Y(QuadDataOut_1_m2_Z[15])
);
defparam \QuadDataOut_1_m2[15] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[8]),
	.D(Latch1Reg_Z[8]),
	.Y(QuadDataOut_1_m2_8)
);
defparam \QuadDataOut_1_m2[8] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[7]),
	.D(Latch1Reg_Z[7]),
	.Y(QuadDataOut_1_m2_7)
);
defparam \QuadDataOut_1_m2[7] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[12]),
	.D(Latch1Reg_Z[12]),
	.Y(QuadDataOut_1_m2_12)
);
defparam \QuadDataOut_1_m2[12] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[4]),
	.D(Latch1Reg_Z[4]),
	.Y(QuadDataOut_1_m2_Z[4])
);
defparam \QuadDataOut_1_m2[4] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[11]),
	.D(Latch1Reg_Z[11]),
	.Y(QuadDataOut_1_m2_11)
);
defparam \QuadDataOut_1_m2[11] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[3]),
	.D(Latch1Reg_Z[3]),
	.Y(QuadDataOut_1_m2_3)
);
defparam \QuadDataOut_1_m2[3] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m3[2]  (
	.A(QuadDataOut_1_m2_Z[2]),
	.B(N_1958),
	.C(N_830),
	.D(un1_exp0quadinputread_0_a2_0),
	.Y(QuadDataOut_1_m3_0)
);
defparam \QuadDataOut_1_m3[2] .INIT=16'h2EAA;
// @27:175
  CFG4 \QuadDataOut_1[18]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_13_1_Z),
	.C(QuadDataOut_1_2),
	.D(Exp2QuadDataOut_1_0),
	.Y(Exp2QuadDataOut_17)
);
defparam \QuadDataOut_1[18] .INIT=16'hFFF8;
// @27:175
  CFG4 \QuadDataOut_1[16]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_21_1_Z),
	.C(QuadDataOut_1_2),
	.D(Exp2QuadDataOut_1_0),
	.Y(Exp2QuadDataOut_15)
);
defparam \QuadDataOut_1[16] .INIT=16'hFFF8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* QuadXface_8_1 */

module QuadXface_8_2 (
  Exp3QuadDataOut_m_0,
  Exp2QuadDataOut_m_0,
  QuadDataOut_1_m2_0_0,
  QuadDataOut_1_m4_0_0,
  Exp3QuadDataOut_4,
  Exp3QuadDataOut_0,
  Exp3QuadDataOut_3,
  Exp3QuadDataOut_1_d0,
  Exp3QuadDataOut_18,
  Exp3QuadDataOut_19,
  Exp3QuadDataOut_17,
  Exp3QuadDataOut_20,
  QuadDataOut_1_m2_9,
  QuadDataOut_1_m2_0_d0,
  QuadDataOut_1_m2_11,
  QuadDataOut_1_m2_8,
  QuadDataOut_1_m2_14,
  QuadDataOut_1_m2_12,
  QuadDataOut_1_m2_6,
  QuadDataOut_1_m2_7,
  QuadDataOut_1_m2_13,
  QuadDataOut_1_m2_10,
  QuadDataOut_1_m4_6,
  QuadDataOut_1_m4_7,
  QuadDataOut_1_m4_8,
  QuadDataOut_1_m4_10,
  QuadDataOut_1_m4_12,
  QuadDataOut_1_m4_13,
  QuadDataOut_1_m4_14,
  QuadDataOut_1_m4_11,
  QuadDataOut_1_m4_0_d0,
  QuadDataOut_1_m4_9,
  DATA_in,
  Exp3Data_in_0,
  Exp3QuadDataOut_1_0,
  un1_data_15,
  QuadDataOut_1_sm3_0,
  un1_data_13,
  N_1962,
  N_1077,
  N_1945,
  N_1985,
  N_2219,
  QuadDataOut_1_1_1z,
  QuadDataOut_1_5_1z,
  QuadDataOut_1_2,
  QuadDataOut_1_9_1z,
  QuadDataOut_1_13_1z,
  QuadDataOut_1_17_1z,
  QuadDataOut_1_21_1z,
  Exp3LEDRead,
  Exp3QuadCountRead,
  Exp3QuadInputRead,
  QuadDataOut_1_sm3,
  Exp3Q1_A,
  Exp3Q1_B,
  N_847_i,
  Exp3LEDWrite,
  H1_CLKWR_c,
  N_845,
  N_843,
  SysClk_i,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output Exp3QuadDataOut_m_0 ;
output Exp2QuadDataOut_m_0 ;
input QuadDataOut_1_m2_0_0 ;
input QuadDataOut_1_m4_0_0 ;
output Exp3QuadDataOut_4 ;
output Exp3QuadDataOut_0 ;
output Exp3QuadDataOut_3 ;
output Exp3QuadDataOut_1_d0 ;
output Exp3QuadDataOut_18 ;
output Exp3QuadDataOut_19 ;
output Exp3QuadDataOut_17 ;
output Exp3QuadDataOut_20 ;
output QuadDataOut_1_m2_9 ;
output QuadDataOut_1_m2_0_d0 ;
output QuadDataOut_1_m2_11 ;
output QuadDataOut_1_m2_8 ;
output QuadDataOut_1_m2_14 ;
output QuadDataOut_1_m2_12 ;
output QuadDataOut_1_m2_6 ;
output QuadDataOut_1_m2_7 ;
output QuadDataOut_1_m2_13 ;
output QuadDataOut_1_m2_10 ;
output QuadDataOut_1_m4_6 ;
output QuadDataOut_1_m4_7 ;
output QuadDataOut_1_m4_8 ;
output QuadDataOut_1_m4_10 ;
output QuadDataOut_1_m4_12 ;
output QuadDataOut_1_m4_13 ;
output QuadDataOut_1_m4_14 ;
output QuadDataOut_1_m4_11 ;
output QuadDataOut_1_m4_0_d0 ;
output QuadDataOut_1_m4_9 ;
input [15:0] DATA_in ;
input Exp3Data_in_0 ;
output Exp3QuadDataOut_1_0 ;
input un1_data_15 ;
input QuadDataOut_1_sm3_0 ;
input un1_data_13 ;
input N_1962 ;
input N_1077 ;
input N_1945 ;
input N_1985 ;
input N_2219 ;
output QuadDataOut_1_1_1z ;
output QuadDataOut_1_5_1z ;
output QuadDataOut_1_2 ;
output QuadDataOut_1_9_1z ;
output QuadDataOut_1_13_1z ;
output QuadDataOut_1_17_1z ;
output QuadDataOut_1_21_1z ;
input Exp3LEDRead ;
input Exp3QuadCountRead ;
input Exp3QuadInputRead ;
output QuadDataOut_1_sm3 ;
input Exp3Q1_A ;
input Exp3Q1_B ;
input N_847_i ;
input Exp3LEDWrite ;
input H1_CLKWR_c ;
input N_845 ;
input N_843 ;
input SysClk_i ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire Exp3QuadDataOut_m_0 ;
wire Exp2QuadDataOut_m_0 ;
wire QuadDataOut_1_m2_0_0 ;
wire QuadDataOut_1_m4_0_0 ;
wire Exp3QuadDataOut_4 ;
wire Exp3QuadDataOut_0 ;
wire Exp3QuadDataOut_3 ;
wire Exp3QuadDataOut_1_d0 ;
wire Exp3QuadDataOut_18 ;
wire Exp3QuadDataOut_19 ;
wire Exp3QuadDataOut_17 ;
wire Exp3QuadDataOut_20 ;
wire QuadDataOut_1_m2_9 ;
wire QuadDataOut_1_m2_0_d0 ;
wire QuadDataOut_1_m2_11 ;
wire QuadDataOut_1_m2_8 ;
wire QuadDataOut_1_m2_14 ;
wire QuadDataOut_1_m2_12 ;
wire QuadDataOut_1_m2_6 ;
wire QuadDataOut_1_m2_7 ;
wire QuadDataOut_1_m2_13 ;
wire QuadDataOut_1_m2_10 ;
wire QuadDataOut_1_m4_6 ;
wire QuadDataOut_1_m4_7 ;
wire QuadDataOut_1_m4_8 ;
wire QuadDataOut_1_m4_10 ;
wire QuadDataOut_1_m4_12 ;
wire QuadDataOut_1_m4_13 ;
wire QuadDataOut_1_m4_14 ;
wire QuadDataOut_1_m4_11 ;
wire QuadDataOut_1_m4_0_d0 ;
wire QuadDataOut_1_m4_9 ;
wire Exp3Data_in_0 ;
wire Exp3QuadDataOut_1_0 ;
wire un1_data_15 ;
wire QuadDataOut_1_sm3_0 ;
wire un1_data_13 ;
wire N_1962 ;
wire N_1077 ;
wire N_1945 ;
wire N_1985 ;
wire N_2219 ;
wire QuadDataOut_1_1_1z ;
wire QuadDataOut_1_5_1z ;
wire QuadDataOut_1_2 ;
wire QuadDataOut_1_9_1z ;
wire QuadDataOut_1_13_1z ;
wire QuadDataOut_1_17_1z ;
wire QuadDataOut_1_21_1z ;
wire Exp3LEDRead ;
wire Exp3QuadCountRead ;
wire Exp3QuadInputRead ;
wire QuadDataOut_1_sm3 ;
wire Exp3Q1_A ;
wire Exp3Q1_B ;
wire N_847_i ;
wire Exp3LEDWrite ;
wire H1_CLKWR_c ;
wire N_845 ;
wire N_843 ;
wire SysClk_i ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] QuadCount_Z;
wire [15:0] QuadCount_s;
wire [2:0] Latch1ArmedState_Z;
wire [2:0] Latch1ArmedState_1_2;
wire [15:0] HomeReg_Z;
wire [2:0] Latch0ArmedState_Z;
wire [2:0] Latch0ArmedState_1_2;
wire [15:0] QuadLatch_Z;
wire [2:0] HomeTriggerType_Z;
wire [15:0] Latch1Reg_Z;
wire [15:0] Latch0Reg_Z;
wire [2:0] QL0_Z;
wire [0:0] un1_registrationx_1_2;
wire [2:0] QH_Z;
wire [3:0] QB_Z;
wire [3:0] QA_Z;
wire [2:0] QL1_Z;
wire [0:0] un1_registrationx_3;
wire [14:0] QuadCount_cry;
wire [0:0] QuadCount_RNIHTV02_Y;
wire [1:1] QuadCount_RNIOC0V2_Y;
wire [2:2] QuadCount_RNI0T0T3_Y;
wire [3:3] QuadCount_RNI9E1R4_Y;
wire [4:4] QuadCount_RNIJ02P5_Y;
wire [5:5] QuadCount_RNIUJ2N6_Y;
wire [6:6] QuadCount_RNIA83L7_Y;
wire [7:7] QuadCount_RNINT3J8_Y;
wire [8:8] QuadCount_RNI5K4H9_Y;
wire [9:9] QuadCount_RNIKB5FA_Y;
wire [10:10] QuadCount_RNIB837B_Y;
wire [11:11] QuadCount_RNI361VB_Y;
wire [12:12] QuadCount_RNIS4VMC_Y;
wire [13:13] QuadCount_RNIM4TED_Y;
wire [15:15] QuadCount_RNO_FCO_2;
wire [15:15] QuadCount_RNO_Y_2;
wire [14:14] QuadCount_RNIH5R6E_Y;
wire [5:1] QuadDataOut_1_1_0_co1;
wire [5:1] QuadDataOut_1_1_0_wmux_0_S_0;
wire [5:1] QuadDataOut_1_1_0_y0;
wire [5:1] QuadDataOut_1_1_0_co0;
wire [5:1] QuadDataOut_1_1_0_wmux_S_0;
wire [15:1] QuadDataOut_1_m2_Z;
wire [4:4] QuadDataOut_1_1_0_wmux_0_S_1;
wire [4:4] QuadDataOut_1_1_0_wmux_S_1;
wire [2:2] QuadDataOut_1_1_0_wmux_0_S_2;
wire [2:2] QuadDataOut_1_1_0_wmux_S_2;
wire [19:19] Exp3QuadDataOut_2;
wire [3:3] QuadDataOut_1_m4_Z;
wire [15:0] QuadDataOut_1_m2_2_Z;
wire intLatch0Lat_Z ;
wire VCC ;
wire intLatch0Lat_1_2 ;
wire GND ;
wire intLatch1Lat_Z ;
wire intLatch1Lat_1_2 ;
wire IllegalTransitionLat_Z ;
wire IllegalTransitionLat_RNO_1 ;
wire N_337_i ;
wire intAccumOverflow_Z ;
wire intAccumOverflow_RNO_1 ;
wire intAccumOverflow_RNO_0_5 ;
wire CaptureHomeCountsLat_Z ;
wire un7_capturehomecounts_0_a3_2 ;
wire LatchedInc_Z ;
wire LatchedInc_1 ;
wire LatchedDec_Z ;
wire LatchedDec_1 ;
wire RisingLatch1_Z ;
wire RisingLatch1_1_Z ;
wire FallingLatch1_Z ;
wire FallingLatch1_1_Z ;
wire RisingLatch0_Z ;
wire RisingLatch0_1_Z ;
wire FallingLatch0_Z ;
wire FallingLatch0_1_Z ;
wire RisingHome_Z ;
wire RisingHome_1_Z ;
wire FallingHome_Z ;
wire FallingHome_1_Z ;
wire ABreak_Z ;
wire AccumOverflow_Z ;
wire BBreak_Z ;
wire IllegalTransition_Z ;
wire Latch1Lat_Z ;
wire PostCount_Z ;
wire un1_LatchedInc_1_i ;
wire EdgeMode_Z ;
wire EdgeMode_3_Z ;
wire un1_ledstatuswrite_0_2 ;
wire Direction_Z ;
wire N_35_i ;
wire N_40_i ;
wire HomeArm_Z ;
wire HomeArm_1_2 ;
wire LearnModeEnable_Z ;
wire HomePolarity_Z ;
wire IndexPolarity_Z ;
wire Latch0InSel_Z ;
wire Latch1InSel_Z ;
wire DirectionLat_Z ;
wire HomeLat_Z ;
wire intHomeLat_Z ;
wire Latch0Lat_Z ;
wire intHomeLat_1_2 ;
wire un3_capturelatch1counts_0_2 ;
wire un3_capturelatch0counts_0_2 ;
wire QuadCount_cry_cy ;
wire LatchedDec_RNIBFV21_S ;
wire LatchedDec_RNIBFV21_Y ;
wire N_41_i ;
wire QuadDataOut_1_ss3_Z ;
wire QuadDataOut_1_29_1_Z ;
wire QuadDataOut_1_33_1_Z ;
wire un3_capturelatch1counts_0_1_Z ;
wire un3_capturelatch0counts_0_1_Z ;
wire QuadDataOut_1_ss0_Z ;
wire intAccumOverflow_1_0_a3_5_Z ;
wire N_36_i ;
wire N_37 ;
wire intAccumOverflow_1_0_a3_11_Z ;
wire intAccumOverflow_1_0_a3_9_Z ;
wire intAccumOverflow_1_0_a3_8_Z ;
wire intAccumOverflow_1_0_a3_0_11_Z ;
wire intAccumOverflow_1_0_a3_0_10_Z ;
wire intAccumOverflow_1_0_a3_0_9_Z ;
wire intAccumOverflow_1_0_a3_0_8_Z ;
wire intAccumOverflow_1_0_a3_13_Z ;
wire intAccumOverflow_1_0_a3_0_14_Z ;
wire N_44 ;
wire QuadDataOut_1_sm0 ;
wire N_323 ;
wire N_150 ;
// @27:509
  SLE intLatch0Lat (
	.Q(intLatch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:548
  SLE intLatch1Lat (
	.Q(intLatch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:279
  SLE IllegalTransitionLat (
	.Q(IllegalTransitionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(IllegalTransitionLat_RNO_1),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 IllegalTransitionLat_RNO (
	.A(N_4074_i),
	.B(N_337_i),
	.Y(IllegalTransitionLat_RNO_1)
);
defparam IllegalTransitionLat_RNO.INIT=4'hE;
// @27:333
  SLE intAccumOverflow (
	.Q(intAccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(intAccumOverflow_RNO_1),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 intAccumOverflow_RNO (
	.A(intAccumOverflow_RNO_0_5),
	.B(N_4074_i),
	.Y(intAccumOverflow_RNO_1)
);
defparam intAccumOverflow_RNO.INIT=4'hE;
// @27:301
  SLE \QuadCount[0]  (
	.Q(QuadCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[1]  (
	.Q(QuadCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[2]  (
	.Q(QuadCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[3]  (
	.Q(QuadCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[4]  (
	.Q(QuadCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[5]  (
	.Q(QuadCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[6]  (
	.Q(QuadCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[7]  (
	.Q(QuadCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[8]  (
	.Q(QuadCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[9]  (
	.Q(QuadCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[10]  (
	.Q(QuadCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[11]  (
	.Q(QuadCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[12]  (
	.Q(QuadCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[13]  (
	.Q(QuadCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[14]  (
	.Q(QuadCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[15]  (
	.Q(QuadCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:457
  SLE CaptureHomeCountsLat (
	.Q(CaptureHomeCountsLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un7_capturehomecounts_0_a3_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedInc (
	.Q(LatchedInc_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedInc_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedDec (
	.Q(LatchedDec_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedDec_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE RisingLatch1 (
	.Q(RisingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE FallingLatch1 (
	.Q(FallingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE RisingLatch0 (
	.Q(RisingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE FallingLatch0 (
	.Q(FallingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE RisingHome (
	.Q(RisingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE FallingHome (
	.Q(FallingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingHome_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ABreak (
	.Q(ABreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_843),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE AccumOverflow (
	.Q(AccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intAccumOverflow_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE BBreak (
	.Q(BBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_845),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE IllegalTransition (
	.Q(IllegalTransition_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IllegalTransitionLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE Latch1Lat (
	.Q(Latch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:301
  SLE PostCount (
	.Q(PostCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LatchedInc_1_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:420
  SLE EdgeMode (
	.Q(EdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(EdgeMode_3_Z),
	.EN(un1_ledstatuswrite_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:347
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(N_35_i),
	.EN(N_40_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomeArm (
	.Q(HomeArm_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(HomeArm_1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE LearnModeEnable (
	.Q(LearnModeEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomePolarity (
	.Q(HomePolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE IndexPolarity (
	.Q(IndexPolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch0InSel (
	.Q(Latch0InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch1InSel (
	.Q(Latch1InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE DirectionLat (
	.Q(DirectionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Direction_Z),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE HomeLat (
	.Q(HomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE Latch0Lat (
	.Q(Latch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE intHomeLat (
	.Q(intHomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[1]  (
	.Q(Latch1ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[0]  (
	.Q(Latch1ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[10]  (
	.Q(HomeReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[9]  (
	.Q(HomeReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[8]  (
	.Q(HomeReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[7]  (
	.Q(HomeReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[6]  (
	.Q(HomeReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[5]  (
	.Q(HomeReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[4]  (
	.Q(HomeReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[3]  (
	.Q(HomeReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[2]  (
	.Q(HomeReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[1]  (
	.Q(HomeReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[0]  (
	.Q(HomeReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[2]  (
	.Q(Latch0ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[1]  (
	.Q(Latch0ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[0]  (
	.Q(Latch0ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[2]  (
	.Q(Latch1ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[9]  (
	.Q(QuadLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[8]  (
	.Q(QuadLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[7]  (
	.Q(QuadLatch_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[6]  (
	.Q(QuadLatch_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[5]  (
	.Q(QuadLatch_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[4]  (
	.Q(QuadLatch_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[3]  (
	.Q(QuadLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[2]  (
	.Q(QuadLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[1]  (
	.Q(QuadLatch_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[0]  (
	.Q(QuadLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[15]  (
	.Q(HomeReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[14]  (
	.Q(HomeReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[13]  (
	.Q(HomeReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[12]  (
	.Q(HomeReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[11]  (
	.Q(HomeReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[2]  (
	.Q(HomeTriggerType_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[1]  (
	.Q(HomeTriggerType_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[0]  (
	.Q(HomeTriggerType_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(Exp3LEDWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[15]  (
	.Q(QuadLatch_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[14]  (
	.Q(QuadLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[13]  (
	.Q(QuadLatch_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[12]  (
	.Q(QuadLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[11]  (
	.Q(QuadLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[10]  (
	.Q(QuadLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[14]  (
	.Q(Latch1Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[13]  (
	.Q(Latch1Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[12]  (
	.Q(Latch1Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[11]  (
	.Q(Latch1Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[10]  (
	.Q(Latch1Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[9]  (
	.Q(Latch1Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[8]  (
	.Q(Latch1Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[7]  (
	.Q(Latch1Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[6]  (
	.Q(Latch1Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[5]  (
	.Q(Latch1Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[4]  (
	.Q(Latch1Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[3]  (
	.Q(Latch1Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[2]  (
	.Q(Latch1Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[1]  (
	.Q(Latch1Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[0]  (
	.Q(Latch1Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[13]  (
	.Q(Latch0Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[12]  (
	.Q(Latch0Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[11]  (
	.Q(Latch0Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[10]  (
	.Q(Latch0Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[9]  (
	.Q(Latch0Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[8]  (
	.Q(Latch0Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[7]  (
	.Q(Latch0Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[6]  (
	.Q(Latch0Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[5]  (
	.Q(Latch0Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[4]  (
	.Q(Latch0Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[3]  (
	.Q(Latch0Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[2]  (
	.Q(Latch0Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[1]  (
	.Q(Latch0Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[0]  (
	.Q(Latch0Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[15]  (
	.Q(Latch1Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch1counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[1]  (
	.Q(QL0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[0]  (
	.Q(QL0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_1_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[2]  (
	.Q(QH_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[1]  (
	.Q(QH_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[0]  (
	.Q(QH_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_847_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[3]  (
	.Q(QB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[2]  (
	.Q(QB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[1]  (
	.Q(QB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[0]  (
	.Q(QB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp3Q1_B),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[3]  (
	.Q(QA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[2]  (
	.Q(QA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[1]  (
	.Q(QA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[0]  (
	.Q(QA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Exp3Q1_A),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[15]  (
	.Q(Latch0Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[14]  (
	.Q(Latch0Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch0counts_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[2]  (
	.Q(QL1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[1]  (
	.Q(QL1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[0]  (
	.Q(QL1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[2]  (
	.Q(QL0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:249
  ARI1 LatchedDec_RNIBFV21 (
	.FCO(QuadCount_cry_cy),
	.S(LatchedDec_RNIBFV21_S),
	.Y(LatchedDec_RNIBFV21_Y),
	.B(N_4074_i),
	.C(LatchedDec_Z),
	.D(LatchedInc_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam LatchedDec_RNIBFV21.INIT=20'h47300;
// @38:249
  ARI1 \QuadCount_RNIHTV02[0]  (
	.FCO(QuadCount_cry[0]),
	.S(QuadCount_s[0]),
	.Y(QuadCount_RNIHTV02_Y[0]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[0]),
	.FCI(QuadCount_cry_cy)
);
defparam \QuadCount_RNIHTV02[0] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIOC0V2[1]  (
	.FCO(QuadCount_cry[1]),
	.S(QuadCount_s[1]),
	.Y(QuadCount_RNIOC0V2_Y[1]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[1]),
	.FCI(QuadCount_cry[0])
);
defparam \QuadCount_RNIOC0V2[1] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNI0T0T3[2]  (
	.FCO(QuadCount_cry[2]),
	.S(QuadCount_s[2]),
	.Y(QuadCount_RNI0T0T3_Y[2]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[2]),
	.FCI(QuadCount_cry[1])
);
defparam \QuadCount_RNI0T0T3[2] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNI9E1R4[3]  (
	.FCO(QuadCount_cry[3]),
	.S(QuadCount_s[3]),
	.Y(QuadCount_RNI9E1R4_Y[3]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[3]),
	.FCI(QuadCount_cry[2])
);
defparam \QuadCount_RNI9E1R4[3] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIJ02P5[4]  (
	.FCO(QuadCount_cry[4]),
	.S(QuadCount_s[4]),
	.Y(QuadCount_RNIJ02P5_Y[4]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[4]),
	.FCI(QuadCount_cry[3])
);
defparam \QuadCount_RNIJ02P5[4] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIUJ2N6[5]  (
	.FCO(QuadCount_cry[5]),
	.S(QuadCount_s[5]),
	.Y(QuadCount_RNIUJ2N6_Y[5]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[5]),
	.FCI(QuadCount_cry[4])
);
defparam \QuadCount_RNIUJ2N6[5] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIA83L7[6]  (
	.FCO(QuadCount_cry[6]),
	.S(QuadCount_s[6]),
	.Y(QuadCount_RNIA83L7_Y[6]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[6]),
	.FCI(QuadCount_cry[5])
);
defparam \QuadCount_RNIA83L7[6] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNINT3J8[7]  (
	.FCO(QuadCount_cry[7]),
	.S(QuadCount_s[7]),
	.Y(QuadCount_RNINT3J8_Y[7]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[7]),
	.FCI(QuadCount_cry[6])
);
defparam \QuadCount_RNINT3J8[7] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNI5K4H9[8]  (
	.FCO(QuadCount_cry[8]),
	.S(QuadCount_s[8]),
	.Y(QuadCount_RNI5K4H9_Y[8]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[8]),
	.FCI(QuadCount_cry[7])
);
defparam \QuadCount_RNI5K4H9[8] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIKB5FA[9]  (
	.FCO(QuadCount_cry[9]),
	.S(QuadCount_s[9]),
	.Y(QuadCount_RNIKB5FA_Y[9]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[9]),
	.FCI(QuadCount_cry[8])
);
defparam \QuadCount_RNIKB5FA[9] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIB837B[10]  (
	.FCO(QuadCount_cry[10]),
	.S(QuadCount_s[10]),
	.Y(QuadCount_RNIB837B_Y[10]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[10]),
	.FCI(QuadCount_cry[9])
);
defparam \QuadCount_RNIB837B[10] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNI361VB[11]  (
	.FCO(QuadCount_cry[11]),
	.S(QuadCount_s[11]),
	.Y(QuadCount_RNI361VB_Y[11]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[11]),
	.FCI(QuadCount_cry[10])
);
defparam \QuadCount_RNI361VB[11] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIS4VMC[12]  (
	.FCO(QuadCount_cry[12]),
	.S(QuadCount_s[12]),
	.Y(QuadCount_RNIS4VMC_Y[12]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[12]),
	.FCI(QuadCount_cry[11])
);
defparam \QuadCount_RNIS4VMC[12] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNIM4TED[13]  (
	.FCO(QuadCount_cry[13]),
	.S(QuadCount_s[13]),
	.Y(QuadCount_RNIM4TED_Y[13]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[13]),
	.FCI(QuadCount_cry[12])
);
defparam \QuadCount_RNIM4TED[13] .INIT=20'h544BB;
// @38:249
  ARI1 \QuadCount_RNO[15]  (
	.FCO(QuadCount_RNO_FCO_2[15]),
	.S(QuadCount_s[15]),
	.Y(QuadCount_RNO_Y_2[15]),
	.B(N_41_i),
	.C(QuadCount_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(QuadCount_cry[14])
);
defparam \QuadCount_RNO[15] .INIT=20'h46600;
// @38:249
  ARI1 \QuadCount_RNIH5R6E[14]  (
	.FCO(QuadCount_cry[14]),
	.S(QuadCount_s[14]),
	.Y(QuadCount_RNIH5R6E_Y[14]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[14]),
	.FCI(QuadCount_cry[13])
);
defparam \QuadCount_RNIH5R6E[14] .INIT=20'h544BB;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[5]  (
	.FCO(QuadDataOut_1_1_0_co1[5]),
	.S(QuadDataOut_1_1_0_wmux_0_S_0[5]),
	.Y(Exp3QuadDataOut_4),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[2]),
	.D(QuadLatch_Z[5]),
	.A(QuadDataOut_1_1_0_y0[5]),
	.FCI(QuadDataOut_1_1_0_co0[5])
);
defparam \QuadDataOut_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[5]  (
	.FCO(QuadDataOut_1_1_0_co0[5]),
	.S(QuadDataOut_1_1_0_wmux_S_0[5]),
	.Y(QuadDataOut_1_1_0_y0[5]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[5]),
	.D(Exp3Q1_B),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[5] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[1]  (
	.FCO(QuadDataOut_1_1_0_co1[1]),
	.S(QuadDataOut_1_1_0_wmux_0_S_0[1]),
	.Y(Exp3QuadDataOut_0),
	.B(QuadDataOut_1_sm3),
	.C(IndexPolarity_Z),
	.D(QuadLatch_Z[1]),
	.A(QuadDataOut_1_1_0_y0[1]),
	.FCI(QuadDataOut_1_1_0_co0[1])
);
defparam \QuadDataOut_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[1]  (
	.FCO(QuadDataOut_1_1_0_co0[1]),
	.S(QuadDataOut_1_1_0_wmux_S_0[1]),
	.Y(QuadDataOut_1_1_0_y0[1]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[1]),
	.D(N_847_i),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[1] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[4]  (
	.FCO(QuadDataOut_1_1_0_co1[4]),
	.S(QuadDataOut_1_1_0_wmux_0_S_1[4]),
	.Y(Exp3QuadDataOut_3),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[1]),
	.D(QuadLatch_Z[4]),
	.A(QuadDataOut_1_1_0_y0[4]),
	.FCI(QuadDataOut_1_1_0_co0[4])
);
defparam \QuadDataOut_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[4]  (
	.FCO(QuadDataOut_1_1_0_co0[4]),
	.S(QuadDataOut_1_1_0_wmux_S_1[4]),
	.Y(QuadDataOut_1_1_0_y0[4]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[4]),
	.D(Exp3Q1_A),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[4] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[2]  (
	.FCO(QuadDataOut_1_1_0_co1[2]),
	.S(QuadDataOut_1_1_0_wmux_0_S_2[2]),
	.Y(Exp3QuadDataOut_1_d0),
	.B(QuadDataOut_1_sm3),
	.C(HomeArm_Z),
	.D(QuadLatch_Z[2]),
	.A(QuadDataOut_1_1_0_y0[2]),
	.FCI(QuadDataOut_1_1_0_co0[2])
);
defparam \QuadDataOut_1_1_0_wmux_0[2] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[2]  (
	.FCO(QuadDataOut_1_1_0_co0[2]),
	.S(QuadDataOut_1_1_0_wmux_S_2[2]),
	.Y(QuadDataOut_1_1_0_y0[2]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[2]),
	.D(N_847_i),
	.A(QuadDataOut_1_ss3_Z),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[2] .INIT=20'h0FA44;
// @27:175
  CFG4 QuadDataOut_1_29_1 (
	.A(Exp3QuadInputRead),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.D(AccumOverflow_Z),
	.Y(QuadDataOut_1_29_1_Z)
);
defparam QuadDataOut_1_29_1.INIT=16'h3100;
// @27:175
  CFG4 QuadDataOut_1_33_1 (
	.A(Exp3QuadInputRead),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.D(Latch0Lat_Z),
	.Y(QuadDataOut_1_33_1_Z)
);
defparam QuadDataOut_1_33_1.INIT=16'h3100;
// @27:175
  CFG3 QuadDataOut_1_21 (
	.A(IllegalTransition_Z),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.Y(QuadDataOut_1_21_1z)
);
defparam QuadDataOut_1_21.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_17 (
	.A(EdgeMode_Z),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.Y(QuadDataOut_1_17_1z)
);
defparam QuadDataOut_1_17.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_13 (
	.A(DirectionLat_Z),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.Y(QuadDataOut_1_13_1z)
);
defparam QuadDataOut_1_13.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_9 (
	.A(HomeLat_Z),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.Y(QuadDataOut_1_9_1z)
);
defparam QuadDataOut_1_9.INIT=8'h20;
// @27:175
  CFG2 QuadDataOut_1_10 (
	.A(Exp3QuadCountRead),
	.B(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2)
);
defparam QuadDataOut_1_10.INIT=4'h8;
// @27:175
  CFG3 QuadDataOut_1_5 (
	.A(ABreak_Z),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.Y(QuadDataOut_1_5_1z)
);
defparam QuadDataOut_1_5.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_1 (
	.A(BBreak_Z),
	.B(Exp3QuadCountRead),
	.C(Exp3LEDRead),
	.Y(QuadDataOut_1_1_1z)
);
defparam QuadDataOut_1_1.INIT=8'h20;
// @27:175
  CFG3 QuadDataOut_1_ss3 (
	.A(Exp3LEDRead),
	.B(Exp3QuadCountRead),
	.C(Exp3QuadInputRead),
	.Y(QuadDataOut_1_ss3_Z)
);
defparam QuadDataOut_1_ss3.INIT=8'hDC;
// @27:175
  CFG4 \QuadDataOut_1_2[19]  (
	.A(Exp3LEDRead),
	.B(Exp3QuadCountRead),
	.C(Latch1Lat_Z),
	.D(QuadLatch_Z[15]),
	.Y(Exp3QuadDataOut_2[19])
);
defparam \QuadDataOut_1_2[19] .INIT=16'hEC20;
// @27:175
  CFG3 \QuadDataOut_1_1[15]  (
	.A(Exp3LEDRead),
	.B(Exp3QuadCountRead),
	.C(QuadDataOut_1_m2_Z[15]),
	.Y(Exp3QuadDataOut_1_0)
);
defparam \QuadDataOut_1_1[15] .INIT=8'h10;
// @27:175
  CFG4 \QuadDataOut_1[19]  (
	.A(Exp3LEDRead),
	.B(Exp3QuadCountRead),
	.C(Exp3QuadDataOut_2[19]),
	.D(QuadDataOut_1_m2_Z[15]),
	.Y(Exp3QuadDataOut_18)
);
defparam \QuadDataOut_1[19] .INIT=16'hF1F0;
// @27:348
  CFG3 un41_decrement_0_x2 (
	.A(QA_Z[1]),
	.B(N_35_i),
	.C(QB_Z[2]),
	.Y(N_40_i)
);
defparam un41_decrement_0_x2.INIT=8'h69;
// @27:543
  CFG4 un3_capturelatch1counts_0 (
	.A(un3_capturelatch1counts_0_1_Z),
	.B(Latch1ArmedState_Z[0]),
	.C(RisingLatch1_Z),
	.D(FallingLatch1_Z),
	.Y(un3_capturelatch1counts_0_2)
);
defparam un3_capturelatch1counts_0.INIT=16'hA820;
// @27:543
  CFG3 un3_capturelatch1counts_0_1 (
	.A(Latch1ArmedState_Z[2]),
	.B(Latch1ArmedState_Z[1]),
	.C(Latch1ArmedState_Z[0]),
	.Y(un3_capturelatch1counts_0_1_Z)
);
defparam un3_capturelatch1counts_0_1.INIT=8'h14;
// @27:504
  CFG4 un3_capturelatch0counts_0 (
	.A(un3_capturelatch0counts_0_1_Z),
	.B(Latch0ArmedState_Z[1]),
	.C(RisingLatch0_Z),
	.D(FallingLatch0_Z),
	.Y(un3_capturelatch0counts_0_2)
);
defparam un3_capturelatch0counts_0.INIT=16'hA280;
// @27:504
  CFG3 un3_capturelatch0counts_0_1 (
	.A(Latch0ArmedState_Z[2]),
	.B(Latch0ArmedState_Z[1]),
	.C(Latch0ArmedState_Z[0]),
	.Y(un3_capturelatch0counts_0_1_Z)
);
defparam un3_capturelatch0counts_0_1.INIT=8'h14;
// @27:175
  CFG3 QuadDataOut_1_ss0 (
	.A(N_2219),
	.B(N_1985),
	.C(N_1945),
	.Y(QuadDataOut_1_ss0_Z)
);
defparam QuadDataOut_1_ss0.INIT=8'hC8;
// @27:337
  CFG2 intAccumOverflow_1_0_a3_5 (
	.A(QuadCount_Z[8]),
	.B(QuadCount_Z[13]),
	.Y(intAccumOverflow_1_0_a3_5_Z)
);
defparam intAccumOverflow_1_0_a3_5.INIT=4'h8;
// @27:347
  CFG2 \QA_RNIGJBR[2]  (
	.A(QB_Z[1]),
	.B(QA_Z[2]),
	.Y(N_35_i)
);
defparam \QA_RNIGJBR[2] .INIT=4'h9;
// @27:294
  CFG2 LatchedDec_1_0_x2 (
	.A(QA_Z[1]),
	.B(QB_Z[2]),
	.Y(N_36_i)
);
defparam LatchedDec_1_0_x2.INIT=4'h6;
// @27:366
  CFG2 RisingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(RisingHome_1_Z)
);
defparam RisingHome_1.INIT=4'h2;
// @27:367
  CFG2 FallingHome_1 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(FallingHome_1_Z)
);
defparam FallingHome_1.INIT=4'h4;
// @27:496
  CFG2 RisingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(RisingLatch0_1_Z)
);
defparam RisingLatch0_1.INIT=4'h2;
// @27:497
  CFG2 FallingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(FallingLatch0_1_Z)
);
defparam FallingLatch0_1.INIT=4'h4;
// @27:533
  CFG2 RisingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(RisingLatch1_1_Z)
);
defparam RisingLatch1_1.INIT=4'h2;
// @27:534
  CFG2 FallingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(FallingLatch1_1_Z)
);
defparam FallingLatch1_1.INIT=4'h4;
// @27:449
  CFG3 un7_capturehomecounts_0_m2 (
	.A(RisingHome_Z),
	.B(FallingHome_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(N_37)
);
defparam un7_capturehomecounts_0_m2.INIT=8'hCA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_11_Z)
);
defparam intAccumOverflow_1_0_a3_11.INIT=16'h4000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_9_Z)
);
defparam intAccumOverflow_1_0_a3_9.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_8_Z)
);
defparam intAccumOverflow_1_0_a3_8.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[12]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_a3_0_11_Z)
);
defparam intAccumOverflow_1_0_a3_0_11.INIT=16'h0002;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_10 (
	.A(QuadCount_Z[13]),
	.B(QuadCount_Z[11]),
	.C(QuadCount_Z[8]),
	.D(QuadCount_Z[6]),
	.Y(intAccumOverflow_1_0_a3_0_10_Z)
);
defparam intAccumOverflow_1_0_a3_0_10.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[4]),
	.D(QuadCount_Z[2]),
	.Y(intAccumOverflow_1_0_a3_0_9_Z)
);
defparam intAccumOverflow_1_0_a3_0_9.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_0_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[1]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_a3_0_8_Z)
);
defparam intAccumOverflow_1_0_a3_0_8.INIT=16'h0001;
// @27:301
  CFG2 \QuadCount_RNO_0[15]  (
	.A(LatchedInc_Z),
	.B(N_4074_i),
	.Y(N_41_i)
);
defparam \QuadCount_RNO_0[15] .INIT=4'hD;
// @27:421
  CFG3 EdgeMode_3 (
	.A(DATA_in[15]),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(EdgeMode_3_Z)
);
defparam EdgeMode_3.INIT=8'h2A;
// @27:301
  CFG2 PostCount_RNO (
	.A(LatchedInc_Z),
	.B(LatchedDec_Z),
	.Y(un1_LatchedInc_1_i)
);
defparam PostCount_RNO.INIT=4'hE;
// @27:337
  CFG4 intAccumOverflow_1_0_a3_13 (
	.A(QuadCount_Z[6]),
	.B(QuadCount_Z[11]),
	.C(intAccumOverflow_1_0_a3_11_Z),
	.D(intAccumOverflow_1_0_a3_5_Z),
	.Y(intAccumOverflow_1_0_a3_13_Z)
);
defparam intAccumOverflow_1_0_a3_13.INIT=16'h8000;
// @27:449
  CFG4 un7_capturehomecounts_0_a3 (
	.A(HomeArm_Z),
	.B(N_37),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(un7_capturehomecounts_0_a3_2)
);
defparam un7_capturehomecounts_0_a3.INIT=16'h0008;
// @18:253
  CFG3 \un1_registrationx[0]  (
	.A(N_1077),
	.B(Latch1InSel_Z),
	.C(Exp3Data_in_0),
	.Y(un1_registrationx_3[0])
);
defparam \un1_registrationx[0] .INIT=8'h10;
// @18:253
  CFG3 \un1_registrationx_1[0]  (
	.A(N_1077),
	.B(Latch0InSel_Z),
	.C(Exp3Data_in_0),
	.Y(un1_registrationx_1_2[0])
);
defparam \un1_registrationx_1[0] .INIT=8'h10;
// @27:294
  CFG4 LatchedDec_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedDec_Z),
	.D(PostCount_Z),
	.Y(LatchedDec_1)
);
defparam LatchedDec_1_0.INIT=16'h11F1;
// @27:293
  CFG4 LatchedInc_1_0 (
	.A(N_36_i),
	.B(N_35_i),
	.C(LatchedInc_Z),
	.D(PostCount_Z),
	.Y(LatchedInc_1)
);
defparam LatchedInc_1_0.INIT=16'h88F8;
// @27:279
  CFG4 IllegalTransitionLat_RNO_0 (
	.A(QB_Z[3]),
	.B(QA_Z[3]),
	.C(QB_Z[1]),
	.D(QA_Z[1]),
	.Y(N_337_i)
);
defparam IllegalTransitionLat_RNO_0.INIT=16'h1248;
// @27:337
  CFG3 intAccumOverflow_1_0_a3_0_14 (
	.A(intAccumOverflow_1_0_a3_0_9_Z),
	.B(intAccumOverflow_1_0_a3_0_8_Z),
	.C(LatchedDec_Z),
	.Y(intAccumOverflow_1_0_a3_0_14_Z)
);
defparam intAccumOverflow_1_0_a3_0_14.INIT=8'h80;
// @27:457
  CFG3 intHomeLat_1 (
	.A(un7_capturehomecounts_0_a3_2),
	.B(N_4074_i),
	.C(intHomeLat_Z),
	.Y(intHomeLat_1_2)
);
defparam intHomeLat_1.INIT=8'hBA;
// @27:337
  CFG4 intAccumOverflow_1_0_a3 (
	.A(intAccumOverflow_1_0_a3_13_Z),
	.B(LatchedInc_Z),
	.C(intAccumOverflow_1_0_a3_9_Z),
	.D(intAccumOverflow_1_0_a3_8_Z),
	.Y(N_44)
);
defparam intAccumOverflow_1_0_a3.INIT=16'h8000;
// @27:509
  CFG3 intLatch0Lat_1 (
	.A(un3_capturelatch0counts_0_2),
	.B(N_4074_i),
	.C(intLatch0Lat_Z),
	.Y(intLatch0Lat_1_2)
);
defparam intLatch0Lat_1.INIT=8'hBA;
// @27:548
  CFG3 intLatch1Lat_1 (
	.A(un3_capturelatch1counts_0_2),
	.B(N_4074_i),
	.C(intLatch1Lat_Z),
	.Y(intLatch1Lat_1_2)
);
defparam intLatch1Lat_1.INIT=8'hBA;
  CFG4 intAccumOverflow_RNO_0 (
	.A(intAccumOverflow_1_0_a3_0_14_Z),
	.B(N_44),
	.C(intAccumOverflow_1_0_a3_0_11_Z),
	.D(intAccumOverflow_1_0_a3_0_10_Z),
	.Y(intAccumOverflow_RNO_0_5)
);
defparam intAccumOverflow_RNO_0.INIT=16'hECCC;
// @27:423
  CFG3 un1_ledstatuswrite_0 (
	.A(Exp3LEDWrite),
	.B(LearnModeEnable_Z),
	.C(N_4074_i),
	.Y(un1_ledstatuswrite_0_2)
);
defparam un1_ledstatuswrite_0.INIT=8'hEA;
// @27:175
  CFG3 QuadDataOut_1_m2s2 (
	.A(N_1985),
	.B(N_1962),
	.C(N_1945),
	.Y(QuadDataOut_1_sm0)
);
defparam QuadDataOut_1_m2s2.INIT=8'hA8;
// @27:175
  CFG2 QuadDataOut_1s2 (
	.A(Exp3LEDRead),
	.B(Exp3QuadCountRead),
	.Y(QuadDataOut_1_sm3)
);
defparam QuadDataOut_1s2.INIT=4'hE;
// @27:191
  CFG4 \Latch1ArmedState_1[2]  (
	.A(Exp3LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[2]),
	.D(DATA_in[13]),
	.Y(Latch1ArmedState_1_2[2])
);
defparam \Latch1ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[0]  (
	.A(Exp3LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[0]),
	.D(DATA_in[11]),
	.Y(Latch1ArmedState_1_2[0])
);
defparam \Latch1ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[1]  (
	.A(Exp3LEDWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[1]),
	.D(DATA_in[12]),
	.Y(Latch1ArmedState_1_2[1])
);
defparam \Latch1ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 HomeArm_1 (
	.A(Exp3LEDWrite),
	.B(intHomeLat_Z),
	.C(HomeArm_Z),
	.D(DATA_in[2]),
	.Y(HomeArm_1_2)
);
defparam HomeArm_1.INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[2]  (
	.A(Exp3LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[2]),
	.D(DATA_in[9]),
	.Y(Latch0ArmedState_1_2[2])
);
defparam \Latch0ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[1]  (
	.A(Exp3LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[1]),
	.D(DATA_in[8]),
	.Y(Latch0ArmedState_1_2[1])
);
defparam \Latch0ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[0]  (
	.A(Exp3LEDWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[0]),
	.D(DATA_in[7]),
	.Y(Latch0ArmedState_1_2[0])
);
defparam \Latch0ArmedState_1[0] .INIT=16'h3210;
// @27:175
  CFG3 \QuadDataOut_1_m4[6]  (
	.A(QuadLatch_Z[6]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0InSel_Z),
	.Y(QuadDataOut_1_m4_6)
);
defparam \QuadDataOut_1_m4[6] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[7]  (
	.A(QuadLatch_Z[7]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4_7)
);
defparam \QuadDataOut_1_m4[7] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[8]  (
	.A(QuadLatch_Z[8]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4_8)
);
defparam \QuadDataOut_1_m4[8] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[10]  (
	.A(QuadLatch_Z[10]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1InSel_Z),
	.Y(QuadDataOut_1_m4_10)
);
defparam \QuadDataOut_1_m4[10] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[12]  (
	.A(QuadLatch_Z[12]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[1]),
	.Y(QuadDataOut_1_m4_12)
);
defparam \QuadDataOut_1_m4[12] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[13]  (
	.A(QuadLatch_Z[13]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4_13)
);
defparam \QuadDataOut_1_m4[13] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[14]  (
	.A(QuadLatch_Z[14]),
	.B(QuadDataOut_1_ss3_Z),
	.C(LearnModeEnable_Z),
	.Y(QuadDataOut_1_m4_14)
);
defparam \QuadDataOut_1_m4[14] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[3]  (
	.A(QuadLatch_Z[3]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomeTriggerType_Z[0]),
	.Y(QuadDataOut_1_m4_Z[3])
);
defparam \QuadDataOut_1_m4[3] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[11]  (
	.A(QuadLatch_Z[11]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch1ArmedState_Z[0]),
	.Y(QuadDataOut_1_m4_11)
);
defparam \QuadDataOut_1_m4[11] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[0]  (
	.A(QuadLatch_Z[0]),
	.B(QuadDataOut_1_ss3_Z),
	.C(HomePolarity_Z),
	.Y(QuadDataOut_1_m4_0_d0)
);
defparam \QuadDataOut_1_m4[0] .INIT=8'hB8;
// @27:175
  CFG3 \QuadDataOut_1_m4[9]  (
	.A(QuadLatch_Z[9]),
	.B(QuadDataOut_1_ss3_Z),
	.C(Latch0ArmedState_Z[2]),
	.Y(QuadDataOut_1_m4_9)
);
defparam \QuadDataOut_1_m4[9] .INIT=8'hB8;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[2]),
	.D(HomeReg_Z[2]),
	.Y(QuadDataOut_1_m2_2_Z[2])
);
defparam \QuadDataOut_1_m2_2[2] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[9]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[9]),
	.D(HomeReg_Z[9]),
	.Y(QuadDataOut_1_m2_2_Z[9])
);
defparam \QuadDataOut_1_m2_2[9] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[0]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[0]),
	.D(HomeReg_Z[0]),
	.Y(QuadDataOut_1_m2_2_Z[0])
);
defparam \QuadDataOut_1_m2_2[0] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[11]),
	.D(HomeReg_Z[11]),
	.Y(QuadDataOut_1_m2_2_Z[11])
);
defparam \QuadDataOut_1_m2_2[11] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[15]),
	.D(HomeReg_Z[15]),
	.Y(QuadDataOut_1_m2_2_Z[15])
);
defparam \QuadDataOut_1_m2_2[15] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[8]),
	.D(HomeReg_Z[8]),
	.Y(QuadDataOut_1_m2_2_Z[8])
);
defparam \QuadDataOut_1_m2_2[8] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[5]),
	.D(HomeReg_Z[5]),
	.Y(QuadDataOut_1_m2_2_Z[5])
);
defparam \QuadDataOut_1_m2_2[5] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[3]),
	.D(HomeReg_Z[3]),
	.Y(QuadDataOut_1_m2_2_Z[3])
);
defparam \QuadDataOut_1_m2_2[3] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[4]),
	.D(HomeReg_Z[4]),
	.Y(QuadDataOut_1_m2_2_Z[4])
);
defparam \QuadDataOut_1_m2_2[4] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[14]),
	.D(HomeReg_Z[14]),
	.Y(QuadDataOut_1_m2_2_Z[14])
);
defparam \QuadDataOut_1_m2_2[14] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[12]),
	.D(HomeReg_Z[12]),
	.Y(QuadDataOut_1_m2_2_Z[12])
);
defparam \QuadDataOut_1_m2_2[12] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[1]),
	.D(HomeReg_Z[1]),
	.Y(QuadDataOut_1_m2_2_Z[1])
);
defparam \QuadDataOut_1_m2_2[1] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[6]),
	.D(HomeReg_Z[6]),
	.Y(QuadDataOut_1_m2_2_Z[6])
);
defparam \QuadDataOut_1_m2_2[6] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[7]),
	.D(HomeReg_Z[7]),
	.Y(QuadDataOut_1_m2_2_Z[7])
);
defparam \QuadDataOut_1_m2_2[7] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[13]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[13]),
	.D(HomeReg_Z[13]),
	.Y(QuadDataOut_1_m2_2_Z[13])
);
defparam \QuadDataOut_1_m2_2[13] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[10]),
	.D(HomeReg_Z[10]),
	.Y(QuadDataOut_1_m2_2_Z[10])
);
defparam \QuadDataOut_1_m2_2[10] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2[2]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[2]),
	.D(Latch1Reg_Z[2]),
	.Y(QuadDataOut_1_m2_Z[2])
);
defparam \QuadDataOut_1_m2[2] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[9]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[9]),
	.D(Latch1Reg_Z[9]),
	.Y(QuadDataOut_1_m2_9)
);
defparam \QuadDataOut_1_m2[9] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[0]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[0]),
	.D(Latch1Reg_Z[0]),
	.Y(QuadDataOut_1_m2_0_d0)
);
defparam \QuadDataOut_1_m2[0] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[11]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[11]),
	.D(Latch1Reg_Z[11]),
	.Y(QuadDataOut_1_m2_11)
);
defparam \QuadDataOut_1_m2[11] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[15]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[15]),
	.D(Latch1Reg_Z[15]),
	.Y(QuadDataOut_1_m2_Z[15])
);
defparam \QuadDataOut_1_m2[15] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[8]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[8]),
	.D(Latch1Reg_Z[8]),
	.Y(QuadDataOut_1_m2_8)
);
defparam \QuadDataOut_1_m2[8] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[5]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[5]),
	.D(Latch1Reg_Z[5]),
	.Y(QuadDataOut_1_m2_Z[5])
);
defparam \QuadDataOut_1_m2[5] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[3]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[3]),
	.D(Latch1Reg_Z[3]),
	.Y(QuadDataOut_1_m2_Z[3])
);
defparam \QuadDataOut_1_m2[3] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[4]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[4]),
	.D(Latch1Reg_Z[4]),
	.Y(QuadDataOut_1_m2_Z[4])
);
defparam \QuadDataOut_1_m2[4] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[14]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[14]),
	.D(Latch1Reg_Z[14]),
	.Y(QuadDataOut_1_m2_14)
);
defparam \QuadDataOut_1_m2[14] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[12]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[12]),
	.D(Latch1Reg_Z[12]),
	.Y(QuadDataOut_1_m2_12)
);
defparam \QuadDataOut_1_m2[12] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[1]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[1]),
	.D(Latch1Reg_Z[1]),
	.Y(QuadDataOut_1_m2_Z[1])
);
defparam \QuadDataOut_1_m2[1] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[6]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[6]),
	.D(Latch1Reg_Z[6]),
	.Y(QuadDataOut_1_m2_6)
);
defparam \QuadDataOut_1_m2[6] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[7]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[7]),
	.D(Latch1Reg_Z[7]),
	.Y(QuadDataOut_1_m2_7)
);
defparam \QuadDataOut_1_m2[7] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[13]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[13]),
	.D(Latch1Reg_Z[13]),
	.Y(QuadDataOut_1_m2_13)
);
defparam \QuadDataOut_1_m2[13] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[10]  (
	.A(QuadDataOut_1_ss0_Z),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[10]),
	.D(Latch1Reg_Z[10]),
	.Y(QuadDataOut_1_m2_10)
);
defparam \QuadDataOut_1_m2[10] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1[20]  (
	.A(QuadLatch_Z[15]),
	.B(QuadDataOut_1_ss3_Z),
	.C(QuadDataOut_1_sm3),
	.D(QuadDataOut_1_m2_Z[15]),
	.Y(Exp3QuadDataOut_19)
);
defparam \QuadDataOut_1[20] .INIT=16'h8F80;
// @27:175
  CFG4 \QuadDataOut_1[18]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_33_1_Z),
	.C(QuadDataOut_1_2),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_17)
);
defparam \QuadDataOut_1[18] .INIT=16'hFFF8;
// @27:175
  CFG4 \QuadDataOut_1[21]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_29_1_Z),
	.C(QuadDataOut_1_2),
	.D(Exp3QuadDataOut_1_0),
	.Y(Exp3QuadDataOut_20)
);
defparam \QuadDataOut_1[21] .INIT=16'hFFF8;
// @40:1866
  CFG4 \Exp2QuadDataOut_m[3]  (
	.A(un1_data_13),
	.B(QuadDataOut_1_sm3_0),
	.C(QuadDataOut_1_m4_0_0),
	.D(QuadDataOut_1_m2_0_0),
	.Y(Exp2QuadDataOut_m_0)
);
defparam \Exp2QuadDataOut_m[3] .INIT=16'hA280;
// @40:1866
  CFG4 \QuadDataOut_1_m2_RNISQ3P[3]  (
	.A(un1_data_15),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m4_Z[3]),
	.D(QuadDataOut_1_m2_Z[3]),
	.Y(Exp3QuadDataOut_m_0)
);
defparam \QuadDataOut_1_m2_RNISQ3P[3] .INIT=16'hA280;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* QuadXface_8_2 */

module QuadXface_1 (
  QuadA0DataOut_5,
  QuadA0DataOut_2_d0,
  QuadA0DataOut_6,
  QuadA0DataOut_4,
  QuadA0DataOut_1_d0,
  QuadA0DataOut_20,
  QuadA0DataOut_21,
  QuadA0DataOut_7,
  QuadA0DataOut_0,
  QuadA0DataOut_12,
  QuadA0DataOut_9,
  QuadA0DataOut_11,
  QuadA0DataOut_8,
  QuadA0DataOut_16,
  QuadA0DataOut_13,
  QuadA0DataOut_14,
  QuadA0DataOut_10,
  QuadDataOut_1_m3_0,
  QuadA0DataOut_2_0,
  QuadA0DataOut_2_5,
  QuadA0DataOut_2_6,
  DATA_in,
  QuadDataOut_1_m4_0,
  ExtADDR_c_2,
  ExtADDR_c_0,
  ExtADDR_c_6,
  ExtADDR_c_8,
  ExtADDR_c_5,
  QuadA0DataOut_1_0,
  QA0AxisFault,
  un78_data_0_a2_0,
  QA0_RegY_NegLmt_c,
  N_1034,
  N_1993,
  N_1939,
  RD_L_c,
  QA0InputRead,
  QuadDataOut_1_73_1z,
  QuadDataOut_1_61_1z,
  QuadDataOut_1_45_1z,
  QuadDataOut_1_41_1z,
  QuadDataOut_1_17_1z,
  QA0LEDStatusRead,
  N_1035,
  Axis0LEDConfigWrite,
  QuadDataOut_1_2,
  QA0_RegX_PosLmt_c,
  QuadDataOut_1_sm3,
  QA0_Home_c,
  QA0_SigZ_c,
  M_MUXED_ADC_CS_QA0_SIGA_in,
  M_MUXED_ADC_DATA0_QA0_SIGB_c,
  H1_CLKWR_c,
  SysClk_i,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output QuadA0DataOut_5 ;
output QuadA0DataOut_2_d0 ;
output QuadA0DataOut_6 ;
output QuadA0DataOut_4 ;
output QuadA0DataOut_1_d0 ;
output QuadA0DataOut_20 ;
output QuadA0DataOut_21 ;
output QuadA0DataOut_7 ;
output QuadA0DataOut_0 ;
output QuadA0DataOut_12 ;
output QuadA0DataOut_9 ;
output QuadA0DataOut_11 ;
output QuadA0DataOut_8 ;
output QuadA0DataOut_16 ;
output QuadA0DataOut_13 ;
output QuadA0DataOut_14 ;
output QuadA0DataOut_10 ;
output QuadDataOut_1_m3_0 ;
output QuadA0DataOut_2_0 ;
output QuadA0DataOut_2_5 ;
output QuadA0DataOut_2_6 ;
input [15:0] DATA_in ;
output QuadDataOut_1_m4_0 ;
input ExtADDR_c_2 ;
input ExtADDR_c_0 ;
input ExtADDR_c_6 ;
input ExtADDR_c_8 ;
input ExtADDR_c_5 ;
output QuadA0DataOut_1_0 ;
input [2:0] QA0AxisFault ;
input un78_data_0_a2_0 ;
input QA0_RegY_NegLmt_c ;
output N_1034 ;
input N_1993 ;
input N_1939 ;
input RD_L_c ;
input QA0InputRead ;
output QuadDataOut_1_73_1z ;
output QuadDataOut_1_61_1z ;
output QuadDataOut_1_45_1z ;
output QuadDataOut_1_41_1z ;
output QuadDataOut_1_17_1z ;
input QA0LEDStatusRead ;
input N_1035 ;
input Axis0LEDConfigWrite ;
output QuadDataOut_1_2 ;
input QA0_RegX_PosLmt_c ;
output QuadDataOut_1_sm3 ;
input QA0_Home_c ;
input QA0_SigZ_c ;
input M_MUXED_ADC_CS_QA0_SIGA_in ;
input M_MUXED_ADC_DATA0_QA0_SIGB_c ;
input H1_CLKWR_c ;
input SysClk_i ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire QuadA0DataOut_5 ;
wire QuadA0DataOut_2_d0 ;
wire QuadA0DataOut_6 ;
wire QuadA0DataOut_4 ;
wire QuadA0DataOut_1_d0 ;
wire QuadA0DataOut_20 ;
wire QuadA0DataOut_21 ;
wire QuadA0DataOut_7 ;
wire QuadA0DataOut_0 ;
wire QuadA0DataOut_12 ;
wire QuadA0DataOut_9 ;
wire QuadA0DataOut_11 ;
wire QuadA0DataOut_8 ;
wire QuadA0DataOut_16 ;
wire QuadA0DataOut_13 ;
wire QuadA0DataOut_14 ;
wire QuadA0DataOut_10 ;
wire QuadDataOut_1_m3_0 ;
wire QuadA0DataOut_2_0 ;
wire QuadA0DataOut_2_5 ;
wire QuadA0DataOut_2_6 ;
wire QuadDataOut_1_m4_0 ;
wire ExtADDR_c_2 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_6 ;
wire ExtADDR_c_8 ;
wire ExtADDR_c_5 ;
wire QuadA0DataOut_1_0 ;
wire un78_data_0_a2_0 ;
wire QA0_RegY_NegLmt_c ;
wire N_1034 ;
wire N_1993 ;
wire N_1939 ;
wire RD_L_c ;
wire QA0InputRead ;
wire QuadDataOut_1_73_1z ;
wire QuadDataOut_1_61_1z ;
wire QuadDataOut_1_45_1z ;
wire QuadDataOut_1_41_1z ;
wire QuadDataOut_1_17_1z ;
wire QA0LEDStatusRead ;
wire N_1035 ;
wire Axis0LEDConfigWrite ;
wire QuadDataOut_1_2 ;
wire QA0_RegX_PosLmt_c ;
wire QuadDataOut_1_sm3 ;
wire QA0_Home_c ;
wire QA0_SigZ_c ;
wire M_MUXED_ADC_CS_QA0_SIGA_in ;
wire M_MUXED_ADC_DATA0_QA0_SIGB_c ;
wire H1_CLKWR_c ;
wire SysClk_i ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] QuadCount_Z;
wire [15:0] QuadCount_s;
wire [2:0] Latch0ArmedState_Z;
wire [2:0] Latch0ArmedState_1_3;
wire [2:0] Latch1ArmedState_Z;
wire [2:0] Latch1ArmedState_1_3;
wire [15:0] QuadLatch_Z;
wire [15:0] Latch0Reg_Z;
wire [2:0] HomeTriggerType_Z;
wire [15:0] HomeReg_Z;
wire [15:0] Latch1Reg_Z;
wire [3:0] QB_Z;
wire [3:0] QA_Z;
wire [2:0] QZ_Z;
wire [2:0] QL1_Z;
wire [0:0] un1_registrationx_4;
wire [2:0] QL0_Z;
wire [0:0] un1_registrationx_1_3;
wire [2:0] QH_Z;
wire [14:0] QuadCount_cry;
wire [0:0] QuadCount_RNILBK51_Y;
wire [1:1] QuadCount_RNIUIQQ1_Y;
wire [2:2] QuadCount_RNI8R0G2_Y;
wire [3:3] QuadCount_RNIJ4753_Y;
wire [4:4] QuadCount_RNIVEDQ3_Y;
wire [5:5] QuadCount_RNICQJF4_Y;
wire [6:6] QuadCount_RNIQ6Q45_Y;
wire [7:7] QuadCount_RNI9K0Q5_Y;
wire [8:8] QuadCount_RNIP27F6_Y;
wire [9:9] QuadCount_RNIAID47_Y;
wire [10:10] QuadCount_RNI38UH7_Y;
wire [11:11] QuadCount_RNITUEV7_Y;
wire [12:12] QuadCount_RNIOMVC8_Y;
wire [13:13] QuadCount_RNIKFGQ8_Y;
wire [15:15] QuadCount_RNO_FCO_3;
wire [15:15] QuadCount_RNO_Y_3;
wire [14:14] QuadCount_RNIH9189_Y;
wire [6:1] QuadDataOut_1_1_0_co1;
wire [5:5] QuadDataOut_1_1_0_wmux_0_S;
wire [6:1] QuadDataOut_1_1_0_y0;
wire [6:1] QuadDataOut_1_1_0_co0;
wire [5:5] QuadDataOut_1_1_0_wmux_S;
wire [14:0] QuadDataOut_1_m2_Z;
wire [6:2] QuadDataOut_1_1_0_wmux_0_S_0;
wire [6:2] QuadDataOut_1_1_0_wmux_S_0;
wire [4:4] QuadDataOut_1_1_0_wmux_0_S_4;
wire [4:4] QuadDataOut_1_1_0_wmux_S_4;
wire [1:1] QuadDataOut_1_1_0_wmux_0_S_2;
wire [1:1] QuadDataOut_1_1_0_wmux_S_2;
wire [21:0] QuadA0DataOut_2;
wire [15:15] QuadDataOut_1_m3_Z;
wire [15:15] QuadDataOut_1_m3_1_Z;
wire [14:0] QuadDataOut_1_m2_2_Z;
wire intLatch0Lat_Z ;
wire VCC ;
wire intLatch0Lat_1_4 ;
wire GND ;
wire intLatch1Lat_Z ;
wire intLatch1Lat_1_4 ;
wire IllegalTransitionLat_Z ;
wire IllegalTransitionLat_RNO_0_Z ;
wire N_773_i ;
wire intAccumOverflow_Z ;
wire intAccumOverflow_RNO_0_Z ;
wire intAccumOverflow_RNO_0_1 ;
wire clrLearnModeDone_Z ;
wire clrLearnModeDone_0 ;
wire RisingLatch1_Z ;
wire RisingLatch1_1_Z ;
wire FallingLatch1_Z ;
wire FallingLatch1_1_Z ;
wire RisingLatch0_Z ;
wire RisingLatch0_1_Z ;
wire FallingLatch0_Z ;
wire FallingLatch0_1_Z ;
wire RisingHome_Z ;
wire RisingHome_1 ;
wire FallingHome_Z ;
wire FallingHome_1 ;
wire CaptureHomeCountsLat_Z ;
wire un3_capturehomecounts_0_o2_Z ;
wire IndexEdgeDetected_Z ;
wire IndexEdgeDetected_1 ;
wire LatchedInc_Z ;
wire LatchedInc_1 ;
wire LatchedDec_Z ;
wire LatchedDec_1 ;
wire intLearnModeDone_Z ;
wire intLearnModeDone_1 ;
wire IndexReg3_Z ;
wire IndexReg3_1 ;
wire HomeLat_Z ;
wire intHomeLat_Z ;
wire IndexLat_Z ;
wire Latch0Lat_Z ;
wire ABreak_Z ;
wire AccumOverflow_Z ;
wire BBreak_Z ;
wire IllegalTransition_Z ;
wire Latch1Lat_Z ;
wire ZBreak_Z ;
wire PostCount_Z ;
wire un1_LatchedInc_1_i ;
wire EdgeMode_Z ;
wire N_1323 ;
wire un1_ledstatuswrite_0_0_0 ;
wire intEdgeMode_Z ;
wire intEdgeMode_2 ;
wire un1_clrLearnModeDone_0_0_Z ;
wire Direction_Z ;
wire N_1029_i ;
wire N_1215_i ;
wire HomeArm_Z ;
wire HomeArm_1_4 ;
wire LearnModeEnable_Z ;
wire LearnModeEnable_1_0 ;
wire HomePolarity_Z ;
wire QA0LEDStatusWrite ;
wire IndexPolarity_Z ;
wire Latch0InSel_Z ;
wire Latch1InSel_Z ;
wire DirectionLat_Z ;
wire intHomeLat_1_4 ;
wire un3_capturelatch0counts_0_3 ;
wire un3_capturelatch1counts_0_3 ;
wire QuadCount_cry_cy ;
wire LatchedDec_RNID5EG_S ;
wire LatchedDec_RNID5EG_Y ;
wire N_389_i ;
wire QuadDataOut_1_ss3 ;
wire N_1747 ;
wire QuadDataOut_1_2_1_Z ;
wire QuadDataOut_1_49_1_Z ;
wire QuadDataOut_1_sm0 ;
wire N_1059_i ;
wire QuadDataOut_1_ss0 ;
wire un3_capturehomecounts_0_o2_1_Z ;
wire N_1892 ;
wire un3_capturelatch1counts_0_1_Z ;
wire un3_capturelatch0counts_0_1_Z ;
wire intAccumOverflow_1_0_0_a2_0_5_Z ;
wire intAccumOverflow_1_0_0_a2_11_Z ;
wire intAccumOverflow_1_0_0_a2_10_Z ;
wire intAccumOverflow_1_0_0_a2_9_Z ;
wire intAccumOverflow_1_0_0_a2_8_Z ;
wire intAccumOverflow_1_0_0_a2_0_11_Z ;
wire intAccumOverflow_1_0_0_a2_0_9_Z ;
wire intAccumOverflow_1_0_0_a2_0_8_Z ;
wire intAccumOverflow_1_0_0_a2_0_13_Z ;
wire N_1041 ;
wire N_1038 ;
wire intAccumOverflow_1_0_0_a2_14_Z ;
wire IndexEdgeDetected_1_0_0_a2_0 ;
wire N_1334 ;
wire N_1613 ;
// @27:509
  SLE intLatch0Lat (
	.Q(intLatch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:548
  SLE intLatch1Lat (
	.Q(intLatch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:279
  SLE IllegalTransitionLat (
	.Q(IllegalTransitionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(IllegalTransitionLat_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 IllegalTransitionLat_RNO (
	.A(N_4074_i),
	.B(N_773_i),
	.Y(IllegalTransitionLat_RNO_0_Z)
);
defparam IllegalTransitionLat_RNO.INIT=4'hE;
// @27:333
  SLE intAccumOverflow (
	.Q(intAccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(intAccumOverflow_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 intAccumOverflow_RNO (
	.A(intAccumOverflow_RNO_0_1),
	.B(N_4074_i),
	.Y(intAccumOverflow_RNO_0_Z)
);
defparam intAccumOverflow_RNO.INIT=4'hE;
// @27:301
  SLE \QuadCount[0]  (
	.Q(QuadCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[1]  (
	.Q(QuadCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[2]  (
	.Q(QuadCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[3]  (
	.Q(QuadCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[4]  (
	.Q(QuadCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[5]  (
	.Q(QuadCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[6]  (
	.Q(QuadCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[7]  (
	.Q(QuadCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[8]  (
	.Q(QuadCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[9]  (
	.Q(QuadCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[10]  (
	.Q(QuadCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[11]  (
	.Q(QuadCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[12]  (
	.Q(QuadCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[13]  (
	.Q(QuadCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[14]  (
	.Q(QuadCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[15]  (
	.Q(QuadCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:431
  SLE clrLearnModeDone (
	.Q(clrLearnModeDone_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(clrLearnModeDone_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE RisingLatch1 (
	.Q(RisingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE FallingLatch1 (
	.Q(FallingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE RisingLatch0 (
	.Q(RisingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE FallingLatch0 (
	.Q(FallingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE RisingHome (
	.Q(RisingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingHome_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE FallingHome (
	.Q(FallingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingHome_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE CaptureHomeCountsLat (
	.Q(CaptureHomeCountsLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un3_capturehomecounts_0_o2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:390
  SLE IndexEdgeDetected (
	.Q(IndexEdgeDetected_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IndexEdgeDetected_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedInc (
	.Q(LatchedInc_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedInc_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedDec (
	.Q(LatchedDec_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedDec_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:431
  SLE intLearnModeDone (
	.Q(intLearnModeDone_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLearnModeDone_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE IndexReg3 (
	.Q(IndexReg3_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IndexReg3_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE HomeLat (
	.Q(HomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE IndexLat (
	.Q(IndexLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IndexReg3_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE Latch0Lat (
	.Q(Latch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ABreak (
	.Q(ABreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA0AxisFault[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE AccumOverflow (
	.Q(AccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intAccumOverflow_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE BBreak (
	.Q(BBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA0AxisFault[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE IllegalTransition (
	.Q(IllegalTransition_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IllegalTransitionLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE Latch1Lat (
	.Q(Latch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ZBreak (
	.Q(ZBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA0AxisFault[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:301
  SLE PostCount (
	.Q(PostCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LatchedInc_1_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:420
  SLE EdgeMode (
	.Q(EdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(N_1323),
	.EN(un1_ledstatuswrite_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:409
  SLE intEdgeMode (
	.Q(intEdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intEdgeMode_2),
	.EN(un1_clrLearnModeDone_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:347
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(N_1029_i),
	.EN(N_1215_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomeArm (
	.Q(HomeArm_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(HomeArm_1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE LearnModeEnable (
	.Q(LearnModeEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(LearnModeEnable_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomePolarity (
	.Q(HomePolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE IndexPolarity (
	.Q(IndexPolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch0InSel (
	.Q(Latch0InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch1InSel (
	.Q(Latch1InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE DirectionLat (
	.Q(DirectionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Direction_Z),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE intHomeLat (
	.Q(intHomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[0]  (
	.Q(Latch0ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[2]  (
	.Q(Latch1ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[1]  (
	.Q(Latch1ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[0]  (
	.Q(Latch1ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[12]  (
	.Q(QuadLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[11]  (
	.Q(QuadLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[10]  (
	.Q(QuadLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[9]  (
	.Q(QuadLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[8]  (
	.Q(QuadLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[7]  (
	.Q(QuadLatch_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[6]  (
	.Q(QuadLatch_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[5]  (
	.Q(QuadLatch_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[4]  (
	.Q(QuadLatch_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[3]  (
	.Q(QuadLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[2]  (
	.Q(QuadLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[1]  (
	.Q(QuadLatch_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[0]  (
	.Q(QuadLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[2]  (
	.Q(Latch0ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[1]  (
	.Q(Latch0ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[2]  (
	.Q(Latch0Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[1]  (
	.Q(Latch0Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[0]  (
	.Q(Latch0Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[2]  (
	.Q(HomeTriggerType_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[1]  (
	.Q(HomeTriggerType_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[0]  (
	.Q(HomeTriggerType_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(QA0LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[15]  (
	.Q(QuadLatch_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[14]  (
	.Q(QuadLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[13]  (
	.Q(QuadLatch_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[1]  (
	.Q(HomeReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[0]  (
	.Q(HomeReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[15]  (
	.Q(Latch0Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[14]  (
	.Q(Latch0Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[13]  (
	.Q(Latch0Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[12]  (
	.Q(Latch0Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[11]  (
	.Q(Latch0Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[10]  (
	.Q(Latch0Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[9]  (
	.Q(Latch0Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[8]  (
	.Q(Latch0Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[7]  (
	.Q(Latch0Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[6]  (
	.Q(Latch0Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[5]  (
	.Q(Latch0Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[4]  (
	.Q(Latch0Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[3]  (
	.Q(Latch0Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch0counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[0]  (
	.Q(Latch1Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[15]  (
	.Q(HomeReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[14]  (
	.Q(HomeReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[13]  (
	.Q(HomeReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[12]  (
	.Q(HomeReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[11]  (
	.Q(HomeReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[10]  (
	.Q(HomeReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[9]  (
	.Q(HomeReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[8]  (
	.Q(HomeReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[7]  (
	.Q(HomeReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[6]  (
	.Q(HomeReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[5]  (
	.Q(HomeReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[4]  (
	.Q(HomeReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[3]  (
	.Q(HomeReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[2]  (
	.Q(HomeReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[15]  (
	.Q(Latch1Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[14]  (
	.Q(Latch1Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[13]  (
	.Q(Latch1Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[12]  (
	.Q(Latch1Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[11]  (
	.Q(Latch1Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[10]  (
	.Q(Latch1Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[9]  (
	.Q(Latch1Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[8]  (
	.Q(Latch1Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[7]  (
	.Q(Latch1Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[6]  (
	.Q(Latch1Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[5]  (
	.Q(Latch1Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[4]  (
	.Q(Latch1Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[3]  (
	.Q(Latch1Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[2]  (
	.Q(Latch1Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[1]  (
	.Q(Latch1Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch1counts_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[1]  (
	.Q(QB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[0]  (
	.Q(QB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[3]  (
	.Q(QA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[2]  (
	.Q(QA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[1]  (
	.Q(QA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[0]  (
	.Q(QA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_MUXED_ADC_CS_QA0_SIGA_in),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QZ[2]  (
	.Q(QZ_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QZ_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QZ[1]  (
	.Q(QZ_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QZ_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QZ[0]  (
	.Q(QZ_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA0_SigZ_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[2]  (
	.Q(QL1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[1]  (
	.Q(QL1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[0]  (
	.Q(QL1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[2]  (
	.Q(QL0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[1]  (
	.Q(QL0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[0]  (
	.Q(QL0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[2]  (
	.Q(QH_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[1]  (
	.Q(QH_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[0]  (
	.Q(QH_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA0_Home_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[3]  (
	.Q(QB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[2]  (
	.Q(QB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:272
  ARI1 LatchedDec_RNID5EG (
	.FCO(QuadCount_cry_cy),
	.S(LatchedDec_RNID5EG_S),
	.Y(LatchedDec_RNID5EG_Y),
	.B(N_4074_i),
	.C(LatchedDec_Z),
	.D(LatchedInc_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam LatchedDec_RNID5EG.INIT=20'h47300;
// @38:272
  ARI1 \QuadCount_RNILBK51[0]  (
	.FCO(QuadCount_cry[0]),
	.S(QuadCount_s[0]),
	.Y(QuadCount_RNILBK51_Y[0]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[0]),
	.FCI(QuadCount_cry_cy)
);
defparam \QuadCount_RNILBK51[0] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIUIQQ1[1]  (
	.FCO(QuadCount_cry[1]),
	.S(QuadCount_s[1]),
	.Y(QuadCount_RNIUIQQ1_Y[1]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[1]),
	.FCI(QuadCount_cry[0])
);
defparam \QuadCount_RNIUIQQ1[1] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNI8R0G2[2]  (
	.FCO(QuadCount_cry[2]),
	.S(QuadCount_s[2]),
	.Y(QuadCount_RNI8R0G2_Y[2]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[2]),
	.FCI(QuadCount_cry[1])
);
defparam \QuadCount_RNI8R0G2[2] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIJ4753[3]  (
	.FCO(QuadCount_cry[3]),
	.S(QuadCount_s[3]),
	.Y(QuadCount_RNIJ4753_Y[3]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[3]),
	.FCI(QuadCount_cry[2])
);
defparam \QuadCount_RNIJ4753[3] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIVEDQ3[4]  (
	.FCO(QuadCount_cry[4]),
	.S(QuadCount_s[4]),
	.Y(QuadCount_RNIVEDQ3_Y[4]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[4]),
	.FCI(QuadCount_cry[3])
);
defparam \QuadCount_RNIVEDQ3[4] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNICQJF4[5]  (
	.FCO(QuadCount_cry[5]),
	.S(QuadCount_s[5]),
	.Y(QuadCount_RNICQJF4_Y[5]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[5]),
	.FCI(QuadCount_cry[4])
);
defparam \QuadCount_RNICQJF4[5] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIQ6Q45[6]  (
	.FCO(QuadCount_cry[6]),
	.S(QuadCount_s[6]),
	.Y(QuadCount_RNIQ6Q45_Y[6]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[6]),
	.FCI(QuadCount_cry[5])
);
defparam \QuadCount_RNIQ6Q45[6] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNI9K0Q5[7]  (
	.FCO(QuadCount_cry[7]),
	.S(QuadCount_s[7]),
	.Y(QuadCount_RNI9K0Q5_Y[7]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[7]),
	.FCI(QuadCount_cry[6])
);
defparam \QuadCount_RNI9K0Q5[7] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIP27F6[8]  (
	.FCO(QuadCount_cry[8]),
	.S(QuadCount_s[8]),
	.Y(QuadCount_RNIP27F6_Y[8]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[8]),
	.FCI(QuadCount_cry[7])
);
defparam \QuadCount_RNIP27F6[8] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIAID47[9]  (
	.FCO(QuadCount_cry[9]),
	.S(QuadCount_s[9]),
	.Y(QuadCount_RNIAID47_Y[9]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[9]),
	.FCI(QuadCount_cry[8])
);
defparam \QuadCount_RNIAID47[9] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNI38UH7[10]  (
	.FCO(QuadCount_cry[10]),
	.S(QuadCount_s[10]),
	.Y(QuadCount_RNI38UH7_Y[10]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[10]),
	.FCI(QuadCount_cry[9])
);
defparam \QuadCount_RNI38UH7[10] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNITUEV7[11]  (
	.FCO(QuadCount_cry[11]),
	.S(QuadCount_s[11]),
	.Y(QuadCount_RNITUEV7_Y[11]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[11]),
	.FCI(QuadCount_cry[10])
);
defparam \QuadCount_RNITUEV7[11] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIOMVC8[12]  (
	.FCO(QuadCount_cry[12]),
	.S(QuadCount_s[12]),
	.Y(QuadCount_RNIOMVC8_Y[12]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[12]),
	.FCI(QuadCount_cry[11])
);
defparam \QuadCount_RNIOMVC8[12] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNIKFGQ8[13]  (
	.FCO(QuadCount_cry[13]),
	.S(QuadCount_s[13]),
	.Y(QuadCount_RNIKFGQ8_Y[13]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[13]),
	.FCI(QuadCount_cry[12])
);
defparam \QuadCount_RNIKFGQ8[13] .INIT=20'h544BB;
// @38:272
  ARI1 \QuadCount_RNO[15]  (
	.FCO(QuadCount_RNO_FCO_3[15]),
	.S(QuadCount_s[15]),
	.Y(QuadCount_RNO_Y_3[15]),
	.B(N_389_i),
	.C(QuadCount_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(QuadCount_cry[14])
);
defparam \QuadCount_RNO[15] .INIT=20'h46600;
// @38:272
  ARI1 \QuadCount_RNIH9189[14]  (
	.FCO(QuadCount_cry[14]),
	.S(QuadCount_s[14]),
	.Y(QuadCount_RNIH9189_Y[14]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[14]),
	.FCI(QuadCount_cry[13])
);
defparam \QuadCount_RNIH9189[14] .INIT=20'h544BB;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[5]  (
	.FCO(QuadDataOut_1_1_0_co1[5]),
	.S(QuadDataOut_1_1_0_wmux_0_S[5]),
	.Y(QuadA0DataOut_5),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[2]),
	.D(QuadLatch_Z[5]),
	.A(QuadDataOut_1_1_0_y0[5]),
	.FCI(QuadDataOut_1_1_0_co0[5])
);
defparam \QuadDataOut_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[5]  (
	.FCO(QuadDataOut_1_1_0_co0[5]),
	.S(QuadDataOut_1_1_0_wmux_S[5]),
	.Y(QuadDataOut_1_1_0_y0[5]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[5]),
	.D(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[5] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[2]  (
	.FCO(QuadDataOut_1_1_0_co1[2]),
	.S(QuadDataOut_1_1_0_wmux_0_S_0[2]),
	.Y(QuadA0DataOut_2_d0),
	.B(QuadDataOut_1_sm3),
	.C(HomeArm_Z),
	.D(QuadLatch_Z[2]),
	.A(QuadDataOut_1_1_0_y0[2]),
	.FCI(QuadDataOut_1_1_0_co0[2])
);
defparam \QuadDataOut_1_1_0_wmux_0[2] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[2]  (
	.FCO(QuadDataOut_1_1_0_co0[2]),
	.S(QuadDataOut_1_1_0_wmux_S_0[2]),
	.Y(QuadDataOut_1_1_0_y0[2]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[2]),
	.D(QA0_RegX_PosLmt_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[2] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[6]  (
	.FCO(QuadDataOut_1_1_0_co1[6]),
	.S(QuadDataOut_1_1_0_wmux_0_S_0[6]),
	.Y(QuadA0DataOut_6),
	.B(QuadDataOut_1_sm3),
	.C(Latch0InSel_Z),
	.D(QuadLatch_Z[6]),
	.A(QuadDataOut_1_1_0_y0[6]),
	.FCI(QuadDataOut_1_1_0_co0[6])
);
defparam \QuadDataOut_1_1_0_wmux_0[6] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[6]  (
	.FCO(QuadDataOut_1_1_0_co0[6]),
	.S(QuadDataOut_1_1_0_wmux_S_0[6]),
	.Y(QuadDataOut_1_1_0_y0[6]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[6]),
	.D(IndexLat_Z),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[6] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[4]  (
	.FCO(QuadDataOut_1_1_0_co1[4]),
	.S(QuadDataOut_1_1_0_wmux_0_S_4[4]),
	.Y(QuadA0DataOut_4),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[1]),
	.D(QuadLatch_Z[4]),
	.A(QuadDataOut_1_1_0_y0[4]),
	.FCI(QuadDataOut_1_1_0_co0[4])
);
defparam \QuadDataOut_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[4]  (
	.FCO(QuadDataOut_1_1_0_co0[4]),
	.S(QuadDataOut_1_1_0_wmux_S_4[4]),
	.Y(QuadDataOut_1_1_0_y0[4]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[4]),
	.D(M_MUXED_ADC_CS_QA0_SIGA_in),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[4] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[1]  (
	.FCO(QuadDataOut_1_1_0_co1[1]),
	.S(QuadDataOut_1_1_0_wmux_0_S_2[1]),
	.Y(QuadA0DataOut_1_d0),
	.B(QuadDataOut_1_sm3),
	.C(IndexPolarity_Z),
	.D(QuadLatch_Z[1]),
	.A(QuadDataOut_1_1_0_y0[1]),
	.FCI(QuadDataOut_1_1_0_co0[1])
);
defparam \QuadDataOut_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[1]  (
	.FCO(QuadDataOut_1_1_0_co0[1]),
	.S(QuadDataOut_1_1_0_wmux_S_2[1]),
	.Y(QuadDataOut_1_1_0_y0[1]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[1]),
	.D(QA0_Home_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[1] .INIT=20'h0FA44;
// @27:175
  CFG2 QuadDataOut_1_18 (
	.A(N_1747),
	.B(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2)
);
defparam QuadDataOut_1_18.INIT=4'h8;
// @27:423
  CFG4 un1_ledstatuswrite_0_0 (
	.A(Axis0LEDConfigWrite),
	.B(N_1035),
	.C(N_4074_i),
	.D(LearnModeEnable_Z),
	.Y(un1_ledstatuswrite_0_0_0)
);
defparam un1_ledstatuswrite_0_0.INIT=16'hF222;
// @27:175
  CFG4 QuadDataOut_1_17 (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(QuadDataOut_1_ss3),
	.D(ZBreak_Z),
	.Y(QuadDataOut_1_17_1z)
);
defparam QuadDataOut_1_17.INIT=16'h0E00;
// @27:175
  CFG4 QuadDataOut_1_41 (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(Latch0Lat_Z),
	.D(QuadDataOut_1_ss3),
	.Y(QuadDataOut_1_41_1z)
);
defparam QuadDataOut_1_41.INIT=16'h00E0;
// @27:175
  CFG4 QuadDataOut_1_45 (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(Latch1Lat_Z),
	.D(QuadDataOut_1_ss3),
	.Y(QuadDataOut_1_45_1z)
);
defparam QuadDataOut_1_45.INIT=16'h00E0;
// @27:175
  CFG4 \QuadDataOut_1_2[21]  (
	.A(QA0LEDStatusRead),
	.B(N_1747),
	.C(AccumOverflow_Z),
	.D(QuadLatch_Z[15]),
	.Y(QuadA0DataOut_2[21])
);
defparam \QuadDataOut_1_2[21] .INIT=16'hEC20;
// @27:175
  CFG4 QuadDataOut_1_61 (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(IllegalTransition_Z),
	.D(QuadDataOut_1_ss3),
	.Y(QuadDataOut_1_61_1z)
);
defparam QuadDataOut_1_61.INIT=16'h00E0;
// @27:175
  CFG4 QuadDataOut_1_73 (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(EdgeMode_Z),
	.D(QuadDataOut_1_ss3),
	.Y(QuadDataOut_1_73_1z)
);
defparam QuadDataOut_1_73.INIT=16'h00E0;
// @27:175
  CFG4 \QuadDataOut_1[20]  (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(QuadDataOut_1_2_1_Z),
	.D(QuadDataOut_1_m3_Z[15]),
	.Y(QuadA0DataOut_20)
);
defparam \QuadDataOut_1[20] .INIT=16'hF1E0;
// @27:175
  CFG3 \QuadDataOut_1_1[15]  (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(QuadDataOut_1_m3_Z[15]),
	.Y(QuadA0DataOut_1_0)
);
defparam \QuadDataOut_1_1[15] .INIT=8'h10;
// @27:175
  CFG4 \QuadDataOut_1[21]  (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.C(QuadA0DataOut_2[21]),
	.D(QuadDataOut_1_m3_Z[15]),
	.Y(QuadA0DataOut_21)
);
defparam \QuadDataOut_1[21] .INIT=16'hF1F0;
// @27:175
  CFG4 QuadDataOut_1_2_1 (
	.A(N_1747),
	.B(QA0InputRead),
	.C(QA0LEDStatusRead),
	.D(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_2_1_Z)
);
defparam QuadDataOut_1_2_1.INIT=16'hAE00;
// @27:175
  CFG4 QuadDataOut_1_49_1 (
	.A(N_1747),
	.B(QA0InputRead),
	.C(QA0LEDStatusRead),
	.D(DirectionLat_Z),
	.Y(QuadDataOut_1_49_1_Z)
);
defparam QuadDataOut_1_49_1.INIT=16'h5100;
// @27:175
  CFG4 QuadDataOut_1_m2s2_0_a2 (
	.A(N_1035),
	.B(RD_L_c),
	.C(ExtADDR_c_2),
	.D(N_1939),
	.Y(QuadDataOut_1_sm0)
);
defparam QuadDataOut_1_m2s2_0_a2.INIT=16'h1000;
// @27:348
  CFG3 un41_decrement_0_x2_0_x2 (
	.A(QA_Z[2]),
	.B(QB_Z[1]),
	.C(N_1059_i),
	.Y(N_1215_i)
);
defparam un41_decrement_0_x2_0_x2.INIT=8'h96;
// @27:175
  CFG4 QuadDataOut_1_ss3_0_a2_0 (
	.A(ExtADDR_c_0),
	.B(ExtADDR_c_2),
	.C(N_1939),
	.D(N_1993),
	.Y(N_1747)
);
defparam QuadDataOut_1_ss3_0_a2_0.INIT=16'h1000;
// @27:175
  CFG3 QuadDataOut_1_ss0_0_o2 (
	.A(ExtADDR_c_6),
	.B(ExtADDR_c_8),
	.C(ExtADDR_c_5),
	.Y(N_1034)
);
defparam QuadDataOut_1_ss0_0_o2.INIT=8'hFE;
// @27:175
  CFG4 \QuadDataOut_1_m3[15]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_ss0),
	.C(QuadDataOut_1_m3_1_Z[15]),
	.D(Latch0Reg_Z[15]),
	.Y(QuadDataOut_1_m3_Z[15])
);
defparam \QuadDataOut_1_m3[15] .INIT=16'h0504;
// @27:175
  CFG4 \QuadDataOut_1_m3_1[15]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[15]),
	.D(HomeReg_Z[15]),
	.Y(QuadDataOut_1_m3_1_Z[15])
);
defparam \QuadDataOut_1_m3_1[15] .INIT=16'h139B;
// @27:449
  CFG4 un3_capturehomecounts_0_o2 (
	.A(un3_capturehomecounts_0_o2_1_Z),
	.B(N_1892),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(un3_capturehomecounts_0_o2_Z)
);
defparam un3_capturehomecounts_0_o2.INIT=16'hCCCD;
// @27:449
  CFG4 un3_capturehomecounts_0_o2_1_0 (
	.A(RisingHome_Z),
	.B(FallingHome_Z),
	.C(HomeTriggerType_Z[0]),
	.D(HomeArm_Z),
	.Y(un3_capturehomecounts_0_o2_1_Z)
);
defparam un3_capturehomecounts_0_o2_1_0.INIT=16'h35FF;
// @27:543
  CFG4 un3_capturelatch1counts_0 (
	.A(un3_capturelatch1counts_0_1_Z),
	.B(Latch1ArmedState_Z[0]),
	.C(RisingLatch1_Z),
	.D(FallingLatch1_Z),
	.Y(un3_capturelatch1counts_0_3)
);
defparam un3_capturelatch1counts_0.INIT=16'hA820;
// @27:543
  CFG3 un3_capturelatch1counts_0_1 (
	.A(Latch1ArmedState_Z[2]),
	.B(Latch1ArmedState_Z[1]),
	.C(Latch1ArmedState_Z[0]),
	.Y(un3_capturelatch1counts_0_1_Z)
);
defparam un3_capturelatch1counts_0_1.INIT=8'h14;
// @27:504
  CFG4 un3_capturelatch0counts_0 (
	.A(un3_capturelatch0counts_0_1_Z),
	.B(Latch0ArmedState_Z[1]),
	.C(RisingLatch0_Z),
	.D(FallingLatch0_Z),
	.Y(un3_capturelatch0counts_0_3)
);
defparam un3_capturelatch0counts_0.INIT=16'hA280;
// @27:504
  CFG3 un3_capturelatch0counts_0_1 (
	.A(Latch0ArmedState_Z[2]),
	.B(Latch0ArmedState_Z[1]),
	.C(Latch0ArmedState_Z[0]),
	.Y(un3_capturelatch0counts_0_1_Z)
);
defparam un3_capturelatch0counts_0_1.INIT=8'h14;
// @27:431
  CFG2 clrLearnModeDone_r (
	.A(N_4074_i),
	.B(intLearnModeDone_Z),
	.Y(clrLearnModeDone_0)
);
defparam clrLearnModeDone_r.INIT=4'h8;
// @27:337
  CFG2 intAccumOverflow_1_0_0_a2_0_5 (
	.A(QuadCount_Z[12]),
	.B(QuadCount_Z[13]),
	.Y(intAccumOverflow_1_0_0_a2_0_5_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_5.INIT=4'h1;
// @27:294
  CFG2 LatchedDec_1_0_0_x2 (
	.A(QA_Z[1]),
	.B(QB_Z[2]),
	.Y(N_1059_i)
);
defparam LatchedDec_1_0_0_x2.INIT=4'h6;
// @27:348
  CFG2 \QA_RNIIV94[2]  (
	.A(QA_Z[2]),
	.B(QB_Z[1]),
	.Y(N_1029_i)
);
defparam \QA_RNIIV94[2] .INIT=4'h9;
// @27:366
  CFG2 RisingHome_1_0_a2 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(RisingHome_1)
);
defparam RisingHome_1_0_a2.INIT=4'h2;
// @27:367
  CFG2 FallingHome_1_0_a2 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(FallingHome_1)
);
defparam FallingHome_1_0_a2.INIT=4'h4;
// @27:496
  CFG2 RisingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(RisingLatch0_1_Z)
);
defparam RisingLatch0_1.INIT=4'h2;
// @27:497
  CFG2 FallingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(FallingLatch0_1_Z)
);
defparam FallingLatch0_1.INIT=4'h4;
// @27:533
  CFG2 RisingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(RisingLatch1_1_Z)
);
defparam RisingLatch1_1.INIT=4'h2;
// @27:534
  CFG2 FallingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(FallingLatch1_1_Z)
);
defparam FallingLatch1_1.INIT=4'h4;
// @18:253
  CFG3 \un1_registrationx[0]  (
	.A(Latch1InSel_Z),
	.B(QA0_RegY_NegLmt_c),
	.C(QA0_RegX_PosLmt_c),
	.Y(un1_registrationx_4[0])
);
defparam \un1_registrationx[0] .INIT=8'hD8;
// @18:253
  CFG3 \un1_registrationx_1[0]  (
	.A(Latch0InSel_Z),
	.B(QA0_RegY_NegLmt_c),
	.C(QA0_RegX_PosLmt_c),
	.Y(un1_registrationx_1_3[0])
);
defparam \un1_registrationx_1[0] .INIT=8'hD8;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[3]),
	.D(QuadCount_Z[1]),
	.Y(intAccumOverflow_1_0_0_a2_11_Z)
);
defparam intAccumOverflow_1_0_0_a2_11.INIT=16'h4000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_10 (
	.A(QuadCount_Z[13]),
	.B(QuadCount_Z[12]),
	.C(QuadCount_Z[11]),
	.D(QuadCount_Z[10]),
	.Y(intAccumOverflow_1_0_0_a2_10_Z)
);
defparam intAccumOverflow_1_0_0_a2_10.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[8]),
	.C(QuadCount_Z[7]),
	.D(QuadCount_Z[6]),
	.Y(intAccumOverflow_1_0_0_a2_9_Z)
);
defparam intAccumOverflow_1_0_0_a2_9.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[4]),
	.C(QuadCount_Z[2]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_0_a2_8_Z)
);
defparam intAccumOverflow_1_0_0_a2_8.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[3]),
	.D(QuadCount_Z[1]),
	.Y(intAccumOverflow_1_0_0_a2_0_11_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_11.INIT=16'h0002;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_9 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[8]),
	.C(QuadCount_Z[7]),
	.D(QuadCount_Z[6]),
	.Y(intAccumOverflow_1_0_0_a2_0_9_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_9.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_8 (
	.A(QuadCount_Z[5]),
	.B(QuadCount_Z[4]),
	.C(QuadCount_Z[2]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_0_a2_0_8_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_8.INIT=16'h0001;
// @27:301
  CFG2 \QuadCount_RNO_0[15]  (
	.A(LatchedInc_Z),
	.B(N_4074_i),
	.Y(N_389_i)
);
defparam \QuadCount_RNO_0[15] .INIT=4'hD;
// @27:468
  CFG3 IndexReg3_1_0_0 (
	.A(QZ_Z[2]),
	.B(IndexReg3_Z),
	.C(N_4074_i),
	.Y(IndexReg3_1)
);
defparam IndexReg3_1_0_0.INIT=8'hAE;
// @27:301
  CFG2 PostCount_RNO (
	.A(LatchedInc_Z),
	.B(LatchedDec_Z),
	.Y(un1_LatchedInc_1_i)
);
defparam PostCount_RNO.INIT=4'hE;
// @27:421
  CFG4 EdgeMode_3_i_m2 (
	.A(N_4074_i),
	.B(intEdgeMode_Z),
	.C(LearnModeEnable_Z),
	.D(DATA_in[15]),
	.Y(N_1323)
);
defparam EdgeMode_3_i_m2.INIT=16'hDF80;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_13 (
	.A(QuadCount_Z[10]),
	.B(QuadCount_Z[11]),
	.C(intAccumOverflow_1_0_0_a2_0_11_Z),
	.D(intAccumOverflow_1_0_0_a2_0_5_Z),
	.Y(intAccumOverflow_1_0_0_a2_0_13_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_13.INIT=16'h1000;
// @27:449
  CFG4 un3_capturehomecounts_0_o2_0 (
	.A(QA_Z[2]),
	.B(EdgeMode_Z),
	.C(Direction_Z),
	.D(QA_Z[1]),
	.Y(N_1041)
);
defparam un3_capturehomecounts_0_o2_0.INIT=16'h1482;
// @27:391
  CFG3 IndexEdgeDetected_1_0_0_o2 (
	.A(QZ_Z[2]),
	.B(QZ_Z[1]),
	.C(Direction_Z),
	.Y(N_1038)
);
defparam IndexEdgeDetected_1_0_0_o2.INIT=8'h42;
// @27:294
  CFG4 LatchedDec_1_0_0 (
	.A(PostCount_Z),
	.B(LatchedDec_Z),
	.C(N_1029_i),
	.D(N_1059_i),
	.Y(LatchedDec_1)
);
defparam LatchedDec_1_0_0.INIT=16'h444F;
// @27:293
  CFG4 LatchedInc_1_0_0 (
	.A(PostCount_Z),
	.B(LatchedInc_Z),
	.C(N_1029_i),
	.D(N_1059_i),
	.Y(LatchedInc_1)
);
defparam LatchedInc_1_0_0.INIT=16'hF444;
// @27:279
  CFG4 IllegalTransitionLat_RNO_0 (
	.A(QB_Z[3]),
	.B(QA_Z[3]),
	.C(QB_Z[1]),
	.D(QA_Z[1]),
	.Y(N_773_i)
);
defparam IllegalTransitionLat_RNO_0.INIT=16'h1248;
// @27:337
  CFG3 intAccumOverflow_1_0_0_a2_14 (
	.A(intAccumOverflow_1_0_0_a2_9_Z),
	.B(intAccumOverflow_1_0_0_a2_8_Z),
	.C(LatchedInc_Z),
	.Y(intAccumOverflow_1_0_0_a2_14_Z)
);
defparam intAccumOverflow_1_0_0_a2_14.INIT=8'h80;
// @27:391
  CFG4 IndexEdgeDetected_1_0_0_a2_0_0 (
	.A(HomeTriggerType_Z[2]),
	.B(HomeTriggerType_Z[1]),
	.C(HomeTriggerType_Z[0]),
	.D(HomeArm_Z),
	.Y(IndexEdgeDetected_1_0_0_a2_0)
);
defparam IndexEdgeDetected_1_0_0_a2_0_0.INIT=16'h4600;
// @27:449
  CFG4 un3_capturehomecounts_0_o2_1 (
	.A(HomeTriggerType_Z[0]),
	.B(QH_Z[2]),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(N_1334)
);
defparam un3_capturehomecounts_0_o2_1.INIT=16'h0D10;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0 (
	.A(intAccumOverflow_1_0_0_a2_0_13_Z),
	.B(LatchedDec_Z),
	.C(intAccumOverflow_1_0_0_a2_0_9_Z),
	.D(intAccumOverflow_1_0_0_a2_0_8_Z),
	.Y(N_1613)
);
defparam intAccumOverflow_1_0_0_a2_0.INIT=16'h8000;
// @27:410
  CFG3 intEdgeMode_2_0_a3_0_a2 (
	.A(QB_Z[2]),
	.B(N_1038),
	.C(LearnModeEnable_Z),
	.Y(intEdgeMode_2)
);
defparam intEdgeMode_2_0_a3_0_a2.INIT=8'h40;
// @27:412
  CFG3 un1_clrLearnModeDone_0_0 (
	.A(clrLearnModeDone_Z),
	.B(N_1038),
	.C(LearnModeEnable_Z),
	.Y(un1_clrLearnModeDone_0_0_Z)
);
defparam un1_clrLearnModeDone_0_0.INIT=8'hEA;
// @27:432
  CFG4 intLearnModeDone_1_0_0 (
	.A(intLearnModeDone_Z),
	.B(LearnModeEnable_Z),
	.C(N_1038),
	.D(clrLearnModeDone_Z),
	.Y(intLearnModeDone_1)
);
defparam intLearnModeDone_1_0_0.INIT=16'hC0EA;
// @27:509
  CFG3 intLatch0Lat_1 (
	.A(un3_capturelatch0counts_0_3),
	.B(N_4074_i),
	.C(intLatch0Lat_Z),
	.Y(intLatch0Lat_1_4)
);
defparam intLatch0Lat_1.INIT=8'hBA;
// @27:548
  CFG3 intLatch1Lat_1 (
	.A(un3_capturelatch1counts_0_3),
	.B(N_4074_i),
	.C(intLatch1Lat_Z),
	.Y(intLatch1Lat_1_4)
);
defparam intLatch1Lat_1.INIT=8'hBA;
// @27:449
  CFG4 un3_capturehomecounts_0_a2 (
	.A(IndexEdgeDetected_Z),
	.B(HomeArm_Z),
	.C(N_1041),
	.D(N_1334),
	.Y(N_1892)
);
defparam un3_capturehomecounts_0_a2.INIT=16'h8000;
  CFG4 intAccumOverflow_RNO_0 (
	.A(N_1613),
	.B(intAccumOverflow_1_0_0_a2_14_Z),
	.C(intAccumOverflow_1_0_0_a2_11_Z),
	.D(intAccumOverflow_1_0_0_a2_10_Z),
	.Y(intAccumOverflow_RNO_0_1)
);
defparam intAccumOverflow_RNO_0.INIT=16'hEAAA;
// @27:391
  CFG4 IndexEdgeDetected_1_0_0 (
	.A(IndexEdgeDetected_1_0_0_a2_0),
	.B(IndexEdgeDetected_Z),
	.C(N_1041),
	.D(N_1038),
	.Y(IndexEdgeDetected_1)
);
defparam IndexEdgeDetected_1_0_0.INIT=16'hAE0C;
// @38:272
  CFG2 LEDStatusWrite_or_0_0_0_a2 (
	.A(Axis0LEDConfigWrite),
	.B(N_1035),
	.Y(QA0LEDStatusWrite)
);
defparam LEDStatusWrite_or_0_0_0_a2.INIT=4'h2;
// @27:457
  CFG3 intHomeLat_1 (
	.A(N_4074_i),
	.B(un3_capturehomecounts_0_o2_Z),
	.C(intHomeLat_Z),
	.Y(intHomeLat_1_4)
);
defparam intHomeLat_1.INIT=8'hDC;
// @27:175
  CFG2 QuadDataOut_1s2_0 (
	.A(N_1747),
	.B(QA0LEDStatusRead),
	.Y(QuadDataOut_1_sm3)
);
defparam QuadDataOut_1s2_0.INIT=4'hE;
// @27:175
  CFG3 QuadDataOut_1_ss3_0 (
	.A(QA0LEDStatusRead),
	.B(QA0InputRead),
	.C(N_1747),
	.Y(QuadDataOut_1_ss3)
);
defparam QuadDataOut_1_ss3_0.INIT=8'hF4;
// @27:175
  CFG3 \QuadDataOut_1_m4[3]  (
	.A(QuadLatch_Z[3]),
	.B(HomeTriggerType_Z[0]),
	.C(N_1747),
	.Y(QuadDataOut_1_m4_0)
);
defparam \QuadDataOut_1_m4[3] .INIT=8'hAC;
// @27:175
  CFG3 QuadDataOut_1_ss0_0_a2 (
	.A(ExtADDR_c_2),
	.B(ExtADDR_c_0),
	.C(un78_data_0_a2_0),
	.Y(QuadDataOut_1_ss0)
);
defparam QuadDataOut_1_ss0_0_a2.INIT=8'h20;
// @27:191
  CFG4 HomeArm_1 (
	.A(QA0LEDStatusWrite),
	.B(intHomeLat_Z),
	.C(HomeArm_Z),
	.D(DATA_in[2]),
	.Y(HomeArm_1_4)
);
defparam HomeArm_1.INIT=16'h3210;
// @27:191
  CFG4 LearnModeEnable_1 (
	.A(QA0LEDStatusWrite),
	.B(clrLearnModeDone_Z),
	.C(LearnModeEnable_Z),
	.D(DATA_in[14]),
	.Y(LearnModeEnable_1_0)
);
defparam LearnModeEnable_1.INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[2]  (
	.A(QA0LEDStatusWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[2]),
	.D(DATA_in[9]),
	.Y(Latch0ArmedState_1_3[2])
);
defparam \Latch0ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[1]  (
	.A(QA0LEDStatusWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[1]),
	.D(DATA_in[8]),
	.Y(Latch0ArmedState_1_3[1])
);
defparam \Latch0ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[0]  (
	.A(QA0LEDStatusWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[0]),
	.D(DATA_in[7]),
	.Y(Latch0ArmedState_1_3[0])
);
defparam \Latch0ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[2]  (
	.A(QA0LEDStatusWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[2]),
	.D(DATA_in[13]),
	.Y(Latch1ArmedState_1_3[2])
);
defparam \Latch1ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[1]  (
	.A(QA0LEDStatusWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[1]),
	.D(DATA_in[12]),
	.Y(Latch1ArmedState_1_3[1])
);
defparam \Latch1ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[0]  (
	.A(QA0LEDStatusWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[0]),
	.D(DATA_in[11]),
	.Y(Latch1ArmedState_1_3[0])
);
defparam \Latch1ArmedState_1[0] .INIT=16'h3210;
// @27:175
  CFG4 \QuadDataOut_1_2[17]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(HomeLat_Z),
	.Y(QuadA0DataOut_2_0)
);
defparam \QuadDataOut_1_2[17] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[7]  (
	.A(QuadLatch_Z[7]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch0ArmedState_Z[0]),
	.Y(QuadA0DataOut_2[7])
);
defparam \QuadDataOut_1_2[7] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[0]  (
	.A(QuadLatch_Z[0]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(HomePolarity_Z),
	.Y(QuadA0DataOut_2[0])
);
defparam \QuadDataOut_1_2[0] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[12]  (
	.A(QuadLatch_Z[12]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1ArmedState_Z[1]),
	.Y(QuadA0DataOut_2[12])
);
defparam \QuadDataOut_1_2[12] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[9]  (
	.A(QuadLatch_Z[9]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch0ArmedState_Z[2]),
	.Y(QuadA0DataOut_2[9])
);
defparam \QuadDataOut_1_2[9] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[11]  (
	.A(QuadLatch_Z[11]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1ArmedState_Z[0]),
	.Y(QuadA0DataOut_2[11])
);
defparam \QuadDataOut_1_2[11] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[22]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(ABreak_Z),
	.Y(QuadA0DataOut_2_5)
);
defparam \QuadDataOut_1_2[22] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[23]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_2),
	.D(BBreak_Z),
	.Y(QuadA0DataOut_2_6)
);
defparam \QuadDataOut_1_2[23] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[8]  (
	.A(QuadLatch_Z[8]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch0ArmedState_Z[1]),
	.Y(QuadA0DataOut_2[8])
);
defparam \QuadDataOut_1_2[8] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[13]  (
	.A(QuadLatch_Z[13]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1ArmedState_Z[2]),
	.Y(QuadA0DataOut_2[13])
);
defparam \QuadDataOut_1_2[13] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[14]  (
	.A(QuadLatch_Z[14]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(LearnModeEnable_Z),
	.Y(QuadA0DataOut_2[14])
);
defparam \QuadDataOut_1_2[14] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[10]  (
	.A(QuadLatch_Z[10]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1InSel_Z),
	.Y(QuadA0DataOut_2[10])
);
defparam \QuadDataOut_1_2[10] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[11]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[11]),
	.D(HomeReg_Z[11]),
	.Y(QuadDataOut_1_m2_2_Z[11])
);
defparam \QuadDataOut_1_m2_2[11] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[9]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[9]),
	.D(HomeReg_Z[9]),
	.Y(QuadDataOut_1_m2_2_Z[9])
);
defparam \QuadDataOut_1_m2_2[9] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[10]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[10]),
	.D(HomeReg_Z[10]),
	.Y(QuadDataOut_1_m2_2_Z[10])
);
defparam \QuadDataOut_1_m2_2[10] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[1]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[1]),
	.D(HomeReg_Z[1]),
	.Y(QuadDataOut_1_m2_2_Z[1])
);
defparam \QuadDataOut_1_m2_2[1] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[2]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[2]),
	.D(HomeReg_Z[2]),
	.Y(QuadDataOut_1_m2_2_Z[2])
);
defparam \QuadDataOut_1_m2_2[2] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[0]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[0]),
	.D(HomeReg_Z[0]),
	.Y(QuadDataOut_1_m2_2_Z[0])
);
defparam \QuadDataOut_1_m2_2[0] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[6]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[6]),
	.D(HomeReg_Z[6]),
	.Y(QuadDataOut_1_m2_2_Z[6])
);
defparam \QuadDataOut_1_m2_2[6] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[4]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[4]),
	.D(HomeReg_Z[4]),
	.Y(QuadDataOut_1_m2_2_Z[4])
);
defparam \QuadDataOut_1_m2_2[4] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[12]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[12]),
	.D(HomeReg_Z[12]),
	.Y(QuadDataOut_1_m2_2_Z[12])
);
defparam \QuadDataOut_1_m2_2[12] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[5]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[5]),
	.D(HomeReg_Z[5]),
	.Y(QuadDataOut_1_m2_2_Z[5])
);
defparam \QuadDataOut_1_m2_2[5] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[3]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[3]),
	.D(HomeReg_Z[3]),
	.Y(QuadDataOut_1_m2_2_Z[3])
);
defparam \QuadDataOut_1_m2_2[3] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[8]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[8]),
	.D(HomeReg_Z[8]),
	.Y(QuadDataOut_1_m2_2_Z[8])
);
defparam \QuadDataOut_1_m2_2[8] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[13]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[13]),
	.D(HomeReg_Z[13]),
	.Y(QuadDataOut_1_m2_2_Z[13])
);
defparam \QuadDataOut_1_m2_2[13] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[7]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[7]),
	.D(HomeReg_Z[7]),
	.Y(QuadDataOut_1_m2_2_Z[7])
);
defparam \QuadDataOut_1_m2_2[7] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[14]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[14]),
	.D(HomeReg_Z[14]),
	.Y(QuadDataOut_1_m2_2_Z[14])
);
defparam \QuadDataOut_1_m2_2[14] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2[11]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[11]),
	.D(Latch1Reg_Z[11]),
	.Y(QuadDataOut_1_m2_Z[11])
);
defparam \QuadDataOut_1_m2[11] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[9]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[9]),
	.D(Latch1Reg_Z[9]),
	.Y(QuadDataOut_1_m2_Z[9])
);
defparam \QuadDataOut_1_m2[9] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[10]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[10]),
	.D(Latch1Reg_Z[10]),
	.Y(QuadDataOut_1_m2_Z[10])
);
defparam \QuadDataOut_1_m2[10] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[1]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[1]),
	.D(Latch1Reg_Z[1]),
	.Y(QuadDataOut_1_m2_Z[1])
);
defparam \QuadDataOut_1_m2[1] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[2]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[2]),
	.D(Latch1Reg_Z[2]),
	.Y(QuadDataOut_1_m2_Z[2])
);
defparam \QuadDataOut_1_m2[2] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[0]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[0]),
	.D(Latch1Reg_Z[0]),
	.Y(QuadDataOut_1_m2_Z[0])
);
defparam \QuadDataOut_1_m2[0] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[6]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[6]),
	.D(Latch1Reg_Z[6]),
	.Y(QuadDataOut_1_m2_Z[6])
);
defparam \QuadDataOut_1_m2[6] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[4]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[4]),
	.D(Latch1Reg_Z[4]),
	.Y(QuadDataOut_1_m2_Z[4])
);
defparam \QuadDataOut_1_m2[4] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[12]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[12]),
	.D(Latch1Reg_Z[12]),
	.Y(QuadDataOut_1_m2_Z[12])
);
defparam \QuadDataOut_1_m2[12] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[5]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[5]),
	.D(Latch1Reg_Z[5]),
	.Y(QuadDataOut_1_m2_Z[5])
);
defparam \QuadDataOut_1_m2[5] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[3]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[3]),
	.D(Latch1Reg_Z[3]),
	.Y(QuadDataOut_1_m2_Z[3])
);
defparam \QuadDataOut_1_m2[3] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[8]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[8]),
	.D(Latch1Reg_Z[8]),
	.Y(QuadDataOut_1_m2_Z[8])
);
defparam \QuadDataOut_1_m2[8] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[13]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[13]),
	.D(Latch1Reg_Z[13]),
	.Y(QuadDataOut_1_m2_Z[13])
);
defparam \QuadDataOut_1_m2[13] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[7]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[7]),
	.D(Latch1Reg_Z[7]),
	.Y(QuadDataOut_1_m2_Z[7])
);
defparam \QuadDataOut_1_m2[7] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[14]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[14]),
	.D(Latch1Reg_Z[14]),
	.Y(QuadDataOut_1_m2_Z[14])
);
defparam \QuadDataOut_1_m2[14] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m3[3]  (
	.A(QuadDataOut_1_m2_Z[3]),
	.B(QA0_RegY_NegLmt_c),
	.C(QA0LEDStatusRead),
	.D(QA0InputRead),
	.Y(QuadDataOut_1_m3_0)
);
defparam \QuadDataOut_1_m3[3] .INIT=16'hACAA;
// @27:175
  CFG4 \QuadDataOut_1[7]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[7]),
	.D(QuadA0DataOut_2[7]),
	.Y(QuadA0DataOut_7)
);
defparam \QuadDataOut_1[7] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[0]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[0]),
	.D(QuadA0DataOut_2[0]),
	.Y(QuadA0DataOut_0)
);
defparam \QuadDataOut_1[0] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[12]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[12]),
	.D(QuadA0DataOut_2[12]),
	.Y(QuadA0DataOut_12)
);
defparam \QuadDataOut_1[12] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[9]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[9]),
	.D(QuadA0DataOut_2[9]),
	.Y(QuadA0DataOut_9)
);
defparam \QuadDataOut_1[9] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[11]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[11]),
	.D(QuadA0DataOut_2[11]),
	.Y(QuadA0DataOut_11)
);
defparam \QuadDataOut_1[11] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[8]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[8]),
	.D(QuadA0DataOut_2[8]),
	.Y(QuadA0DataOut_8)
);
defparam \QuadDataOut_1[8] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[16]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_49_1_Z),
	.C(QuadDataOut_1_2),
	.D(QuadA0DataOut_1_0),
	.Y(QuadA0DataOut_16)
);
defparam \QuadDataOut_1[16] .INIT=16'hFFF8;
// @27:175
  CFG4 \QuadDataOut_1[13]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[13]),
	.D(QuadA0DataOut_2[13]),
	.Y(QuadA0DataOut_13)
);
defparam \QuadDataOut_1[13] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[14]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[14]),
	.D(QuadA0DataOut_2[14]),
	.Y(QuadA0DataOut_14)
);
defparam \QuadDataOut_1[14] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[10]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[10]),
	.D(QuadA0DataOut_2[10]),
	.Y(QuadA0DataOut_10)
);
defparam \QuadDataOut_1[10] .INIT=16'hFF10;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* QuadXface_1 */

module QuadXface_0 (
  QuadA1DataOut_2_d0,
  QuadA1DataOut_6,
  QuadA1DataOut_5,
  QuadA1DataOut_1_d0,
  QuadA1DataOut_3,
  QuadA1DataOut_4,
  QuadA1DataOut_20,
  QuadA1DataOut_0,
  QuadA1DataOut_8,
  QuadA1DataOut_9,
  QuadA1DataOut_11,
  QuadA1DataOut_15,
  QuadA1DataOut_12,
  QuadA1DataOut_10,
  QuadA1DataOut_24,
  QuadA1DataOut_14,
  QuadA1DataOut_7,
  QuadA1DataOut_1_2,
  QuadA1DataOut_1_0,
  QuadA1DataOut_2_4,
  QuadA1DataOut_2_5,
  QuadA1DataOut_2_8,
  QuadA1DataOut_2_0,
  QuadA1DataOut_2_12,
  QuadA1DataOut_2_3,
  DATA_in,
  ExtADDR_c_0,
  ExtADDR_c_5,
  ExtADDR_c_7,
  ExtADDR_c_4,
  ExtADDR_c_1,
  QuadDataOut_1_m3_0,
  QA1AxisFault,
  N_1898,
  N_1961,
  N_1952,
  N_1937,
  N_1904,
  N_1035,
  Axis1LEDConfigWrite,
  QuadDataOut_1_10_1z,
  QuadDataOut_1_9_1z,
  QuadDataOut_1_17_1z,
  QuadDataOut_1_73_1z,
  QA1InputRead,
  QA1LEDStatusRead,
  QA1_RegY_NegLmt_c,
  QA1_RegX_PosLmt_c,
  QuadDataOut_1_sm3,
  QA1_Home_c,
  QA1_SigZ_c,
  M_MUXED_ADC_DATA1_QA1_SIGA_c,
  QA1_SigB_c,
  H1_CLKWR_c,
  SysClk_i,
  N_4074_i,
  SynchedTick_i,
  SysClk
)
;
output QuadA1DataOut_2_d0 ;
output QuadA1DataOut_6 ;
output QuadA1DataOut_5 ;
output QuadA1DataOut_1_d0 ;
output QuadA1DataOut_3 ;
output QuadA1DataOut_4 ;
output QuadA1DataOut_20 ;
output QuadA1DataOut_0 ;
output QuadA1DataOut_8 ;
output QuadA1DataOut_9 ;
output QuadA1DataOut_11 ;
output QuadA1DataOut_15 ;
output QuadA1DataOut_12 ;
output QuadA1DataOut_10 ;
output QuadA1DataOut_24 ;
output QuadA1DataOut_14 ;
output QuadA1DataOut_7 ;
output QuadA1DataOut_1_2 ;
output QuadA1DataOut_1_0 ;
output QuadA1DataOut_2_4 ;
output QuadA1DataOut_2_5 ;
output QuadA1DataOut_2_8 ;
output QuadA1DataOut_2_0 ;
output QuadA1DataOut_2_12 ;
output QuadA1DataOut_2_3 ;
input [15:0] DATA_in ;
input ExtADDR_c_0 ;
input ExtADDR_c_5 ;
input ExtADDR_c_7 ;
input ExtADDR_c_4 ;
input ExtADDR_c_1 ;
output QuadDataOut_1_m3_0 ;
input [2:0] QA1AxisFault ;
input N_1898 ;
input N_1961 ;
output N_1952 ;
input N_1937 ;
input N_1904 ;
input N_1035 ;
input Axis1LEDConfigWrite ;
output QuadDataOut_1_10_1z ;
output QuadDataOut_1_9_1z ;
output QuadDataOut_1_17_1z ;
output QuadDataOut_1_73_1z ;
input QA1InputRead ;
input QA1LEDStatusRead ;
input QA1_RegY_NegLmt_c ;
input QA1_RegX_PosLmt_c ;
output QuadDataOut_1_sm3 ;
input QA1_Home_c ;
input QA1_SigZ_c ;
input M_MUXED_ADC_DATA1_QA1_SIGA_c ;
input QA1_SigB_c ;
input H1_CLKWR_c ;
input SysClk_i ;
input N_4074_i ;
input SynchedTick_i ;
input SysClk ;
wire QuadA1DataOut_2_d0 ;
wire QuadA1DataOut_6 ;
wire QuadA1DataOut_5 ;
wire QuadA1DataOut_1_d0 ;
wire QuadA1DataOut_3 ;
wire QuadA1DataOut_4 ;
wire QuadA1DataOut_20 ;
wire QuadA1DataOut_0 ;
wire QuadA1DataOut_8 ;
wire QuadA1DataOut_9 ;
wire QuadA1DataOut_11 ;
wire QuadA1DataOut_15 ;
wire QuadA1DataOut_12 ;
wire QuadA1DataOut_10 ;
wire QuadA1DataOut_24 ;
wire QuadA1DataOut_14 ;
wire QuadA1DataOut_7 ;
wire QuadA1DataOut_1_2 ;
wire QuadA1DataOut_1_0 ;
wire QuadA1DataOut_2_4 ;
wire QuadA1DataOut_2_5 ;
wire QuadA1DataOut_2_8 ;
wire QuadA1DataOut_2_0 ;
wire QuadA1DataOut_2_12 ;
wire QuadA1DataOut_2_3 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_5 ;
wire ExtADDR_c_7 ;
wire ExtADDR_c_4 ;
wire ExtADDR_c_1 ;
wire QuadDataOut_1_m3_0 ;
wire N_1898 ;
wire N_1961 ;
wire N_1952 ;
wire N_1937 ;
wire N_1904 ;
wire N_1035 ;
wire Axis1LEDConfigWrite ;
wire QuadDataOut_1_10_1z ;
wire QuadDataOut_1_9_1z ;
wire QuadDataOut_1_17_1z ;
wire QuadDataOut_1_73_1z ;
wire QA1InputRead ;
wire QA1LEDStatusRead ;
wire QA1_RegY_NegLmt_c ;
wire QA1_RegX_PosLmt_c ;
wire QuadDataOut_1_sm3 ;
wire QA1_Home_c ;
wire QA1_SigZ_c ;
wire M_MUXED_ADC_DATA1_QA1_SIGA_c ;
wire QA1_SigB_c ;
wire H1_CLKWR_c ;
wire SysClk_i ;
wire N_4074_i ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] QuadCount_Z;
wire [15:0] QuadCount_s;
wire [2:0] Latch0ArmedState_Z;
wire [2:0] Latch0ArmedState_1_4;
wire [2:0] Latch1ArmedState_Z;
wire [2:0] Latch1ArmedState_1_4;
wire [15:0] QuadLatch_Z;
wire [15:0] Latch0Reg_Z;
wire [2:0] HomeTriggerType_Z;
wire [15:0] HomeReg_Z;
wire [15:0] Latch1Reg_Z;
wire [3:0] QB_Z;
wire [3:0] QA_Z;
wire [2:0] QZ_Z;
wire [2:0] QL1_Z;
wire [0:0] un1_registrationx_5;
wire [2:0] QL0_Z;
wire [0:0] un1_registrationx_1_4;
wire [2:0] QH_Z;
wire [14:0] QuadCount_cry;
wire [0:0] QuadCount_RNIPP8Q1_Y;
wire [1:1] QuadCount_RNI4PKM2_Y;
wire [2:2] QuadCount_RNIGP0J3_Y;
wire [3:3] QuadCount_RNITQCF4_Y;
wire [4:4] QuadCount_RNIBTOB5_Y;
wire [5:5] QuadCount_RNIQ0586_Y;
wire [6:6] QuadCount_RNIA5H47_Y;
wire [7:7] QuadCount_RNIRAT08_Y;
wire [8:8] QuadCount_RNIDH9T8_Y;
wire [9:9] QuadCount_RNI0PLP9_Y;
wire [10:10] QuadCount_RNIR7PSA_Y;
wire [11:11] QuadCount_RNINNSVB_Y;
wire [12:12] QuadCount_RNIK803D_Y;
wire [13:13] QuadCount_RNIIQ36E_Y;
wire [15:15] QuadCount_RNO_FCO_4;
wire [15:15] QuadCount_RNO_Y_4;
wire [14:14] QuadCount_RNIHD79F_Y;
wire [6:1] QuadDataOut_1_1_0_co1;
wire [6:2] QuadDataOut_1_1_0_wmux_0_S;
wire [6:1] QuadDataOut_1_1_0_y0;
wire [6:1] QuadDataOut_1_1_0_co0;
wire [6:2] QuadDataOut_1_1_0_wmux_S;
wire [14:0] QuadDataOut_1_m2_Z;
wire [5:1] QuadDataOut_1_1_0_wmux_0_S_1;
wire [5:1] QuadDataOut_1_1_0_wmux_S_1;
wire [4:4] QuadDataOut_1_1_0_wmux_0_S_3;
wire [4:4] QuadDataOut_1_1_0_wmux_S_3;
wire [15:15] QuadDataOut_1_m3_1_Z;
wire [14:0] QuadDataOut_1_m2_2_Z;
wire [14:0] QuadA1DataOut_2;
wire [13:13] QuadDataOut_1_m2_1_Z;
wire intLatch0Lat_Z ;
wire VCC ;
wire intLatch0Lat_1_3 ;
wire GND ;
wire intLatch1Lat_Z ;
wire intLatch1Lat_1_3 ;
wire IllegalTransitionLat_Z ;
wire IllegalTransitionLat_RNO_Z ;
wire N_494_i ;
wire intAccumOverflow_Z ;
wire intAccumOverflow_RNO_Z ;
wire intAccumOverflow_RNO_0_0 ;
wire clrLearnModeDone_Z ;
wire clrLearnModeDone_0 ;
wire RisingLatch1_Z ;
wire RisingLatch1_1_Z ;
wire FallingLatch1_Z ;
wire FallingLatch1_1_Z ;
wire RisingLatch0_Z ;
wire RisingLatch0_1_Z ;
wire FallingLatch0_Z ;
wire FallingLatch0_1_Z ;
wire RisingHome_Z ;
wire RisingHome_1 ;
wire FallingHome_Z ;
wire FallingHome_1 ;
wire CaptureHomeCountsLat_Z ;
wire un3_capturehomecounts_0_o2_0 ;
wire IndexEdgeDetected_Z ;
wire IndexEdgeDetected_1 ;
wire LatchedInc_Z ;
wire LatchedInc_1 ;
wire LatchedDec_Z ;
wire LatchedDec_1 ;
wire intLearnModeDone_Z ;
wire intLearnModeDone_1 ;
wire IndexReg3_Z ;
wire IndexReg3_1 ;
wire HomeLat_Z ;
wire intHomeLat_Z ;
wire IndexLat_Z ;
wire Latch0Lat_Z ;
wire ABreak_Z ;
wire AccumOverflow_Z ;
wire BBreak_Z ;
wire IllegalTransition_Z ;
wire Latch1Lat_Z ;
wire ZBreak_Z ;
wire PostCount_Z ;
wire un1_LatchedInc_1_i ;
wire EdgeMode_Z ;
wire N_1324 ;
wire un1_ledstatuswrite_0_3 ;
wire intEdgeMode_Z ;
wire intEdgeMode_2 ;
wire N_434 ;
wire Direction_Z ;
wire N_1030_i ;
wire N_1216_i ;
wire HomeArm_Z ;
wire HomeArm_1_3 ;
wire LearnModeEnable_Z ;
wire LearnModeEnable_1_Z ;
wire HomePolarity_Z ;
wire QA1LEDStatusWrite ;
wire IndexPolarity_Z ;
wire Latch0InSel_Z ;
wire Latch1InSel_Z ;
wire DirectionLat_Z ;
wire intHomeLat_1_3 ;
wire un3_capturelatch0counts_0_4 ;
wire un3_capturelatch1counts_0_4 ;
wire QuadCount_cry_cy ;
wire LatchedDec_RNIFRST_S ;
wire LatchedDec_RNIFRST_Y ;
wire N_406_i ;
wire QuadDataOut_1_ss3 ;
wire N_1754 ;
wire QuadDataOut_1_33_1_Z ;
wire QuadDataOut_1_49_1_Z ;
wire QuadDataOut_1_ss0 ;
wire QuadDataOut_1_sm0 ;
wire un3_capturehomecounts_0_o2_1_Z ;
wire N_1894 ;
wire un3_capturelatch0counts_0_1_Z ;
wire un3_capturelatch1counts_0_1_Z ;
wire intAccumOverflow_1_0_0_a2_0_5_Z ;
wire N_1058_i ;
wire intAccumOverflow_1_0_0_a2_11_Z ;
wire intAccumOverflow_1_0_0_a2_10_Z ;
wire intAccumOverflow_1_0_0_a2_9_Z ;
wire intAccumOverflow_1_0_0_a2_8_Z ;
wire intAccumOverflow_1_0_0_a2_0_11_Z ;
wire intAccumOverflow_1_0_0_a2_0_9_Z ;
wire intAccumOverflow_1_0_0_a2_0_8_Z ;
wire N_1322 ;
wire intAccumOverflow_1_0_0_a2_0_13_Z ;
wire N_1037 ;
wire intAccumOverflow_1_0_0_a2_14_Z ;
wire IndexEdgeDetected_1_0_a2_0 ;
wire N_1335 ;
wire N_1586 ;
// @27:509
  SLE intLatch0Lat (
	.Q(intLatch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:548
  SLE intLatch1Lat (
	.Q(intLatch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:279
  SLE IllegalTransitionLat (
	.Q(IllegalTransitionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(IllegalTransitionLat_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 IllegalTransitionLat_RNO (
	.A(N_4074_i),
	.B(N_494_i),
	.Y(IllegalTransitionLat_RNO_Z)
);
defparam IllegalTransitionLat_RNO.INIT=4'hE;
// @27:333
  SLE intAccumOverflow (
	.Q(intAccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(VCC),
	.EN(intAccumOverflow_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 intAccumOverflow_RNO (
	.A(intAccumOverflow_RNO_0_0),
	.B(N_4074_i),
	.Y(intAccumOverflow_RNO_Z)
);
defparam intAccumOverflow_RNO.INIT=4'hE;
// @27:301
  SLE \QuadCount[0]  (
	.Q(QuadCount_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[1]  (
	.Q(QuadCount_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[2]  (
	.Q(QuadCount_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[3]  (
	.Q(QuadCount_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[4]  (
	.Q(QuadCount_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[5]  (
	.Q(QuadCount_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[6]  (
	.Q(QuadCount_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[7]  (
	.Q(QuadCount_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[8]  (
	.Q(QuadCount_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[9]  (
	.Q(QuadCount_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[10]  (
	.Q(QuadCount_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[11]  (
	.Q(QuadCount_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[12]  (
	.Q(QuadCount_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[13]  (
	.Q(QuadCount_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[14]  (
	.Q(QuadCount_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:301
  SLE \QuadCount[15]  (
	.Q(QuadCount_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @27:431
  SLE clrLearnModeDone (
	.Q(clrLearnModeDone_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(clrLearnModeDone_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE RisingLatch1 (
	.Q(RisingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE FallingLatch1 (
	.Q(FallingLatch1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch1_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE RisingLatch0 (
	.Q(RisingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE FallingLatch0 (
	.Q(FallingLatch0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingLatch0_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE RisingHome (
	.Q(RisingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(RisingHome_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE FallingHome (
	.Q(FallingHome_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(FallingHome_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE CaptureHomeCountsLat (
	.Q(CaptureHomeCountsLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un3_capturehomecounts_0_o2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:390
  SLE IndexEdgeDetected (
	.Q(IndexEdgeDetected_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IndexEdgeDetected_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedInc (
	.Q(LatchedInc_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedInc_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:292
  SLE LatchedDec (
	.Q(LatchedDec_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(LatchedDec_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:431
  SLE intLearnModeDone (
	.Q(intLearnModeDone_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLearnModeDone_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE IndexReg3 (
	.Q(IndexReg3_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IndexReg3_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE HomeLat (
	.Q(HomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE IndexLat (
	.Q(IndexLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IndexReg3_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE Latch0Lat (
	.Q(Latch0Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch0Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ABreak (
	.Q(ABreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA1AxisFault[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE AccumOverflow (
	.Q(AccumOverflow_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intAccumOverflow_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE BBreak (
	.Q(BBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA1AxisFault[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE IllegalTransition (
	.Q(IllegalTransition_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(IllegalTransitionLat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE Latch1Lat (
	.Q(Latch1Lat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intLatch1Lat_Z),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE ZBreak (
	.Q(ZBreak_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA1AxisFault[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:301
  SLE PostCount (
	.Q(PostCount_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_LatchedInc_1_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:420
  SLE EdgeMode (
	.Q(EdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(N_1324),
	.EN(un1_ledstatuswrite_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:409
  SLE intEdgeMode (
	.Q(intEdgeMode_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intEdgeMode_2),
	.EN(N_434),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:347
  SLE Direction (
	.Q(Direction_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk_i),
	.D(N_1030_i),
	.EN(N_1216_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomeArm (
	.Q(HomeArm_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(HomeArm_1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE LearnModeEnable (
	.Q(LearnModeEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(LearnModeEnable_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE HomePolarity (
	.Q(HomePolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE IndexPolarity (
	.Q(IndexPolarity_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch0InSel (
	.Q(Latch0InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE Latch1InSel (
	.Q(Latch1InSel_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE DirectionLat (
	.Q(DirectionLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Direction_Z),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE intHomeLat (
	.Q(intHomeLat_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(intHomeLat_1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[0]  (
	.Q(Latch0ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[2]  (
	.Q(Latch1ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[1]  (
	.Q(Latch1ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch1ArmedState[0]  (
	.Q(Latch1ArmedState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch1ArmedState_1_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[12]  (
	.Q(QuadLatch_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[11]  (
	.Q(QuadLatch_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[10]  (
	.Q(QuadLatch_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[9]  (
	.Q(QuadLatch_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[8]  (
	.Q(QuadLatch_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[7]  (
	.Q(QuadLatch_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[6]  (
	.Q(QuadLatch_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[5]  (
	.Q(QuadLatch_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[4]  (
	.Q(QuadLatch_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[3]  (
	.Q(QuadLatch_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[2]  (
	.Q(QuadLatch_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[1]  (
	.Q(QuadLatch_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[0]  (
	.Q(QuadLatch_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[2]  (
	.Q(Latch0ArmedState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \Latch0ArmedState[1]  (
	.Q(Latch0ArmedState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(Latch0ArmedState_1_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[2]  (
	.Q(Latch0Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[1]  (
	.Q(Latch0Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[0]  (
	.Q(Latch0Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[2]  (
	.Q(HomeTriggerType_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[1]  (
	.Q(HomeTriggerType_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:191
  SLE \HomeTriggerType[0]  (
	.Q(HomeTriggerType_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(QA1LEDStatusWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[15]  (
	.Q(QuadLatch_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[14]  (
	.Q(QuadLatch_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:319
  SLE \QuadLatch[13]  (
	.Q(QuadLatch_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(N_4074_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[1]  (
	.Q(HomeReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[0]  (
	.Q(HomeReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[15]  (
	.Q(Latch0Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[14]  (
	.Q(Latch0Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[13]  (
	.Q(Latch0Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[12]  (
	.Q(Latch0Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[11]  (
	.Q(Latch0Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[10]  (
	.Q(Latch0Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[9]  (
	.Q(Latch0Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[8]  (
	.Q(Latch0Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[7]  (
	.Q(Latch0Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[6]  (
	.Q(Latch0Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[5]  (
	.Q(Latch0Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[4]  (
	.Q(Latch0Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:509
  SLE \Latch0Reg[3]  (
	.Q(Latch0Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch0counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[0]  (
	.Q(Latch1Reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[0]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[15]  (
	.Q(HomeReg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[14]  (
	.Q(HomeReg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[13]  (
	.Q(HomeReg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[12]  (
	.Q(HomeReg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[11]  (
	.Q(HomeReg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[10]  (
	.Q(HomeReg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[9]  (
	.Q(HomeReg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[8]  (
	.Q(HomeReg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[7]  (
	.Q(HomeReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[6]  (
	.Q(HomeReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[5]  (
	.Q(HomeReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[4]  (
	.Q(HomeReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[3]  (
	.Q(HomeReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:457
  SLE \HomeReg[2]  (
	.Q(HomeReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(CaptureHomeCountsLat_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[15]  (
	.Q(Latch1Reg_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[15]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[14]  (
	.Q(Latch1Reg_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[14]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[13]  (
	.Q(Latch1Reg_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[13]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[12]  (
	.Q(Latch1Reg_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[12]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[11]  (
	.Q(Latch1Reg_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[11]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[10]  (
	.Q(Latch1Reg_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[10]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[9]  (
	.Q(Latch1Reg_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[9]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[8]  (
	.Q(Latch1Reg_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[8]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[7]  (
	.Q(Latch1Reg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[7]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[6]  (
	.Q(Latch1Reg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[6]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[5]  (
	.Q(Latch1Reg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[5]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[4]  (
	.Q(Latch1Reg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[4]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[3]  (
	.Q(Latch1Reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[3]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[2]  (
	.Q(Latch1Reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[2]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:548
  SLE \Latch1Reg[1]  (
	.Q(Latch1Reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QuadCount_Z[1]),
	.EN(un3_capturelatch1counts_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[1]  (
	.Q(QB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[0]  (
	.Q(QB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA1_SigB_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[3]  (
	.Q(QA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[2]  (
	.Q(QA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[1]  (
	.Q(QA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QA[0]  (
	.Q(QA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QZ[2]  (
	.Q(QZ_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QZ_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QZ[1]  (
	.Q(QZ_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QZ_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QZ[0]  (
	.Q(QZ_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA1_SigZ_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[2]  (
	.Q(QL1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[1]  (
	.Q(QL1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:531
  SLE \QL1[0]  (
	.Q(QL1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[2]  (
	.Q(QL0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[1]  (
	.Q(QL0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QL0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:494
  SLE \QL0[0]  (
	.Q(QL0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_registrationx_1_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[2]  (
	.Q(QH_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[1]  (
	.Q(QH_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QH_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:364
  SLE \QH[0]  (
	.Q(QH_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QA1_Home_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[3]  (
	.Q(QB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:242
  SLE \QB[2]  (
	.Q(QB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(QB_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:295
  ARI1 LatchedDec_RNIFRST (
	.FCO(QuadCount_cry_cy),
	.S(LatchedDec_RNIFRST_S),
	.Y(LatchedDec_RNIFRST_Y),
	.B(N_4074_i),
	.C(LatchedDec_Z),
	.D(LatchedInc_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam LatchedDec_RNIFRST.INIT=20'h47300;
// @38:295
  ARI1 \QuadCount_RNIPP8Q1[0]  (
	.FCO(QuadCount_cry[0]),
	.S(QuadCount_s[0]),
	.Y(QuadCount_RNIPP8Q1_Y[0]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[0]),
	.FCI(QuadCount_cry_cy)
);
defparam \QuadCount_RNIPP8Q1[0] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNI4PKM2[1]  (
	.FCO(QuadCount_cry[1]),
	.S(QuadCount_s[1]),
	.Y(QuadCount_RNI4PKM2_Y[1]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[1]),
	.FCI(QuadCount_cry[0])
);
defparam \QuadCount_RNI4PKM2[1] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIGP0J3[2]  (
	.FCO(QuadCount_cry[2]),
	.S(QuadCount_s[2]),
	.Y(QuadCount_RNIGP0J3_Y[2]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[2]),
	.FCI(QuadCount_cry[1])
);
defparam \QuadCount_RNIGP0J3[2] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNITQCF4[3]  (
	.FCO(QuadCount_cry[3]),
	.S(QuadCount_s[3]),
	.Y(QuadCount_RNITQCF4_Y[3]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[3]),
	.FCI(QuadCount_cry[2])
);
defparam \QuadCount_RNITQCF4[3] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIBTOB5[4]  (
	.FCO(QuadCount_cry[4]),
	.S(QuadCount_s[4]),
	.Y(QuadCount_RNIBTOB5_Y[4]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[4]),
	.FCI(QuadCount_cry[3])
);
defparam \QuadCount_RNIBTOB5[4] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIQ0586[5]  (
	.FCO(QuadCount_cry[5]),
	.S(QuadCount_s[5]),
	.Y(QuadCount_RNIQ0586_Y[5]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[5]),
	.FCI(QuadCount_cry[4])
);
defparam \QuadCount_RNIQ0586[5] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIA5H47[6]  (
	.FCO(QuadCount_cry[6]),
	.S(QuadCount_s[6]),
	.Y(QuadCount_RNIA5H47_Y[6]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[6]),
	.FCI(QuadCount_cry[5])
);
defparam \QuadCount_RNIA5H47[6] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIRAT08[7]  (
	.FCO(QuadCount_cry[7]),
	.S(QuadCount_s[7]),
	.Y(QuadCount_RNIRAT08_Y[7]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[7]),
	.FCI(QuadCount_cry[6])
);
defparam \QuadCount_RNIRAT08[7] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIDH9T8[8]  (
	.FCO(QuadCount_cry[8]),
	.S(QuadCount_s[8]),
	.Y(QuadCount_RNIDH9T8_Y[8]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[8]),
	.FCI(QuadCount_cry[7])
);
defparam \QuadCount_RNIDH9T8[8] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNI0PLP9[9]  (
	.FCO(QuadCount_cry[9]),
	.S(QuadCount_s[9]),
	.Y(QuadCount_RNI0PLP9_Y[9]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[9]),
	.FCI(QuadCount_cry[8])
);
defparam \QuadCount_RNI0PLP9[9] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIR7PSA[10]  (
	.FCO(QuadCount_cry[10]),
	.S(QuadCount_s[10]),
	.Y(QuadCount_RNIR7PSA_Y[10]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[10]),
	.FCI(QuadCount_cry[9])
);
defparam \QuadCount_RNIR7PSA[10] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNINNSVB[11]  (
	.FCO(QuadCount_cry[11]),
	.S(QuadCount_s[11]),
	.Y(QuadCount_RNINNSVB_Y[11]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[11]),
	.FCI(QuadCount_cry[10])
);
defparam \QuadCount_RNINNSVB[11] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIK803D[12]  (
	.FCO(QuadCount_cry[12]),
	.S(QuadCount_s[12]),
	.Y(QuadCount_RNIK803D_Y[12]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[12]),
	.FCI(QuadCount_cry[11])
);
defparam \QuadCount_RNIK803D[12] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNIIQ36E[13]  (
	.FCO(QuadCount_cry[13]),
	.S(QuadCount_s[13]),
	.Y(QuadCount_RNIIQ36E_Y[13]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[13]),
	.FCI(QuadCount_cry[12])
);
defparam \QuadCount_RNIIQ36E[13] .INIT=20'h544BB;
// @38:295
  ARI1 \QuadCount_RNO[15]  (
	.FCO(QuadCount_RNO_FCO_4[15]),
	.S(QuadCount_s[15]),
	.Y(QuadCount_RNO_Y_4[15]),
	.B(N_406_i),
	.C(QuadCount_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(QuadCount_cry[14])
);
defparam \QuadCount_RNO[15] .INIT=20'h46600;
// @38:295
  ARI1 \QuadCount_RNIHD79F[14]  (
	.FCO(QuadCount_cry[14]),
	.S(QuadCount_s[14]),
	.Y(QuadCount_RNIHD79F_Y[14]),
	.B(N_4074_i),
	.C(LatchedInc_Z),
	.D(GND),
	.A(QuadCount_Z[14]),
	.FCI(QuadCount_cry[13])
);
defparam \QuadCount_RNIHD79F[14] .INIT=20'h544BB;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[2]  (
	.FCO(QuadDataOut_1_1_0_co1[2]),
	.S(QuadDataOut_1_1_0_wmux_0_S[2]),
	.Y(QuadA1DataOut_2_d0),
	.B(QuadDataOut_1_sm3),
	.C(HomeArm_Z),
	.D(QuadLatch_Z[2]),
	.A(QuadDataOut_1_1_0_y0[2]),
	.FCI(QuadDataOut_1_1_0_co0[2])
);
defparam \QuadDataOut_1_1_0_wmux_0[2] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[2]  (
	.FCO(QuadDataOut_1_1_0_co0[2]),
	.S(QuadDataOut_1_1_0_wmux_S[2]),
	.Y(QuadDataOut_1_1_0_y0[2]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[2]),
	.D(QA1_RegX_PosLmt_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[2] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[6]  (
	.FCO(QuadDataOut_1_1_0_co1[6]),
	.S(QuadDataOut_1_1_0_wmux_0_S[6]),
	.Y(QuadA1DataOut_6),
	.B(QuadDataOut_1_sm3),
	.C(Latch0InSel_Z),
	.D(QuadLatch_Z[6]),
	.A(QuadDataOut_1_1_0_y0[6]),
	.FCI(QuadDataOut_1_1_0_co0[6])
);
defparam \QuadDataOut_1_1_0_wmux_0[6] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[6]  (
	.FCO(QuadDataOut_1_1_0_co0[6]),
	.S(QuadDataOut_1_1_0_wmux_S[6]),
	.Y(QuadDataOut_1_1_0_y0[6]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[6]),
	.D(IndexLat_Z),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[6] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[5]  (
	.FCO(QuadDataOut_1_1_0_co1[5]),
	.S(QuadDataOut_1_1_0_wmux_0_S_1[5]),
	.Y(QuadA1DataOut_5),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[2]),
	.D(QuadLatch_Z[5]),
	.A(QuadDataOut_1_1_0_y0[5]),
	.FCI(QuadDataOut_1_1_0_co0[5])
);
defparam \QuadDataOut_1_1_0_wmux_0[5] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[5]  (
	.FCO(QuadDataOut_1_1_0_co0[5]),
	.S(QuadDataOut_1_1_0_wmux_S_1[5]),
	.Y(QuadDataOut_1_1_0_y0[5]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[5]),
	.D(QA1_SigB_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[5] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[1]  (
	.FCO(QuadDataOut_1_1_0_co1[1]),
	.S(QuadDataOut_1_1_0_wmux_0_S_1[1]),
	.Y(QuadA1DataOut_1_d0),
	.B(QuadDataOut_1_sm3),
	.C(IndexPolarity_Z),
	.D(QuadLatch_Z[1]),
	.A(QuadDataOut_1_1_0_y0[1]),
	.FCI(QuadDataOut_1_1_0_co0[1])
);
defparam \QuadDataOut_1_1_0_wmux_0[1] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[1]  (
	.FCO(QuadDataOut_1_1_0_co0[1]),
	.S(QuadDataOut_1_1_0_wmux_S_1[1]),
	.Y(QuadDataOut_1_1_0_y0[1]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[1]),
	.D(QA1_Home_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[1] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[3]  (
	.FCO(QuadDataOut_1_1_0_co1[3]),
	.S(QuadDataOut_1_1_0_wmux_0_S[3]),
	.Y(QuadA1DataOut_3),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[0]),
	.D(QuadLatch_Z[3]),
	.A(QuadDataOut_1_1_0_y0[3]),
	.FCI(QuadDataOut_1_1_0_co0[3])
);
defparam \QuadDataOut_1_1_0_wmux_0[3] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[3]  (
	.FCO(QuadDataOut_1_1_0_co0[3]),
	.S(QuadDataOut_1_1_0_wmux_S[3]),
	.Y(QuadDataOut_1_1_0_y0[3]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[3]),
	.D(QA1_RegY_NegLmt_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[3] .INIT=20'h0FA44;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux_0[4]  (
	.FCO(QuadDataOut_1_1_0_co1[4]),
	.S(QuadDataOut_1_1_0_wmux_0_S_3[4]),
	.Y(QuadA1DataOut_4),
	.B(QuadDataOut_1_sm3),
	.C(HomeTriggerType_Z[1]),
	.D(QuadLatch_Z[4]),
	.A(QuadDataOut_1_1_0_y0[4]),
	.FCI(QuadDataOut_1_1_0_co0[4])
);
defparam \QuadDataOut_1_1_0_wmux_0[4] .INIT=20'h0F588;
// @27:175
  ARI1 \QuadDataOut_1_1_0_wmux[4]  (
	.FCO(QuadDataOut_1_1_0_co0[4]),
	.S(QuadDataOut_1_1_0_wmux_S_3[4]),
	.Y(QuadDataOut_1_1_0_y0[4]),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[4]),
	.D(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.A(QuadDataOut_1_ss3),
	.FCI(VCC)
);
defparam \QuadDataOut_1_1_0_wmux[4] .INIT=20'h0FA44;
// @27:175
  CFG4 \QuadDataOut_1[20]  (
	.A(QuadLatch_Z[15]),
	.B(QuadDataOut_1_m3_0),
	.C(QA1LEDStatusRead),
	.D(N_1754),
	.Y(QuadA1DataOut_20)
);
defparam \QuadDataOut_1[20] .INIT=16'hAA0C;
// @27:175
  CFG4 \QuadDataOut_1_2[17]  (
	.A(QuadLatch_Z[15]),
	.B(HomeLat_Z),
	.C(N_1754),
	.D(QA1LEDStatusRead),
	.Y(QuadA1DataOut_2_4)
);
defparam \QuadDataOut_1_2[17] .INIT=16'hACA0;
// @27:175
  CFG4 QuadDataOut_1_33_1 (
	.A(N_1754),
	.B(QA1InputRead),
	.C(QA1LEDStatusRead),
	.D(EdgeMode_Z),
	.Y(QuadDataOut_1_33_1_Z)
);
defparam QuadDataOut_1_33_1.INIT=16'h5100;
// @27:175
  CFG4 QuadDataOut_1_49_1 (
	.A(N_1754),
	.B(QA1InputRead),
	.C(QA1LEDStatusRead),
	.D(ZBreak_Z),
	.Y(QuadDataOut_1_49_1_Z)
);
defparam QuadDataOut_1_49_1.INIT=16'h5100;
// @27:175
  CFG3 QuadDataOut_1_73 (
	.A(ABreak_Z),
	.B(QA1LEDStatusRead),
	.C(N_1754),
	.Y(QuadDataOut_1_73_1z)
);
defparam QuadDataOut_1_73.INIT=8'h08;
// @27:175
  CFG3 QuadDataOut_1_17 (
	.A(Latch1Lat_Z),
	.B(QA1LEDStatusRead),
	.C(N_1754),
	.Y(QuadDataOut_1_17_1z)
);
defparam QuadDataOut_1_17.INIT=8'h08;
// @27:175
  CFG3 QuadDataOut_1_9 (
	.A(BBreak_Z),
	.B(QA1LEDStatusRead),
	.C(N_1754),
	.Y(QuadDataOut_1_9_1z)
);
defparam QuadDataOut_1_9.INIT=8'h08;
// @27:175
  CFG2 QuadDataOut_1_10 (
	.A(N_1754),
	.B(QuadLatch_Z[15]),
	.Y(QuadDataOut_1_10_1z)
);
defparam QuadDataOut_1_10.INIT=4'h8;
// @27:175
  CFG3 \QuadDataOut_1_1[15]  (
	.A(N_1754),
	.B(QA1LEDStatusRead),
	.C(QuadDataOut_1_m3_0),
	.Y(QuadA1DataOut_1_2)
);
defparam \QuadDataOut_1_1[15] .INIT=8'h10;
// @27:423
  CFG4 un1_ledstatuswrite_0 (
	.A(Axis1LEDConfigWrite),
	.B(N_1035),
	.C(N_4074_i),
	.D(LearnModeEnable_Z),
	.Y(un1_ledstatuswrite_0_3)
);
defparam un1_ledstatuswrite_0.INIT=16'hF222;
// @27:175
  CFG4 QuadDataOut_1_ss3_0_a2_0 (
	.A(N_1904),
	.B(N_1937),
	.C(ExtADDR_c_0),
	.D(N_1035),
	.Y(N_1754)
);
defparam QuadDataOut_1_ss3_0_a2_0.INIT=16'h0008;
// @27:348
  CFG3 un41_decrement_0_x2_0_x2 (
	.A(QA_Z[1]),
	.B(N_1030_i),
	.C(QB_Z[2]),
	.Y(N_1216_i)
);
defparam un41_decrement_0_x2_0_x2.INIT=8'h69;
// @27:175
  CFG3 QuadDataOut_1_ss0_0_a2_0 (
	.A(ExtADDR_c_5),
	.B(ExtADDR_c_7),
	.C(ExtADDR_c_4),
	.Y(N_1952)
);
defparam QuadDataOut_1_ss0_0_a2_0.INIT=8'h10;
// @27:175
  CFG4 \QuadDataOut_1_m3[15]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_ss0),
	.C(QuadDataOut_1_m3_1_Z[15]),
	.D(Latch0Reg_Z[15]),
	.Y(QuadDataOut_1_m3_0)
);
defparam \QuadDataOut_1_m3[15] .INIT=16'h0504;
// @27:175
  CFG4 \QuadDataOut_1_m3_1[15]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[15]),
	.D(HomeReg_Z[15]),
	.Y(QuadDataOut_1_m3_1_Z[15])
);
defparam \QuadDataOut_1_m3_1[15] .INIT=16'h139B;
// @27:449
  CFG4 un3_capturehomecounts_0_o2 (
	.A(un3_capturehomecounts_0_o2_1_Z),
	.B(N_1894),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(un3_capturehomecounts_0_o2_0)
);
defparam un3_capturehomecounts_0_o2.INIT=16'hCCCD;
// @27:449
  CFG4 un3_capturehomecounts_0_o2_1_0 (
	.A(RisingHome_Z),
	.B(FallingHome_Z),
	.C(HomeTriggerType_Z[0]),
	.D(HomeArm_Z),
	.Y(un3_capturehomecounts_0_o2_1_Z)
);
defparam un3_capturehomecounts_0_o2_1_0.INIT=16'h35FF;
// @27:504
  CFG4 un3_capturelatch0counts_0 (
	.A(un3_capturelatch0counts_0_1_Z),
	.B(Latch0ArmedState_Z[1]),
	.C(RisingLatch0_Z),
	.D(FallingLatch0_Z),
	.Y(un3_capturelatch0counts_0_4)
);
defparam un3_capturelatch0counts_0.INIT=16'hA280;
// @27:504
  CFG3 un3_capturelatch0counts_0_1 (
	.A(Latch0ArmedState_Z[2]),
	.B(Latch0ArmedState_Z[1]),
	.C(Latch0ArmedState_Z[0]),
	.Y(un3_capturelatch0counts_0_1_Z)
);
defparam un3_capturelatch0counts_0_1.INIT=8'h14;
// @27:543
  CFG4 un3_capturelatch1counts_0 (
	.A(un3_capturelatch1counts_0_1_Z),
	.B(Latch1ArmedState_Z[1]),
	.C(RisingLatch1_Z),
	.D(FallingLatch1_Z),
	.Y(un3_capturelatch1counts_0_4)
);
defparam un3_capturelatch1counts_0.INIT=16'hA280;
// @27:543
  CFG3 un3_capturelatch1counts_0_1 (
	.A(Latch1ArmedState_Z[2]),
	.B(Latch1ArmedState_Z[1]),
	.C(Latch1ArmedState_Z[0]),
	.Y(un3_capturelatch1counts_0_1_Z)
);
defparam un3_capturelatch1counts_0_1.INIT=8'h14;
// @27:175
  CFG4 QuadDataOut_1_ss0_0_a2 (
	.A(N_1952),
	.B(N_1904),
	.C(N_1035),
	.D(ExtADDR_c_1),
	.Y(QuadDataOut_1_ss0)
);
defparam QuadDataOut_1_ss0_0_a2.INIT=16'h0800;
// @27:431
  CFG2 clrLearnModeDone_r (
	.A(N_4074_i),
	.B(intLearnModeDone_Z),
	.Y(clrLearnModeDone_0)
);
defparam clrLearnModeDone_r.INIT=4'h8;
// @27:337
  CFG2 intAccumOverflow_1_0_0_a2_0_5 (
	.A(QuadCount_Z[11]),
	.B(QuadCount_Z[12]),
	.Y(intAccumOverflow_1_0_0_a2_0_5_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_5.INIT=4'h1;
// @27:367
  CFG2 FallingHome_1_0_a2 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(FallingHome_1)
);
defparam FallingHome_1_0_a2.INIT=4'h4;
// @27:366
  CFG2 RisingHome_1_0_a2 (
	.A(QH_Z[1]),
	.B(QH_Z[2]),
	.Y(RisingHome_1)
);
defparam RisingHome_1_0_a2.INIT=4'h2;
// @27:348
  CFG2 \QA_RNIKB8D[2]  (
	.A(QA_Z[2]),
	.B(QB_Z[1]),
	.Y(N_1030_i)
);
defparam \QA_RNIKB8D[2] .INIT=4'h9;
// @27:294
  CFG2 LatchedDec_1_0_0_x2 (
	.A(QA_Z[1]),
	.B(QB_Z[2]),
	.Y(N_1058_i)
);
defparam LatchedDec_1_0_0_x2.INIT=4'h6;
// @27:533
  CFG2 RisingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(RisingLatch1_1_Z)
);
defparam RisingLatch1_1.INIT=4'h2;
// @27:534
  CFG2 FallingLatch1_1 (
	.A(QL1_Z[1]),
	.B(QL1_Z[2]),
	.Y(FallingLatch1_1_Z)
);
defparam FallingLatch1_1.INIT=4'h4;
// @27:496
  CFG2 RisingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(RisingLatch0_1_Z)
);
defparam RisingLatch0_1.INIT=4'h2;
// @27:497
  CFG2 FallingLatch0_1 (
	.A(QL0_Z[1]),
	.B(QL0_Z[2]),
	.Y(FallingLatch0_1_Z)
);
defparam FallingLatch0_1.INIT=4'h4;
// @18:253
  CFG3 \un1_registrationx[0]  (
	.A(Latch1InSel_Z),
	.B(QA1_RegY_NegLmt_c),
	.C(QA1_RegX_PosLmt_c),
	.Y(un1_registrationx_5[0])
);
defparam \un1_registrationx[0] .INIT=8'hD8;
// @18:253
  CFG3 \un1_registrationx_1[0]  (
	.A(Latch0InSel_Z),
	.B(QA1_RegY_NegLmt_c),
	.C(QA1_RegX_PosLmt_c),
	.Y(un1_registrationx_1_4[0])
);
defparam \un1_registrationx_1[0] .INIT=8'hD8;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[13]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_0_a2_11_Z)
);
defparam intAccumOverflow_1_0_0_a2_11.INIT=16'h4000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_10 (
	.A(QuadCount_Z[12]),
	.B(QuadCount_Z[11]),
	.C(QuadCount_Z[10]),
	.D(QuadCount_Z[9]),
	.Y(intAccumOverflow_1_0_0_a2_10_Z)
);
defparam intAccumOverflow_1_0_0_a2_10.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_9 (
	.A(QuadCount_Z[8]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[6]),
	.D(QuadCount_Z[5]),
	.Y(intAccumOverflow_1_0_0_a2_9_Z)
);
defparam intAccumOverflow_1_0_0_a2_9.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_8 (
	.A(QuadCount_Z[4]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[2]),
	.D(QuadCount_Z[1]),
	.Y(intAccumOverflow_1_0_0_a2_8_Z)
);
defparam intAccumOverflow_1_0_0_a2_8.INIT=16'h8000;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_11 (
	.A(QuadCount_Z[15]),
	.B(QuadCount_Z[14]),
	.C(QuadCount_Z[13]),
	.D(QuadCount_Z[0]),
	.Y(intAccumOverflow_1_0_0_a2_0_11_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_11.INIT=16'h0002;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_9 (
	.A(QuadCount_Z[8]),
	.B(QuadCount_Z[7]),
	.C(QuadCount_Z[6]),
	.D(QuadCount_Z[5]),
	.Y(intAccumOverflow_1_0_0_a2_0_9_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_9.INIT=16'h0001;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_8 (
	.A(QuadCount_Z[4]),
	.B(QuadCount_Z[3]),
	.C(QuadCount_Z[2]),
	.D(QuadCount_Z[1]),
	.Y(intAccumOverflow_1_0_0_a2_0_8_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_8.INIT=16'h0001;
// @27:301
  CFG2 \QuadCount_RNO_0[15]  (
	.A(LatchedInc_Z),
	.B(N_4074_i),
	.Y(N_406_i)
);
defparam \QuadCount_RNO_0[15] .INIT=4'hD;
// @27:468
  CFG3 IndexReg3_1_0 (
	.A(QZ_Z[2]),
	.B(IndexReg3_Z),
	.C(N_4074_i),
	.Y(IndexReg3_1)
);
defparam IndexReg3_1_0.INIT=8'hAE;
// @27:301
  CFG2 PostCount_RNO (
	.A(LatchedInc_Z),
	.B(LatchedDec_Z),
	.Y(un1_LatchedInc_1_i)
);
defparam PostCount_RNO.INIT=4'hE;
// @27:421
  CFG4 EdgeMode_3_i_m2 (
	.A(N_4074_i),
	.B(intEdgeMode_Z),
	.C(LearnModeEnable_Z),
	.D(DATA_in[15]),
	.Y(N_1324)
);
defparam EdgeMode_3_i_m2.INIT=16'hDF80;
// @27:391
  CFG4 IndexEdgeDetected_1_0_m2 (
	.A(QA_Z[2]),
	.B(EdgeMode_Z),
	.C(Direction_Z),
	.D(QA_Z[1]),
	.Y(N_1322)
);
defparam IndexEdgeDetected_1_0_m2.INIT=16'hEB7D;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0_13 (
	.A(QuadCount_Z[9]),
	.B(QuadCount_Z[10]),
	.C(intAccumOverflow_1_0_0_a2_0_11_Z),
	.D(intAccumOverflow_1_0_0_a2_0_5_Z),
	.Y(intAccumOverflow_1_0_0_a2_0_13_Z)
);
defparam intAccumOverflow_1_0_0_a2_0_13.INIT=16'h1000;
// @27:293
  CFG4 LatchedInc_1_0_0 (
	.A(PostCount_Z),
	.B(LatchedInc_Z),
	.C(N_1030_i),
	.D(N_1058_i),
	.Y(LatchedInc_1)
);
defparam LatchedInc_1_0_0.INIT=16'hF444;
// @27:294
  CFG4 LatchedDec_1_0_0 (
	.A(PostCount_Z),
	.B(LatchedDec_Z),
	.C(N_1030_i),
	.D(N_1058_i),
	.Y(LatchedDec_1)
);
defparam LatchedDec_1_0_0.INIT=16'h444F;
// @27:391
  CFG3 IndexEdgeDetected_1_0_o2 (
	.A(QZ_Z[2]),
	.B(QZ_Z[1]),
	.C(Direction_Z),
	.Y(N_1037)
);
defparam IndexEdgeDetected_1_0_o2.INIT=8'h42;
// @27:279
  CFG4 IllegalTransitionLat_RNO_0 (
	.A(QB_Z[3]),
	.B(QA_Z[3]),
	.C(QB_Z[1]),
	.D(QA_Z[1]),
	.Y(N_494_i)
);
defparam IllegalTransitionLat_RNO_0.INIT=16'h1248;
// @27:337
  CFG3 intAccumOverflow_1_0_0_a2_14 (
	.A(intAccumOverflow_1_0_0_a2_9_Z),
	.B(intAccumOverflow_1_0_0_a2_8_Z),
	.C(LatchedInc_Z),
	.Y(intAccumOverflow_1_0_0_a2_14_Z)
);
defparam intAccumOverflow_1_0_0_a2_14.INIT=8'h80;
// @27:391
  CFG4 IndexEdgeDetected_1_0_a2_0_0 (
	.A(HomeTriggerType_Z[2]),
	.B(HomeTriggerType_Z[1]),
	.C(HomeTriggerType_Z[0]),
	.D(HomeArm_Z),
	.Y(IndexEdgeDetected_1_0_a2_0)
);
defparam IndexEdgeDetected_1_0_a2_0_0.INIT=16'h4600;
// @27:449
  CFG4 un3_capturehomecounts_0_o2_1 (
	.A(HomeTriggerType_Z[0]),
	.B(QH_Z[2]),
	.C(HomeTriggerType_Z[2]),
	.D(HomeTriggerType_Z[1]),
	.Y(N_1335)
);
defparam un3_capturehomecounts_0_o2_1.INIT=16'h0D10;
// @27:337
  CFG4 intAccumOverflow_1_0_0_a2_0 (
	.A(intAccumOverflow_1_0_0_a2_0_13_Z),
	.B(LatchedDec_Z),
	.C(intAccumOverflow_1_0_0_a2_0_9_Z),
	.D(intAccumOverflow_1_0_0_a2_0_8_Z),
	.Y(N_1586)
);
defparam intAccumOverflow_1_0_0_a2_0.INIT=16'h8000;
// @27:410
  CFG3 intEdgeMode_2_0_a3_0_a2 (
	.A(QB_Z[2]),
	.B(N_1037),
	.C(LearnModeEnable_Z),
	.Y(intEdgeMode_2)
);
defparam intEdgeMode_2_0_a3_0_a2.INIT=8'h40;
// @27:412
  CFG3 un1_clrLearnModeDone_i_a3_i (
	.A(clrLearnModeDone_Z),
	.B(N_1037),
	.C(LearnModeEnable_Z),
	.Y(N_434)
);
defparam un1_clrLearnModeDone_i_a3_i.INIT=8'hEA;
// @27:509
  CFG3 intLatch0Lat_1 (
	.A(un3_capturelatch0counts_0_4),
	.B(N_4074_i),
	.C(intLatch0Lat_Z),
	.Y(intLatch0Lat_1_3)
);
defparam intLatch0Lat_1.INIT=8'hBA;
// @27:548
  CFG3 intLatch1Lat_1 (
	.A(un3_capturelatch1counts_0_4),
	.B(N_4074_i),
	.C(intLatch1Lat_Z),
	.Y(intLatch1Lat_1_3)
);
defparam intLatch1Lat_1.INIT=8'hBA;
// @27:432
  CFG4 intLearnModeDone_1_0_0 (
	.A(intLearnModeDone_Z),
	.B(LearnModeEnable_Z),
	.C(N_1037),
	.D(clrLearnModeDone_Z),
	.Y(intLearnModeDone_1)
);
defparam intLearnModeDone_1_0_0.INIT=16'hC0EA;
// @27:449
  CFG4 un3_capturehomecounts_0_a2 (
	.A(IndexEdgeDetected_Z),
	.B(HomeArm_Z),
	.C(N_1322),
	.D(N_1335),
	.Y(N_1894)
);
defparam un3_capturehomecounts_0_a2.INIT=16'h0800;
  CFG4 intAccumOverflow_RNO_0 (
	.A(N_1586),
	.B(intAccumOverflow_1_0_0_a2_14_Z),
	.C(intAccumOverflow_1_0_0_a2_11_Z),
	.D(intAccumOverflow_1_0_0_a2_10_Z),
	.Y(intAccumOverflow_RNO_0_0)
);
defparam intAccumOverflow_RNO_0.INIT=16'hEAAA;
// @27:391
  CFG4 IndexEdgeDetected_1_0 (
	.A(IndexEdgeDetected_1_0_a2_0),
	.B(IndexEdgeDetected_Z),
	.C(N_1322),
	.D(N_1037),
	.Y(IndexEdgeDetected_1)
);
defparam IndexEdgeDetected_1_0.INIT=16'hEAC0;
// @27:175
  CFG4 QuadDataOut_1_m2s2_0_a2 (
	.A(N_1961),
	.B(N_1898),
	.C(N_1035),
	.D(ExtADDR_c_1),
	.Y(QuadDataOut_1_sm0)
);
defparam QuadDataOut_1_m2s2_0_a2.INIT=16'h0800;
// @38:295
  CFG2 LEDStatusWrite_or_0_0_a2 (
	.A(Axis1LEDConfigWrite),
	.B(N_1035),
	.Y(QA1LEDStatusWrite)
);
defparam LEDStatusWrite_or_0_0_a2.INIT=4'h2;
// @27:457
  CFG3 intHomeLat_1 (
	.A(N_4074_i),
	.B(un3_capturehomecounts_0_o2_0),
	.C(intHomeLat_Z),
	.Y(intHomeLat_1_3)
);
defparam intHomeLat_1.INIT=8'hDC;
// @27:175
  CFG3 QuadDataOut_1_ss3_0 (
	.A(QA1LEDStatusRead),
	.B(QA1InputRead),
	.C(N_1754),
	.Y(QuadDataOut_1_ss3)
);
defparam QuadDataOut_1_ss3_0.INIT=8'hF4;
// @27:175
  CFG2 QuadDataOut_1s2_0 (
	.A(N_1754),
	.B(QA1LEDStatusRead),
	.Y(QuadDataOut_1_sm3)
);
defparam QuadDataOut_1s2_0.INIT=4'hE;
// @27:191
  CFG4 \Latch1ArmedState_1[2]  (
	.A(QA1LEDStatusWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[2]),
	.D(DATA_in[13]),
	.Y(Latch1ArmedState_1_4[2])
);
defparam \Latch1ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[1]  (
	.A(QA1LEDStatusWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[1]),
	.D(DATA_in[12]),
	.Y(Latch1ArmedState_1_4[1])
);
defparam \Latch1ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch1ArmedState_1[0]  (
	.A(QA1LEDStatusWrite),
	.B(intLatch1Lat_Z),
	.C(Latch1ArmedState_Z[0]),
	.D(DATA_in[11]),
	.Y(Latch1ArmedState_1_4[0])
);
defparam \Latch1ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 LearnModeEnable_1 (
	.A(QA1LEDStatusWrite),
	.B(clrLearnModeDone_Z),
	.C(LearnModeEnable_Z),
	.D(DATA_in[14]),
	.Y(LearnModeEnable_1_Z)
);
defparam LearnModeEnable_1.INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[2]  (
	.A(QA1LEDStatusWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[2]),
	.D(DATA_in[9]),
	.Y(Latch0ArmedState_1_4[2])
);
defparam \Latch0ArmedState_1[2] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[1]  (
	.A(QA1LEDStatusWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[1]),
	.D(DATA_in[8]),
	.Y(Latch0ArmedState_1_4[1])
);
defparam \Latch0ArmedState_1[1] .INIT=16'h3210;
// @27:191
  CFG4 \Latch0ArmedState_1[0]  (
	.A(QA1LEDStatusWrite),
	.B(intLatch0Lat_Z),
	.C(Latch0ArmedState_Z[0]),
	.D(DATA_in[7]),
	.Y(Latch0ArmedState_1_4[0])
);
defparam \Latch0ArmedState_1[0] .INIT=16'h3210;
// @27:191
  CFG4 HomeArm_1 (
	.A(QA1LEDStatusWrite),
	.B(intHomeLat_Z),
	.C(HomeArm_Z),
	.D(DATA_in[2]),
	.Y(HomeArm_1_3)
);
defparam HomeArm_1.INIT=16'h3210;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[14]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[14]),
	.D(HomeReg_Z[14]),
	.Y(QuadDataOut_1_m2_2_Z[14])
);
defparam \QuadDataOut_1_m2_2[14] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[8]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[8]),
	.D(HomeReg_Z[8]),
	.Y(QuadDataOut_1_m2_2_Z[8])
);
defparam \QuadDataOut_1_m2_2[8] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[9]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[9]),
	.D(HomeReg_Z[9]),
	.Y(QuadDataOut_1_m2_2_Z[9])
);
defparam \QuadDataOut_1_m2_2[9] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[6]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[6]),
	.D(HomeReg_Z[6]),
	.Y(QuadDataOut_1_m2_2_Z[6])
);
defparam \QuadDataOut_1_m2_2[6] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[10]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[10]),
	.D(HomeReg_Z[10]),
	.Y(QuadDataOut_1_m2_2_Z[10])
);
defparam \QuadDataOut_1_m2_2[10] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[0]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[0]),
	.D(HomeReg_Z[0]),
	.Y(QuadDataOut_1_m2_2_Z[0])
);
defparam \QuadDataOut_1_m2_2[0] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[12]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[12]),
	.D(HomeReg_Z[12]),
	.Y(QuadDataOut_1_m2_2_Z[12])
);
defparam \QuadDataOut_1_m2_2[12] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[2]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[2]),
	.D(HomeReg_Z[2]),
	.Y(QuadDataOut_1_m2_2_Z[2])
);
defparam \QuadDataOut_1_m2_2[2] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[7]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[7]),
	.D(HomeReg_Z[7]),
	.Y(QuadDataOut_1_m2_2_Z[7])
);
defparam \QuadDataOut_1_m2_2[7] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[13]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[13]),
	.D(HomeReg_Z[13]),
	.Y(QuadDataOut_1_m2_2_Z[13])
);
defparam \QuadDataOut_1_m2_2[13] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[1]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[1]),
	.D(HomeReg_Z[1]),
	.Y(QuadDataOut_1_m2_2_Z[1])
);
defparam \QuadDataOut_1_m2_2[1] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[5]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[5]),
	.D(HomeReg_Z[5]),
	.Y(QuadDataOut_1_m2_2_Z[5])
);
defparam \QuadDataOut_1_m2_2[5] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[11]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[11]),
	.D(HomeReg_Z[11]),
	.Y(QuadDataOut_1_m2_2_Z[11])
);
defparam \QuadDataOut_1_m2_2[11] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[3]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[3]),
	.D(HomeReg_Z[3]),
	.Y(QuadDataOut_1_m2_2_Z[3])
);
defparam \QuadDataOut_1_m2_2[3] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_m2_2[4]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch0Reg_Z[4]),
	.D(HomeReg_Z[4]),
	.Y(QuadDataOut_1_m2_2_Z[4])
);
defparam \QuadDataOut_1_m2_2[4] .INIT=16'hC840;
// @27:175
  CFG4 \QuadDataOut_1_2[0]  (
	.A(QuadLatch_Z[0]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(HomePolarity_Z),
	.Y(QuadA1DataOut_2[0])
);
defparam \QuadDataOut_1_2[0] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[8]  (
	.A(QuadLatch_Z[8]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch0ArmedState_Z[1]),
	.Y(QuadA1DataOut_2[8])
);
defparam \QuadDataOut_1_2[8] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[18]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_10_1z),
	.D(Latch0Lat_Z),
	.Y(QuadA1DataOut_2_5)
);
defparam \QuadDataOut_1_2[18] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[9]  (
	.A(QuadLatch_Z[9]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch0ArmedState_Z[2]),
	.Y(QuadA1DataOut_2[9])
);
defparam \QuadDataOut_1_2[9] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[11]  (
	.A(QuadLatch_Z[11]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1ArmedState_Z[0]),
	.Y(QuadA1DataOut_2[11])
);
defparam \QuadDataOut_1_2[11] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[12]  (
	.A(QuadLatch_Z[12]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1ArmedState_Z[1]),
	.Y(QuadA1DataOut_2[12])
);
defparam \QuadDataOut_1_2[12] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[21]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_10_1z),
	.D(AccumOverflow_Z),
	.Y(QuadA1DataOut_2_8)
);
defparam \QuadDataOut_1_2[21] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[10]  (
	.A(QuadLatch_Z[10]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1InSel_Z),
	.Y(QuadA1DataOut_2[10])
);
defparam \QuadDataOut_1_2[10] .INIT=16'hB080;
// @27:175
  CFG3 \QuadDataOut_1_m2_1[13]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(Latch1Reg_Z[13]),
	.Y(QuadDataOut_1_m2_1_Z[13])
);
defparam \QuadDataOut_1_m2_1[13] .INIT=8'h20;
// @27:175
  CFG4 \QuadDataOut_1_2[13]  (
	.A(QuadLatch_Z[13]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch1ArmedState_Z[2]),
	.Y(QuadA1DataOut_2_0)
);
defparam \QuadDataOut_1_2[13] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[14]  (
	.A(QuadLatch_Z[14]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(LearnModeEnable_Z),
	.Y(QuadA1DataOut_2[14])
);
defparam \QuadDataOut_1_2[14] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[7]  (
	.A(QuadLatch_Z[7]),
	.B(QuadDataOut_1_ss3),
	.C(QuadDataOut_1_sm3),
	.D(Latch0ArmedState_Z[0]),
	.Y(QuadA1DataOut_2[7])
);
defparam \QuadDataOut_1_2[7] .INIT=16'hB080;
// @27:175
  CFG4 \QuadDataOut_1_2[25]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_10_1z),
	.D(IllegalTransition_Z),
	.Y(QuadA1DataOut_2_12)
);
defparam \QuadDataOut_1_2[25] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_2[16]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_10_1z),
	.D(DirectionLat_Z),
	.Y(QuadA1DataOut_2_3)
);
defparam \QuadDataOut_1_2[16] .INIT=16'hF4F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[14]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[14]),
	.D(Latch1Reg_Z[14]),
	.Y(QuadDataOut_1_m2_Z[14])
);
defparam \QuadDataOut_1_m2[14] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[8]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[8]),
	.D(Latch1Reg_Z[8]),
	.Y(QuadDataOut_1_m2_Z[8])
);
defparam \QuadDataOut_1_m2[8] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[9]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[9]),
	.D(Latch1Reg_Z[9]),
	.Y(QuadDataOut_1_m2_Z[9])
);
defparam \QuadDataOut_1_m2[9] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[6]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[6]),
	.D(Latch1Reg_Z[6]),
	.Y(QuadDataOut_1_m2_Z[6])
);
defparam \QuadDataOut_1_m2[6] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[10]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[10]),
	.D(Latch1Reg_Z[10]),
	.Y(QuadDataOut_1_m2_Z[10])
);
defparam \QuadDataOut_1_m2[10] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[0]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[0]),
	.D(Latch1Reg_Z[0]),
	.Y(QuadDataOut_1_m2_Z[0])
);
defparam \QuadDataOut_1_m2[0] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[12]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[12]),
	.D(Latch1Reg_Z[12]),
	.Y(QuadDataOut_1_m2_Z[12])
);
defparam \QuadDataOut_1_m2[12] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[2]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[2]),
	.D(Latch1Reg_Z[2]),
	.Y(QuadDataOut_1_m2_Z[2])
);
defparam \QuadDataOut_1_m2[2] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[7]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[7]),
	.D(Latch1Reg_Z[7]),
	.Y(QuadDataOut_1_m2_Z[7])
);
defparam \QuadDataOut_1_m2[7] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[1]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[1]),
	.D(Latch1Reg_Z[1]),
	.Y(QuadDataOut_1_m2_Z[1])
);
defparam \QuadDataOut_1_m2[1] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[5]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[5]),
	.D(Latch1Reg_Z[5]),
	.Y(QuadDataOut_1_m2_Z[5])
);
defparam \QuadDataOut_1_m2[5] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[11]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[11]),
	.D(Latch1Reg_Z[11]),
	.Y(QuadDataOut_1_m2_Z[11])
);
defparam \QuadDataOut_1_m2[11] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[3]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[3]),
	.D(Latch1Reg_Z[3]),
	.Y(QuadDataOut_1_m2_Z[3])
);
defparam \QuadDataOut_1_m2[3] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_m2[4]  (
	.A(QuadDataOut_1_ss0),
	.B(QuadDataOut_1_sm0),
	.C(QuadDataOut_1_m2_2_Z[4]),
	.D(Latch1Reg_Z[4]),
	.Y(QuadDataOut_1_m2_Z[4])
);
defparam \QuadDataOut_1_m2[4] .INIT=16'hF2F0;
// @27:175
  CFG4 \QuadDataOut_1_1[13]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_2_Z[13]),
	.D(QuadDataOut_1_m2_1_Z[13]),
	.Y(QuadA1DataOut_1_0)
);
defparam \QuadDataOut_1_1[13] .INIT=16'h1110;
// @27:175
  CFG4 \QuadDataOut_1[0]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[0]),
	.D(QuadA1DataOut_2[0]),
	.Y(QuadA1DataOut_0)
);
defparam \QuadDataOut_1[0] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[8]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[8]),
	.D(QuadA1DataOut_2[8]),
	.Y(QuadA1DataOut_8)
);
defparam \QuadDataOut_1[8] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[9]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[9]),
	.D(QuadA1DataOut_2[9]),
	.Y(QuadA1DataOut_9)
);
defparam \QuadDataOut_1[9] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[11]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[11]),
	.D(QuadA1DataOut_2[11]),
	.Y(QuadA1DataOut_11)
);
defparam \QuadDataOut_1[11] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[15]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_33_1_Z),
	.C(QuadDataOut_1_10_1z),
	.D(QuadA1DataOut_1_2),
	.Y(QuadA1DataOut_15)
);
defparam \QuadDataOut_1[15] .INIT=16'hFFF8;
// @27:175
  CFG4 \QuadDataOut_1[12]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[12]),
	.D(QuadA1DataOut_2[12]),
	.Y(QuadA1DataOut_12)
);
defparam \QuadDataOut_1[12] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[10]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[10]),
	.D(QuadA1DataOut_2[10]),
	.Y(QuadA1DataOut_10)
);
defparam \QuadDataOut_1[10] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[24]  (
	.A(QuadDataOut_1_sm3),
	.B(QuadDataOut_1_49_1_Z),
	.C(QuadDataOut_1_10_1z),
	.D(QuadA1DataOut_1_2),
	.Y(QuadA1DataOut_24)
);
defparam \QuadDataOut_1[24] .INIT=16'hFFF8;
// @27:175
  CFG4 \QuadDataOut_1[14]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[14]),
	.D(QuadA1DataOut_2[14]),
	.Y(QuadA1DataOut_14)
);
defparam \QuadDataOut_1[14] .INIT=16'hFF10;
// @27:175
  CFG4 \QuadDataOut_1[7]  (
	.A(QuadDataOut_1_ss3),
	.B(QuadDataOut_1_sm3),
	.C(QuadDataOut_1_m2_Z[7]),
	.D(QuadA1DataOut_2[7]),
	.Y(QuadA1DataOut_7)
);
defparam \QuadDataOut_1[7] .INIT=16'hFF10;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* QuadXface_0 */

module Quad (
  QA1AxisFault,
  QuadDataOut_1_m3_0_d0,
  QuadDataOut_1_m3_1,
  QuadDataOut_1_m3_13,
  ExtADDR_c_2,
  ExtADDR_c_0,
  ExtADDR_c_6,
  ExtADDR_c_8,
  ExtADDR_c_5,
  ExtADDR_c_1,
  QuadA1DataOut_2_4,
  QuadA1DataOut_2_5,
  QuadA1DataOut_2_8,
  QuadA1DataOut_2_0,
  QuadA1DataOut_2_12,
  QuadA1DataOut_2_3,
  QuadA1DataOut_1_2,
  QuadA1DataOut_1_0,
  QuadA1DataOut_2_d0,
  QuadA1DataOut_6,
  QuadA1DataOut_5,
  QuadA1DataOut_1_d0,
  QuadA1DataOut_3,
  QuadA1DataOut_4,
  QuadA1DataOut_20,
  QuadA1DataOut_0,
  QuadA1DataOut_8,
  QuadA1DataOut_9,
  QuadA1DataOut_11,
  QuadA1DataOut_15,
  QuadA1DataOut_12,
  QuadA1DataOut_10,
  QuadA1DataOut_24,
  QuadA1DataOut_14,
  QuadA1DataOut_7,
  QA0AxisFault,
  QuadA0DataOut_1_0,
  QuadDataOut_1_m4_1_7,
  QuadDataOut_1_m4_1_13,
  QuadDataOut_1_m4_1_14,
  QuadDataOut_1_m4_1_6,
  QuadDataOut_1_m4_1_10,
  QuadDataOut_1_m4_1_12,
  QuadDataOut_1_m4_1_11,
  QuadDataOut_1_m4_1_0,
  QuadDataOut_1_m4_1_9,
  QuadDataOut_1_m4_1_3,
  QuadA0DataOut_2_0,
  QuadA0DataOut_2_5,
  QuadA0DataOut_2_6,
  QuadA0DataOut_5,
  QuadA0DataOut_2_d0,
  QuadA0DataOut_6,
  QuadA0DataOut_4,
  QuadA0DataOut_1_d0,
  QuadA0DataOut_20,
  QuadA0DataOut_21,
  QuadA0DataOut_7,
  QuadA0DataOut_0,
  QuadA0DataOut_12,
  QuadA0DataOut_9,
  QuadA0DataOut_11,
  QuadA0DataOut_8,
  QuadA0DataOut_16,
  QuadA0DataOut_13,
  QuadA0DataOut_14,
  QuadA0DataOut_10,
  Exp3QuadDataOut_1_0,
  Exp3Data_in_0,
  QuadDataOut_1_m4_2_0,
  QuadDataOut_1_m4_2_6,
  QuadDataOut_1_m4_2_7,
  QuadDataOut_1_m4_0_7,
  QuadDataOut_1_m4_0_14,
  QuadDataOut_1_m4_0_13,
  QuadDataOut_1_m4_0_0,
  QuadDataOut_1_m4_0_2,
  QuadDataOut_1_m4_0_6,
  QuadDataOut_1_m4_0_9,
  QuadDataOut_1_m4_0_10,
  QuadDataOut_1_m4_0_11,
  QuadDataOut_1_m4_0_12,
  QuadDataOut_1_m4_0_8,
  QuadDataOut_1_m2_1_14,
  QuadDataOut_1_m2_1_13,
  QuadDataOut_1_m2_1_7,
  QuadDataOut_1_m2_1_9,
  QuadDataOut_1_m2_1_0,
  QuadDataOut_1_m2_1_11,
  QuadDataOut_1_m2_1_12,
  QuadDataOut_1_m2_1_6,
  QuadDataOut_1_m2_1_10,
  QuadDataOut_1_m2_2_7,
  QuadDataOut_1_m2_2_0,
  QuadDataOut_1_m2_2_6,
  QuadDataOut_1_m2_0_13,
  QuadDataOut_1_m2_0_14,
  QuadDataOut_1_m2_0_7,
  QuadDataOut_1_m2_0_9,
  QuadDataOut_1_m2_0_0,
  QuadDataOut_1_m2_0_6,
  QuadDataOut_1_m2_0_10,
  QuadDataOut_1_m2_0_12,
  QuadDataOut_1_m2_0_11,
  QuadDataOut_1_m2_0_8,
  Exp3QuadDataOut_4,
  Exp3QuadDataOut_0,
  Exp3QuadDataOut_3,
  Exp3QuadDataOut_1_d0,
  Exp3QuadDataOut_18,
  Exp3QuadDataOut_19,
  Exp3QuadDataOut_17,
  Exp3QuadDataOut_20,
  Exp2QuadDataOut_m_0,
  Exp3QuadDataOut_m_0,
  Exp2QuadDataOut_1_0,
  Exp2Data_in_0,
  QuadDataOut_1_m4,
  Exp2QuadDataOut_2_0,
  Exp2QuadDataOut_2_6,
  Exp2QuadDataOut_2_4,
  QuadDataOut_1_m2_9,
  QuadDataOut_1_m2_13,
  QuadDataOut_1_m2_0_d0,
  QuadDataOut_1_m2_11,
  QuadDataOut_1_m2_7,
  QuadDataOut_1_m2_10,
  QuadDataOut_1_m2_14,
  QuadDataOut_1_m2_15,
  QuadDataOut_1_m2_12,
  QuadDataOut_1_m2_3,
  QuadDataOut_1_m2_6,
  QuadDataOut_1_m2_8,
  QuadDataOut_1_m3_0_0,
  Exp2QuadDataOut_3,
  Exp2QuadDataOut_0,
  Exp2QuadDataOut_4,
  Exp2QuadDataOut_19,
  Exp2QuadDataOut_17,
  Exp2QuadDataOut_15,
  Exp1QuadDataOut_1_0,
  Exp1Data_in_0,
  Exp1QuadDataOut_2,
  Exp1QuadDataOut_4,
  Exp1QuadDataOut_2_d0,
  Exp1QuadDataOut_5,
  Exp1QuadDataOut_1_d0,
  Exp1QuadDataOut_8,
  Exp1QuadDataOut_10,
  Exp1QuadDataOut_11,
  Exp1QuadDataOut_0,
  Exp1QuadDataOut_9,
  Exp0QuadDataOut_1_0,
  Exp0Data_in_0,
  DATA_in,
  Exp0QuadDataOut_2_1,
  Exp0QuadDataOut_2_0,
  Exp0QuadDataOut_2_5,
  Exp0QuadDataOut_2_2,
  Exp0QuadDataOut_2_6,
  Exp0QuadDataOut_2_8,
  Exp0QuadDataOut_0,
  Exp0QuadDataOut_3,
  Exp0QuadDataOut_4,
  Exp0QuadDataOut_19,
  Exp0QuadDataOut_2_d0,
  Exp0QuadDataOut_5,
  Exp0QuadDataOut_7,
  Exp0QuadDataOut_11,
  QA1_SigB_c,
  M_MUXED_ADC_DATA1_QA1_SIGA_c,
  QA1_SigZ_c,
  QA1_Home_c,
  QuadDataOut_1_sm3_4,
  QA1_RegX_PosLmt_c,
  QA1_RegY_NegLmt_c,
  QA1LEDStatusRead,
  QA1InputRead,
  QuadDataOut_1_73_0,
  QuadDataOut_1_17_3,
  QuadDataOut_1_9_2,
  QuadDataOut_1_10,
  Axis1LEDConfigWrite,
  N_1904,
  N_1937,
  N_1952,
  N_1961,
  N_1898,
  M_MUXED_ADC_DATA0_QA0_SIGB_c,
  M_MUXED_ADC_CS_QA0_SIGA_in,
  QA0_SigZ_c,
  QA0_Home_c,
  QuadDataOut_1_sm3_3,
  QA0_RegX_PosLmt_c,
  QuadDataOut_1_2_4,
  Axis0LEDConfigWrite,
  N_1035,
  QA0LEDStatusRead,
  QuadDataOut_1_17_2,
  QuadDataOut_1_41,
  QuadDataOut_1_45,
  QuadDataOut_1_61,
  QuadDataOut_1_73,
  QA0InputRead,
  RD_L_c,
  N_1939,
  N_1993,
  N_1034,
  QA0_RegY_NegLmt_c,
  un78_data_0_a2_0,
  N_843,
  N_845,
  Exp3LEDWrite,
  N_847_i,
  Exp3Q1_B,
  Exp3Q1_A,
  QuadDataOut_1_sm3_2,
  Exp3QuadInputRead,
  Exp3QuadCountRead,
  Exp3LEDRead,
  QuadDataOut_1_21,
  QuadDataOut_1_17_1,
  QuadDataOut_1_13_0,
  QuadDataOut_1_9_1,
  QuadDataOut_1_2_3,
  QuadDataOut_1_5_2,
  QuadDataOut_1_1_1,
  N_1985,
  N_1077,
  un1_data_13,
  un1_data_15,
  N_826,
  N_828,
  Exp2LEDWrite,
  N_830_i,
  Exp2Q1_B,
  Exp2Q1_A,
  QuadDataOut_1_sm3_1,
  Exp2LEDRead,
  N_1958,
  QuadDataOut_1_2_2,
  N_1078,
  QuadDataOut_1_9_0,
  QuadDataOut_1_5_1,
  QuadDataOut_1_1_0,
  QuadDataOut_1_17_0,
  N_830,
  N_811,
  N_813,
  Exp1LEDWrite,
  N_815_i,
  Exp1Q1_B,
  Exp1Q1_A,
  QuadDataOut_1_sm3_0,
  Exp1QuadCountRead,
  QuadDataOut_1_2_0,
  Exp1QuadInputRead,
  Exp1LEDRead,
  QuadDataOut_1_2_1,
  QuadDataOut_1_33,
  QuadDataOut_1_29,
  QuadDataOut_1_9,
  QuadDataOut_1_13,
  QuadDataOut_1_1,
  QuadDataOut_1_5_0,
  N_1984,
  N_1079,
  Exp1QuadHomeRead,
  SysClk,
  SynchedTick_i,
  N_4074_i,
  SysClk_i,
  N_795,
  N_797,
  H1_CLKWR_c,
  Exp0LEDWrite,
  N_799_i,
  Exp0Q1_B,
  Exp0Q1_A,
  QuadDataOut_1_sm3,
  Exp0LEDRead,
  N_2216,
  N_1957,
  QuadDataOut_1_2,
  un1_exp0quadinputread_0_a2_0,
  N_1945,
  N_1962,
  N_2219,
  N_1080,
  Exp0QuadInputRead,
  Exp0QuadLatch1Read,
  Exp0QuadHomeRead,
  QuadDataOut_1_5,
  QuadDataOut_1_17,
  QuadDataOut_1_25
)
;
input [2:0] QA1AxisFault ;
output QuadDataOut_1_m3_0_d0 ;
output QuadDataOut_1_m3_1 ;
output QuadDataOut_1_m3_13 ;
input ExtADDR_c_2 ;
input ExtADDR_c_0 ;
input ExtADDR_c_6 ;
input ExtADDR_c_8 ;
input ExtADDR_c_5 ;
input ExtADDR_c_1 ;
output QuadA1DataOut_2_4 ;
output QuadA1DataOut_2_5 ;
output QuadA1DataOut_2_8 ;
output QuadA1DataOut_2_0 ;
output QuadA1DataOut_2_12 ;
output QuadA1DataOut_2_3 ;
output QuadA1DataOut_1_2 ;
output QuadA1DataOut_1_0 ;
output QuadA1DataOut_2_d0 ;
output QuadA1DataOut_6 ;
output QuadA1DataOut_5 ;
output QuadA1DataOut_1_d0 ;
output QuadA1DataOut_3 ;
output QuadA1DataOut_4 ;
output QuadA1DataOut_20 ;
output QuadA1DataOut_0 ;
output QuadA1DataOut_8 ;
output QuadA1DataOut_9 ;
output QuadA1DataOut_11 ;
output QuadA1DataOut_15 ;
output QuadA1DataOut_12 ;
output QuadA1DataOut_10 ;
output QuadA1DataOut_24 ;
output QuadA1DataOut_14 ;
output QuadA1DataOut_7 ;
input [2:0] QA0AxisFault ;
output QuadA0DataOut_1_0 ;
output QuadDataOut_1_m4_1_7 ;
output QuadDataOut_1_m4_1_13 ;
output QuadDataOut_1_m4_1_14 ;
output QuadDataOut_1_m4_1_6 ;
output QuadDataOut_1_m4_1_10 ;
output QuadDataOut_1_m4_1_12 ;
output QuadDataOut_1_m4_1_11 ;
output QuadDataOut_1_m4_1_0 ;
output QuadDataOut_1_m4_1_9 ;
output QuadDataOut_1_m4_1_3 ;
output QuadA0DataOut_2_0 ;
output QuadA0DataOut_2_5 ;
output QuadA0DataOut_2_6 ;
output QuadA0DataOut_5 ;
output QuadA0DataOut_2_d0 ;
output QuadA0DataOut_6 ;
output QuadA0DataOut_4 ;
output QuadA0DataOut_1_d0 ;
output QuadA0DataOut_20 ;
output QuadA0DataOut_21 ;
output QuadA0DataOut_7 ;
output QuadA0DataOut_0 ;
output QuadA0DataOut_12 ;
output QuadA0DataOut_9 ;
output QuadA0DataOut_11 ;
output QuadA0DataOut_8 ;
output QuadA0DataOut_16 ;
output QuadA0DataOut_13 ;
output QuadA0DataOut_14 ;
output QuadA0DataOut_10 ;
output Exp3QuadDataOut_1_0 ;
input Exp3Data_in_0 ;
output QuadDataOut_1_m4_2_0 ;
output QuadDataOut_1_m4_2_6 ;
output QuadDataOut_1_m4_2_7 ;
output QuadDataOut_1_m4_0_7 ;
output QuadDataOut_1_m4_0_14 ;
output QuadDataOut_1_m4_0_13 ;
output QuadDataOut_1_m4_0_0 ;
output QuadDataOut_1_m4_0_2 ;
output QuadDataOut_1_m4_0_6 ;
output QuadDataOut_1_m4_0_9 ;
output QuadDataOut_1_m4_0_10 ;
output QuadDataOut_1_m4_0_11 ;
output QuadDataOut_1_m4_0_12 ;
output QuadDataOut_1_m4_0_8 ;
output QuadDataOut_1_m2_1_14 ;
output QuadDataOut_1_m2_1_13 ;
output QuadDataOut_1_m2_1_7 ;
output QuadDataOut_1_m2_1_9 ;
output QuadDataOut_1_m2_1_0 ;
output QuadDataOut_1_m2_1_11 ;
output QuadDataOut_1_m2_1_12 ;
output QuadDataOut_1_m2_1_6 ;
output QuadDataOut_1_m2_1_10 ;
output QuadDataOut_1_m2_2_7 ;
output QuadDataOut_1_m2_2_0 ;
output QuadDataOut_1_m2_2_6 ;
output QuadDataOut_1_m2_0_13 ;
output QuadDataOut_1_m2_0_14 ;
output QuadDataOut_1_m2_0_7 ;
output QuadDataOut_1_m2_0_9 ;
output QuadDataOut_1_m2_0_0 ;
output QuadDataOut_1_m2_0_6 ;
output QuadDataOut_1_m2_0_10 ;
output QuadDataOut_1_m2_0_12 ;
output QuadDataOut_1_m2_0_11 ;
output QuadDataOut_1_m2_0_8 ;
output Exp3QuadDataOut_4 ;
output Exp3QuadDataOut_0 ;
output Exp3QuadDataOut_3 ;
output Exp3QuadDataOut_1_d0 ;
output Exp3QuadDataOut_18 ;
output Exp3QuadDataOut_19 ;
output Exp3QuadDataOut_17 ;
output Exp3QuadDataOut_20 ;
output Exp2QuadDataOut_m_0 ;
output Exp3QuadDataOut_m_0 ;
output Exp2QuadDataOut_1_0 ;
input Exp2Data_in_0 ;
output [14:0] QuadDataOut_1_m4 ;
output Exp2QuadDataOut_2_0 ;
output Exp2QuadDataOut_2_6 ;
output Exp2QuadDataOut_2_4 ;
output QuadDataOut_1_m2_9 ;
output QuadDataOut_1_m2_13 ;
output QuadDataOut_1_m2_0_d0 ;
output QuadDataOut_1_m2_11 ;
output QuadDataOut_1_m2_7 ;
output QuadDataOut_1_m2_10 ;
output QuadDataOut_1_m2_14 ;
output QuadDataOut_1_m2_15 ;
output QuadDataOut_1_m2_12 ;
output QuadDataOut_1_m2_3 ;
output QuadDataOut_1_m2_6 ;
output QuadDataOut_1_m2_8 ;
output QuadDataOut_1_m3_0_0 ;
output Exp2QuadDataOut_3 ;
output Exp2QuadDataOut_0 ;
output Exp2QuadDataOut_4 ;
output Exp2QuadDataOut_19 ;
output Exp2QuadDataOut_17 ;
output Exp2QuadDataOut_15 ;
output Exp1QuadDataOut_1_0 ;
input Exp1Data_in_0 ;
output [17:15] Exp1QuadDataOut_2 ;
output Exp1QuadDataOut_4 ;
output Exp1QuadDataOut_2_d0 ;
output Exp1QuadDataOut_5 ;
output Exp1QuadDataOut_1_d0 ;
output Exp1QuadDataOut_8 ;
output Exp1QuadDataOut_10 ;
output Exp1QuadDataOut_11 ;
output Exp1QuadDataOut_0 ;
output Exp1QuadDataOut_9 ;
output Exp0QuadDataOut_1_0 ;
input Exp0Data_in_0 ;
input [15:0] DATA_in ;
output Exp0QuadDataOut_2_1 ;
output Exp0QuadDataOut_2_0 ;
output Exp0QuadDataOut_2_5 ;
output Exp0QuadDataOut_2_2 ;
output Exp0QuadDataOut_2_6 ;
output Exp0QuadDataOut_2_8 ;
output Exp0QuadDataOut_0 ;
output Exp0QuadDataOut_3 ;
output Exp0QuadDataOut_4 ;
output Exp0QuadDataOut_19 ;
output Exp0QuadDataOut_2_d0 ;
output Exp0QuadDataOut_5 ;
output Exp0QuadDataOut_7 ;
output Exp0QuadDataOut_11 ;
input QA1_SigB_c ;
input M_MUXED_ADC_DATA1_QA1_SIGA_c ;
input QA1_SigZ_c ;
input QA1_Home_c ;
output QuadDataOut_1_sm3_4 ;
input QA1_RegX_PosLmt_c ;
input QA1_RegY_NegLmt_c ;
input QA1LEDStatusRead ;
input QA1InputRead ;
output QuadDataOut_1_73_0 ;
output QuadDataOut_1_17_3 ;
output QuadDataOut_1_9_2 ;
output QuadDataOut_1_10 ;
input Axis1LEDConfigWrite ;
input N_1904 ;
input N_1937 ;
output N_1952 ;
input N_1961 ;
input N_1898 ;
input M_MUXED_ADC_DATA0_QA0_SIGB_c ;
input M_MUXED_ADC_CS_QA0_SIGA_in ;
input QA0_SigZ_c ;
input QA0_Home_c ;
output QuadDataOut_1_sm3_3 ;
input QA0_RegX_PosLmt_c ;
output QuadDataOut_1_2_4 ;
input Axis0LEDConfigWrite ;
input N_1035 ;
input QA0LEDStatusRead ;
output QuadDataOut_1_17_2 ;
output QuadDataOut_1_41 ;
output QuadDataOut_1_45 ;
output QuadDataOut_1_61 ;
output QuadDataOut_1_73 ;
input QA0InputRead ;
input RD_L_c ;
input N_1939 ;
input N_1993 ;
output N_1034 ;
input QA0_RegY_NegLmt_c ;
input un78_data_0_a2_0 ;
input N_843 ;
input N_845 ;
input Exp3LEDWrite ;
input N_847_i ;
input Exp3Q1_B ;
input Exp3Q1_A ;
output QuadDataOut_1_sm3_2 ;
input Exp3QuadInputRead ;
input Exp3QuadCountRead ;
input Exp3LEDRead ;
output QuadDataOut_1_21 ;
output QuadDataOut_1_17_1 ;
output QuadDataOut_1_13_0 ;
output QuadDataOut_1_9_1 ;
output QuadDataOut_1_2_3 ;
output QuadDataOut_1_5_2 ;
output QuadDataOut_1_1_1 ;
input N_1985 ;
input N_1077 ;
input un1_data_13 ;
input un1_data_15 ;
input N_826 ;
input N_828 ;
input Exp2LEDWrite ;
input N_830_i ;
input Exp2Q1_B ;
input Exp2Q1_A ;
output QuadDataOut_1_sm3_1 ;
input Exp2LEDRead ;
input N_1958 ;
output QuadDataOut_1_2_2 ;
input N_1078 ;
output QuadDataOut_1_9_0 ;
output QuadDataOut_1_5_1 ;
output QuadDataOut_1_1_0 ;
output QuadDataOut_1_17_0 ;
input N_830 ;
input N_811 ;
input N_813 ;
input Exp1LEDWrite ;
input N_815_i ;
input Exp1Q1_B ;
input Exp1Q1_A ;
output QuadDataOut_1_sm3_0 ;
input Exp1QuadCountRead ;
output QuadDataOut_1_2_0 ;
input Exp1QuadInputRead ;
input Exp1LEDRead ;
output QuadDataOut_1_2_1 ;
output QuadDataOut_1_33 ;
output QuadDataOut_1_29 ;
output QuadDataOut_1_9 ;
output QuadDataOut_1_13 ;
output QuadDataOut_1_1 ;
output QuadDataOut_1_5_0 ;
input N_1984 ;
input N_1079 ;
input Exp1QuadHomeRead ;
input SysClk ;
input SynchedTick_i ;
input N_4074_i ;
input SysClk_i ;
input N_795 ;
input N_797 ;
input H1_CLKWR_c ;
input Exp0LEDWrite ;
input N_799_i ;
input Exp0Q1_B ;
input Exp0Q1_A ;
output QuadDataOut_1_sm3 ;
input Exp0LEDRead ;
input N_2216 ;
input N_1957 ;
output QuadDataOut_1_2 ;
input un1_exp0quadinputread_0_a2_0 ;
input N_1945 ;
input N_1962 ;
input N_2219 ;
input N_1080 ;
input Exp0QuadInputRead ;
input Exp0QuadLatch1Read ;
input Exp0QuadHomeRead ;
output QuadDataOut_1_5 ;
output QuadDataOut_1_17 ;
output QuadDataOut_1_25 ;
wire QuadDataOut_1_m3_0_d0 ;
wire QuadDataOut_1_m3_1 ;
wire QuadDataOut_1_m3_13 ;
wire ExtADDR_c_2 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_6 ;
wire ExtADDR_c_8 ;
wire ExtADDR_c_5 ;
wire ExtADDR_c_1 ;
wire QuadA1DataOut_2_4 ;
wire QuadA1DataOut_2_5 ;
wire QuadA1DataOut_2_8 ;
wire QuadA1DataOut_2_0 ;
wire QuadA1DataOut_2_12 ;
wire QuadA1DataOut_2_3 ;
wire QuadA1DataOut_1_2 ;
wire QuadA1DataOut_1_0 ;
wire QuadA1DataOut_2_d0 ;
wire QuadA1DataOut_6 ;
wire QuadA1DataOut_5 ;
wire QuadA1DataOut_1_d0 ;
wire QuadA1DataOut_3 ;
wire QuadA1DataOut_4 ;
wire QuadA1DataOut_20 ;
wire QuadA1DataOut_0 ;
wire QuadA1DataOut_8 ;
wire QuadA1DataOut_9 ;
wire QuadA1DataOut_11 ;
wire QuadA1DataOut_15 ;
wire QuadA1DataOut_12 ;
wire QuadA1DataOut_10 ;
wire QuadA1DataOut_24 ;
wire QuadA1DataOut_14 ;
wire QuadA1DataOut_7 ;
wire QuadA0DataOut_1_0 ;
wire QuadDataOut_1_m4_1_7 ;
wire QuadDataOut_1_m4_1_13 ;
wire QuadDataOut_1_m4_1_14 ;
wire QuadDataOut_1_m4_1_6 ;
wire QuadDataOut_1_m4_1_10 ;
wire QuadDataOut_1_m4_1_12 ;
wire QuadDataOut_1_m4_1_11 ;
wire QuadDataOut_1_m4_1_0 ;
wire QuadDataOut_1_m4_1_9 ;
wire QuadDataOut_1_m4_1_3 ;
wire QuadA0DataOut_2_0 ;
wire QuadA0DataOut_2_5 ;
wire QuadA0DataOut_2_6 ;
wire QuadA0DataOut_5 ;
wire QuadA0DataOut_2_d0 ;
wire QuadA0DataOut_6 ;
wire QuadA0DataOut_4 ;
wire QuadA0DataOut_1_d0 ;
wire QuadA0DataOut_20 ;
wire QuadA0DataOut_21 ;
wire QuadA0DataOut_7 ;
wire QuadA0DataOut_0 ;
wire QuadA0DataOut_12 ;
wire QuadA0DataOut_9 ;
wire QuadA0DataOut_11 ;
wire QuadA0DataOut_8 ;
wire QuadA0DataOut_16 ;
wire QuadA0DataOut_13 ;
wire QuadA0DataOut_14 ;
wire QuadA0DataOut_10 ;
wire Exp3QuadDataOut_1_0 ;
wire Exp3Data_in_0 ;
wire QuadDataOut_1_m4_2_0 ;
wire QuadDataOut_1_m4_2_6 ;
wire QuadDataOut_1_m4_2_7 ;
wire QuadDataOut_1_m4_0_7 ;
wire QuadDataOut_1_m4_0_14 ;
wire QuadDataOut_1_m4_0_13 ;
wire QuadDataOut_1_m4_0_0 ;
wire QuadDataOut_1_m4_0_2 ;
wire QuadDataOut_1_m4_0_6 ;
wire QuadDataOut_1_m4_0_9 ;
wire QuadDataOut_1_m4_0_10 ;
wire QuadDataOut_1_m4_0_11 ;
wire QuadDataOut_1_m4_0_12 ;
wire QuadDataOut_1_m4_0_8 ;
wire QuadDataOut_1_m2_1_14 ;
wire QuadDataOut_1_m2_1_13 ;
wire QuadDataOut_1_m2_1_7 ;
wire QuadDataOut_1_m2_1_9 ;
wire QuadDataOut_1_m2_1_0 ;
wire QuadDataOut_1_m2_1_11 ;
wire QuadDataOut_1_m2_1_12 ;
wire QuadDataOut_1_m2_1_6 ;
wire QuadDataOut_1_m2_1_10 ;
wire QuadDataOut_1_m2_2_7 ;
wire QuadDataOut_1_m2_2_0 ;
wire QuadDataOut_1_m2_2_6 ;
wire QuadDataOut_1_m2_0_13 ;
wire QuadDataOut_1_m2_0_14 ;
wire QuadDataOut_1_m2_0_7 ;
wire QuadDataOut_1_m2_0_9 ;
wire QuadDataOut_1_m2_0_0 ;
wire QuadDataOut_1_m2_0_6 ;
wire QuadDataOut_1_m2_0_10 ;
wire QuadDataOut_1_m2_0_12 ;
wire QuadDataOut_1_m2_0_11 ;
wire QuadDataOut_1_m2_0_8 ;
wire Exp3QuadDataOut_4 ;
wire Exp3QuadDataOut_0 ;
wire Exp3QuadDataOut_3 ;
wire Exp3QuadDataOut_1_d0 ;
wire Exp3QuadDataOut_18 ;
wire Exp3QuadDataOut_19 ;
wire Exp3QuadDataOut_17 ;
wire Exp3QuadDataOut_20 ;
wire Exp2QuadDataOut_m_0 ;
wire Exp3QuadDataOut_m_0 ;
wire Exp2QuadDataOut_1_0 ;
wire Exp2Data_in_0 ;
wire Exp2QuadDataOut_2_0 ;
wire Exp2QuadDataOut_2_6 ;
wire Exp2QuadDataOut_2_4 ;
wire QuadDataOut_1_m2_9 ;
wire QuadDataOut_1_m2_13 ;
wire QuadDataOut_1_m2_0_d0 ;
wire QuadDataOut_1_m2_11 ;
wire QuadDataOut_1_m2_7 ;
wire QuadDataOut_1_m2_10 ;
wire QuadDataOut_1_m2_14 ;
wire QuadDataOut_1_m2_15 ;
wire QuadDataOut_1_m2_12 ;
wire QuadDataOut_1_m2_3 ;
wire QuadDataOut_1_m2_6 ;
wire QuadDataOut_1_m2_8 ;
wire QuadDataOut_1_m3_0_0 ;
wire Exp2QuadDataOut_3 ;
wire Exp2QuadDataOut_0 ;
wire Exp2QuadDataOut_4 ;
wire Exp2QuadDataOut_19 ;
wire Exp2QuadDataOut_17 ;
wire Exp2QuadDataOut_15 ;
wire Exp1QuadDataOut_1_0 ;
wire Exp1Data_in_0 ;
wire Exp1QuadDataOut_4 ;
wire Exp1QuadDataOut_2_d0 ;
wire Exp1QuadDataOut_5 ;
wire Exp1QuadDataOut_1_d0 ;
wire Exp1QuadDataOut_8 ;
wire Exp1QuadDataOut_10 ;
wire Exp1QuadDataOut_11 ;
wire Exp1QuadDataOut_0 ;
wire Exp1QuadDataOut_9 ;
wire Exp0QuadDataOut_1_0 ;
wire Exp0Data_in_0 ;
wire Exp0QuadDataOut_2_1 ;
wire Exp0QuadDataOut_2_0 ;
wire Exp0QuadDataOut_2_5 ;
wire Exp0QuadDataOut_2_2 ;
wire Exp0QuadDataOut_2_6 ;
wire Exp0QuadDataOut_2_8 ;
wire Exp0QuadDataOut_0 ;
wire Exp0QuadDataOut_3 ;
wire Exp0QuadDataOut_4 ;
wire Exp0QuadDataOut_19 ;
wire Exp0QuadDataOut_2_d0 ;
wire Exp0QuadDataOut_5 ;
wire Exp0QuadDataOut_7 ;
wire Exp0QuadDataOut_11 ;
wire QA1_SigB_c ;
wire M_MUXED_ADC_DATA1_QA1_SIGA_c ;
wire QA1_SigZ_c ;
wire QA1_Home_c ;
wire QuadDataOut_1_sm3_4 ;
wire QA1_RegX_PosLmt_c ;
wire QA1_RegY_NegLmt_c ;
wire QA1LEDStatusRead ;
wire QA1InputRead ;
wire QuadDataOut_1_73_0 ;
wire QuadDataOut_1_17_3 ;
wire QuadDataOut_1_9_2 ;
wire QuadDataOut_1_10 ;
wire Axis1LEDConfigWrite ;
wire N_1904 ;
wire N_1937 ;
wire N_1952 ;
wire N_1961 ;
wire N_1898 ;
wire M_MUXED_ADC_DATA0_QA0_SIGB_c ;
wire M_MUXED_ADC_CS_QA0_SIGA_in ;
wire QA0_SigZ_c ;
wire QA0_Home_c ;
wire QuadDataOut_1_sm3_3 ;
wire QA0_RegX_PosLmt_c ;
wire QuadDataOut_1_2_4 ;
wire Axis0LEDConfigWrite ;
wire N_1035 ;
wire QA0LEDStatusRead ;
wire QuadDataOut_1_17_2 ;
wire QuadDataOut_1_41 ;
wire QuadDataOut_1_45 ;
wire QuadDataOut_1_61 ;
wire QuadDataOut_1_73 ;
wire QA0InputRead ;
wire RD_L_c ;
wire N_1939 ;
wire N_1993 ;
wire N_1034 ;
wire QA0_RegY_NegLmt_c ;
wire un78_data_0_a2_0 ;
wire N_843 ;
wire N_845 ;
wire Exp3LEDWrite ;
wire N_847_i ;
wire Exp3Q1_B ;
wire Exp3Q1_A ;
wire QuadDataOut_1_sm3_2 ;
wire Exp3QuadInputRead ;
wire Exp3QuadCountRead ;
wire Exp3LEDRead ;
wire QuadDataOut_1_21 ;
wire QuadDataOut_1_17_1 ;
wire QuadDataOut_1_13_0 ;
wire QuadDataOut_1_9_1 ;
wire QuadDataOut_1_2_3 ;
wire QuadDataOut_1_5_2 ;
wire QuadDataOut_1_1_1 ;
wire N_1985 ;
wire N_1077 ;
wire un1_data_13 ;
wire un1_data_15 ;
wire N_826 ;
wire N_828 ;
wire Exp2LEDWrite ;
wire N_830_i ;
wire Exp2Q1_B ;
wire Exp2Q1_A ;
wire QuadDataOut_1_sm3_1 ;
wire Exp2LEDRead ;
wire N_1958 ;
wire QuadDataOut_1_2_2 ;
wire N_1078 ;
wire QuadDataOut_1_9_0 ;
wire QuadDataOut_1_5_1 ;
wire QuadDataOut_1_1_0 ;
wire QuadDataOut_1_17_0 ;
wire N_830 ;
wire N_811 ;
wire N_813 ;
wire Exp1LEDWrite ;
wire N_815_i ;
wire Exp1Q1_B ;
wire Exp1Q1_A ;
wire QuadDataOut_1_sm3_0 ;
wire Exp1QuadCountRead ;
wire QuadDataOut_1_2_0 ;
wire Exp1QuadInputRead ;
wire Exp1LEDRead ;
wire QuadDataOut_1_2_1 ;
wire QuadDataOut_1_33 ;
wire QuadDataOut_1_29 ;
wire QuadDataOut_1_9 ;
wire QuadDataOut_1_13 ;
wire QuadDataOut_1_1 ;
wire QuadDataOut_1_5_0 ;
wire N_1984 ;
wire N_1079 ;
wire Exp1QuadHomeRead ;
wire SysClk ;
wire SynchedTick_i ;
wire N_4074_i ;
wire SysClk_i ;
wire N_795 ;
wire N_797 ;
wire H1_CLKWR_c ;
wire Exp0LEDWrite ;
wire N_799_i ;
wire Exp0Q1_B ;
wire Exp0Q1_A ;
wire QuadDataOut_1_sm3 ;
wire Exp0LEDRead ;
wire N_2216 ;
wire N_1957 ;
wire QuadDataOut_1_2 ;
wire un1_exp0quadinputread_0_a2_0 ;
wire N_1945 ;
wire N_1962 ;
wire N_2219 ;
wire N_1080 ;
wire Exp0QuadInputRead ;
wire Exp0QuadLatch1Read ;
wire Exp0QuadHomeRead ;
wire QuadDataOut_1_5 ;
wire QuadDataOut_1_17 ;
wire QuadDataOut_1_25 ;
wire [3:3] QuadDataOut_1_m2_0;
wire [3:3] QuadDataOut_1_m4_0;
wire N_4173 ;
wire N_4174 ;
wire N_4175 ;
wire GND ;
wire VCC ;
// @38:180
  QuadXface_8 QuadXface_1 (
	.Exp0QuadDataOut_0(Exp0QuadDataOut_0),
	.Exp0QuadDataOut_3(Exp0QuadDataOut_3),
	.Exp0QuadDataOut_4(Exp0QuadDataOut_4),
	.Exp0QuadDataOut_19(Exp0QuadDataOut_19),
	.Exp0QuadDataOut_2_d0(Exp0QuadDataOut_2_d0),
	.Exp0QuadDataOut_5(Exp0QuadDataOut_5),
	.Exp0QuadDataOut_7(Exp0QuadDataOut_7),
	.Exp0QuadDataOut_11(Exp0QuadDataOut_11),
	.QuadDataOut_1_m2_9(QuadDataOut_1_m2_9),
	.QuadDataOut_1_m2_13(QuadDataOut_1_m2_13),
	.QuadDataOut_1_m2_0(QuadDataOut_1_m2_0_d0),
	.QuadDataOut_1_m2_11(QuadDataOut_1_m2_11),
	.QuadDataOut_1_m2_7(QuadDataOut_1_m2_7),
	.QuadDataOut_1_m2_10(QuadDataOut_1_m2_10),
	.QuadDataOut_1_m2_14(QuadDataOut_1_m2_14),
	.Exp0QuadDataOut_2_1(Exp0QuadDataOut_2_1),
	.Exp0QuadDataOut_2_0(Exp0QuadDataOut_2_0),
	.Exp0QuadDataOut_2_5(Exp0QuadDataOut_2_5),
	.Exp0QuadDataOut_2_2(Exp0QuadDataOut_2_2),
	.Exp0QuadDataOut_2_6(Exp0QuadDataOut_2_6),
	.Exp0QuadDataOut_2_8(Exp0QuadDataOut_2_8),
	.QuadDataOut_1_m4_2(QuadDataOut_1_m4[2]),
	.QuadDataOut_1_m4_7(QuadDataOut_1_m4[7]),
	.QuadDataOut_1_m4_10(QuadDataOut_1_m4[10]),
	.QuadDataOut_1_m4_14(QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_11(QuadDataOut_1_m4[11]),
	.QuadDataOut_1_m4_13(QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_0(QuadDataOut_1_m4[0]),
	.QuadDataOut_1_m4_9(QuadDataOut_1_m4[9]),
	.DATA_in(DATA_in[15:0]),
	.QuadDataOut_1_m3_0(QuadDataOut_1_m3_0_d0),
	.Exp0Data_in_0(Exp0Data_in_0),
	.Exp0QuadDataOut_1_0(Exp0QuadDataOut_1_0),
	.QuadDataOut_1_25_1z(QuadDataOut_1_25),
	.QuadDataOut_1_17_1z(QuadDataOut_1_17),
	.QuadDataOut_1_5_1z(QuadDataOut_1_5),
	.Exp0QuadHomeRead(Exp0QuadHomeRead),
	.Exp0QuadLatch1Read(Exp0QuadLatch1Read),
	.Exp0QuadInputRead(Exp0QuadInputRead),
	.N_1080(N_1080),
	.N_2219(N_2219),
	.N_1962(N_1962),
	.N_1945(N_1945),
	.un1_exp0quadinputread_0_a2_0(un1_exp0quadinputread_0_a2_0),
	.QuadDataOut_1_2(QuadDataOut_1_2),
	.N_1957(N_1957),
	.N_2216(N_2216),
	.Exp0LEDRead(Exp0LEDRead),
	.QuadDataOut_1_sm3(QuadDataOut_1_sm3),
	.Exp0Q1_A(Exp0Q1_A),
	.Exp0Q1_B(Exp0Q1_B),
	.N_799_i(N_799_i),
	.Exp0LEDWrite(Exp0LEDWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.N_797(N_797),
	.N_795(N_795),
	.SysClk_i(SysClk_i),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
// @38:203
  QuadXface_8_0 QuadXface_2 (
	.Exp1QuadDataOut_4(Exp1QuadDataOut_4),
	.Exp1QuadDataOut_2_d0(Exp1QuadDataOut_2_d0),
	.Exp1QuadDataOut_5(Exp1QuadDataOut_5),
	.Exp1QuadDataOut_1_d0(Exp1QuadDataOut_1_d0),
	.Exp1QuadDataOut_8(Exp1QuadDataOut_8),
	.Exp1QuadDataOut_10(Exp1QuadDataOut_10),
	.Exp1QuadDataOut_11(Exp1QuadDataOut_11),
	.Exp1QuadDataOut_0(Exp1QuadDataOut_0),
	.Exp1QuadDataOut_9(Exp1QuadDataOut_9),
	.QuadDataOut_1_m2_12(QuadDataOut_1_m2_15),
	.QuadDataOut_1_m2_10(QuadDataOut_1_m2_0_13),
	.QuadDataOut_1_m2_9(QuadDataOut_1_m2_12),
	.QuadDataOut_1_m2_0(QuadDataOut_1_m2_3),
	.QuadDataOut_1_m2_11(QuadDataOut_1_m2_0_14),
	.QuadDataOut_1_m2_3(QuadDataOut_1_m2_6),
	.QuadDataOut_1_m2_4(QuadDataOut_1_m2_0_7),
	.Exp1QuadDataOut_2(Exp1QuadDataOut_2[17:15]),
	.QuadDataOut_1_m4_0(QuadDataOut_1_m4[3]),
	.QuadDataOut_1_m4_3(QuadDataOut_1_m4[6]),
	.QuadDataOut_1_m4_4(QuadDataOut_1_m4_0_7),
	.QuadDataOut_1_m4_9(QuadDataOut_1_m4[12]),
	.QuadDataOut_1_m4_11(QuadDataOut_1_m4_0_14),
	.QuadDataOut_1_m4_10(QuadDataOut_1_m4_0_13),
	.DATA_in(DATA_in[15:0]),
	.Exp1Data_in_0(Exp1Data_in_0),
	.Exp1QuadDataOut_1_0(Exp1QuadDataOut_1_0),
	.Exp1QuadHomeRead(Exp1QuadHomeRead),
	.N_1079(N_1079),
	.N_2219(N_2219),
	.N_1984(N_1984),
	.N_1962(N_1962),
	.N_1945(N_1945),
	.QuadDataOut_1_5_1z(QuadDataOut_1_5_0),
	.QuadDataOut_1_1_1z(QuadDataOut_1_1),
	.QuadDataOut_1_13_1z(QuadDataOut_1_13),
	.QuadDataOut_1_9_1z(QuadDataOut_1_9),
	.QuadDataOut_1_29_1z(QuadDataOut_1_29),
	.QuadDataOut_1_33_1z(QuadDataOut_1_33),
	.QuadDataOut_1_2_1_1z(QuadDataOut_1_2_1),
	.Exp1LEDRead(Exp1LEDRead),
	.Exp1QuadInputRead(Exp1QuadInputRead),
	.QuadDataOut_1_2(QuadDataOut_1_2_0),
	.Exp1QuadCountRead(Exp1QuadCountRead),
	.QuadDataOut_1_sm3(QuadDataOut_1_sm3_0),
	.Exp1Q1_A(Exp1Q1_A),
	.Exp1Q1_B(Exp1Q1_B),
	.N_815_i(N_815_i),
	.Exp1LEDWrite(Exp1LEDWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.N_813(N_813),
	.N_811(N_811),
	.SysClk_i(SysClk_i),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
// @38:226
  QuadXface_8_1 QuadXface_3 (
	.Exp2QuadDataOut_3(Exp2QuadDataOut_3),
	.Exp2QuadDataOut_0(Exp2QuadDataOut_0),
	.Exp2QuadDataOut_4(Exp2QuadDataOut_4),
	.Exp2QuadDataOut_19(Exp2QuadDataOut_19),
	.Exp2QuadDataOut_17(Exp2QuadDataOut_17),
	.Exp2QuadDataOut_15(Exp2QuadDataOut_15),
	.QuadDataOut_1_m3_0(QuadDataOut_1_m3_0_0),
	.QuadDataOut_1_m2_9(QuadDataOut_1_m2_0_9),
	.QuadDataOut_1_m2_14(QuadDataOut_1_m2_1_14),
	.QuadDataOut_1_m2_0(QuadDataOut_1_m2_0_0),
	.QuadDataOut_1_m2_6(QuadDataOut_1_m2_0_6),
	.QuadDataOut_1_m2_10(QuadDataOut_1_m2_0_10),
	.QuadDataOut_1_m2_13(QuadDataOut_1_m2_1_13),
	.QuadDataOut_1_m2_8(QuadDataOut_1_m2_8),
	.QuadDataOut_1_m2_7(QuadDataOut_1_m2_1_7),
	.QuadDataOut_1_m2_12(QuadDataOut_1_m2_0_12),
	.QuadDataOut_1_m2_11(QuadDataOut_1_m2_0_11),
	.QuadDataOut_1_m2_3(QuadDataOut_1_m2_0[3]),
	.Exp2QuadDataOut_2_0(Exp2QuadDataOut_2_0),
	.Exp2QuadDataOut_2_6(Exp2QuadDataOut_2_6),
	.Exp2QuadDataOut_2_4(Exp2QuadDataOut_2_4),
	.QuadDataOut_1_m4({QuadDataOut_1_m4_1_14, QuadDataOut_1_m4_1_13, QuadDataOut_1_m4_0_12, QuadDataOut_1_m4_0_11, QuadDataOut_1_m4_0_10, QuadDataOut_1_m4_0_9, QuadDataOut_1_m4[8], QuadDataOut_1_m4_1_7, QuadDataOut_1_m4_0_6, N_4175, N_4174, QuadDataOut_1_m4_0[3], QuadDataOut_1_m4_0_2, N_4173, QuadDataOut_1_m4_0_0}),
	.DATA_in(DATA_in[15:0]),
	.Exp2Data_in_0(Exp2Data_in_0),
	.Exp2QuadDataOut_1_0(Exp2QuadDataOut_1_0),
	.N_830(N_830),
	.QuadDataOut_1_17_1z(QuadDataOut_1_17_0),
	.QuadDataOut_1_1_1z(QuadDataOut_1_1_0),
	.QuadDataOut_1_5_1z(QuadDataOut_1_5_1),
	.QuadDataOut_1_9_1z(QuadDataOut_1_9_0),
	.N_1962(N_1962),
	.N_1078(N_1078),
	.N_1945(N_1945),
	.N_2219(N_2219),
	.QuadDataOut_1_2(QuadDataOut_1_2_2),
	.N_2216(N_2216),
	.N_1958(N_1958),
	.un1_exp0quadinputread_0_a2_0(un1_exp0quadinputread_0_a2_0),
	.Exp2LEDRead(Exp2LEDRead),
	.QuadDataOut_1_sm3(QuadDataOut_1_sm3_1),
	.Exp2Q1_A(Exp2Q1_A),
	.Exp2Q1_B(Exp2Q1_B),
	.N_830_i(N_830_i),
	.Exp2LEDWrite(Exp2LEDWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.N_828(N_828),
	.N_826(N_826),
	.SysClk_i(SysClk_i),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
// @38:249
  QuadXface_8_2 QuadXface_4 (
	.Exp3QuadDataOut_m_0(Exp3QuadDataOut_m_0),
	.Exp2QuadDataOut_m_0(Exp2QuadDataOut_m_0),
	.QuadDataOut_1_m2_0_0(QuadDataOut_1_m2_0[3]),
	.QuadDataOut_1_m4_0_0(QuadDataOut_1_m4_0[3]),
	.Exp3QuadDataOut_4(Exp3QuadDataOut_4),
	.Exp3QuadDataOut_0(Exp3QuadDataOut_0),
	.Exp3QuadDataOut_3(Exp3QuadDataOut_3),
	.Exp3QuadDataOut_1_d0(Exp3QuadDataOut_1_d0),
	.Exp3QuadDataOut_18(Exp3QuadDataOut_18),
	.Exp3QuadDataOut_19(Exp3QuadDataOut_19),
	.Exp3QuadDataOut_17(Exp3QuadDataOut_17),
	.Exp3QuadDataOut_20(Exp3QuadDataOut_20),
	.QuadDataOut_1_m2_9(QuadDataOut_1_m2_1_9),
	.QuadDataOut_1_m2_0_d0(QuadDataOut_1_m2_1_0),
	.QuadDataOut_1_m2_11(QuadDataOut_1_m2_1_11),
	.QuadDataOut_1_m2_8(QuadDataOut_1_m2_0_8),
	.QuadDataOut_1_m2_14(QuadDataOut_1_m2_2_7),
	.QuadDataOut_1_m2_12(QuadDataOut_1_m2_1_12),
	.QuadDataOut_1_m2_6(QuadDataOut_1_m2_1_6),
	.QuadDataOut_1_m2_7(QuadDataOut_1_m2_2_0),
	.QuadDataOut_1_m2_13(QuadDataOut_1_m2_2_6),
	.QuadDataOut_1_m2_10(QuadDataOut_1_m2_1_10),
	.QuadDataOut_1_m4_6(QuadDataOut_1_m4_1_6),
	.QuadDataOut_1_m4_7(QuadDataOut_1_m4_2_0),
	.QuadDataOut_1_m4_8(QuadDataOut_1_m4_0_8),
	.QuadDataOut_1_m4_10(QuadDataOut_1_m4_1_10),
	.QuadDataOut_1_m4_12(QuadDataOut_1_m4_1_12),
	.QuadDataOut_1_m4_13(QuadDataOut_1_m4_2_6),
	.QuadDataOut_1_m4_14(QuadDataOut_1_m4_2_7),
	.QuadDataOut_1_m4_11(QuadDataOut_1_m4_1_11),
	.QuadDataOut_1_m4_0_d0(QuadDataOut_1_m4_1_0),
	.QuadDataOut_1_m4_9(QuadDataOut_1_m4_1_9),
	.DATA_in(DATA_in[15:0]),
	.Exp3Data_in_0(Exp3Data_in_0),
	.Exp3QuadDataOut_1_0(Exp3QuadDataOut_1_0),
	.un1_data_15(un1_data_15),
	.QuadDataOut_1_sm3_0(QuadDataOut_1_sm3_1),
	.un1_data_13(un1_data_13),
	.N_1962(N_1962),
	.N_1077(N_1077),
	.N_1945(N_1945),
	.N_1985(N_1985),
	.N_2219(N_2219),
	.QuadDataOut_1_1_1z(QuadDataOut_1_1_1),
	.QuadDataOut_1_5_1z(QuadDataOut_1_5_2),
	.QuadDataOut_1_2(QuadDataOut_1_2_3),
	.QuadDataOut_1_9_1z(QuadDataOut_1_9_1),
	.QuadDataOut_1_13_1z(QuadDataOut_1_13_0),
	.QuadDataOut_1_17_1z(QuadDataOut_1_17_1),
	.QuadDataOut_1_21_1z(QuadDataOut_1_21),
	.Exp3LEDRead(Exp3LEDRead),
	.Exp3QuadCountRead(Exp3QuadCountRead),
	.Exp3QuadInputRead(Exp3QuadInputRead),
	.QuadDataOut_1_sm3(QuadDataOut_1_sm3_2),
	.Exp3Q1_A(Exp3Q1_A),
	.Exp3Q1_B(Exp3Q1_B),
	.N_847_i(N_847_i),
	.Exp3LEDWrite(Exp3LEDWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.N_845(N_845),
	.N_843(N_843),
	.SysClk_i(SysClk_i),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
// @38:272
  QuadXface_1 QuadXface_5 (
	.QuadA0DataOut_5(QuadA0DataOut_5),
	.QuadA0DataOut_2_d0(QuadA0DataOut_2_d0),
	.QuadA0DataOut_6(QuadA0DataOut_6),
	.QuadA0DataOut_4(QuadA0DataOut_4),
	.QuadA0DataOut_1_d0(QuadA0DataOut_1_d0),
	.QuadA0DataOut_20(QuadA0DataOut_20),
	.QuadA0DataOut_21(QuadA0DataOut_21),
	.QuadA0DataOut_7(QuadA0DataOut_7),
	.QuadA0DataOut_0(QuadA0DataOut_0),
	.QuadA0DataOut_12(QuadA0DataOut_12),
	.QuadA0DataOut_9(QuadA0DataOut_9),
	.QuadA0DataOut_11(QuadA0DataOut_11),
	.QuadA0DataOut_8(QuadA0DataOut_8),
	.QuadA0DataOut_16(QuadA0DataOut_16),
	.QuadA0DataOut_13(QuadA0DataOut_13),
	.QuadA0DataOut_14(QuadA0DataOut_14),
	.QuadA0DataOut_10(QuadA0DataOut_10),
	.QuadDataOut_1_m3_0(QuadDataOut_1_m3_1),
	.QuadA0DataOut_2_0(QuadA0DataOut_2_0),
	.QuadA0DataOut_2_5(QuadA0DataOut_2_5),
	.QuadA0DataOut_2_6(QuadA0DataOut_2_6),
	.DATA_in(DATA_in[15:0]),
	.QuadDataOut_1_m4_0(QuadDataOut_1_m4_1_3),
	.ExtADDR_c_2(ExtADDR_c_2),
	.ExtADDR_c_0(ExtADDR_c_0),
	.ExtADDR_c_6(ExtADDR_c_6),
	.ExtADDR_c_8(ExtADDR_c_8),
	.ExtADDR_c_5(ExtADDR_c_5),
	.QuadA0DataOut_1_0(QuadA0DataOut_1_0),
	.QA0AxisFault(QA0AxisFault[2:0]),
	.un78_data_0_a2_0(un78_data_0_a2_0),
	.QA0_RegY_NegLmt_c(QA0_RegY_NegLmt_c),
	.N_1034(N_1034),
	.N_1993(N_1993),
	.N_1939(N_1939),
	.RD_L_c(RD_L_c),
	.QA0InputRead(QA0InputRead),
	.QuadDataOut_1_73_1z(QuadDataOut_1_73),
	.QuadDataOut_1_61_1z(QuadDataOut_1_61),
	.QuadDataOut_1_45_1z(QuadDataOut_1_45),
	.QuadDataOut_1_41_1z(QuadDataOut_1_41),
	.QuadDataOut_1_17_1z(QuadDataOut_1_17_2),
	.QA0LEDStatusRead(QA0LEDStatusRead),
	.N_1035(N_1035),
	.Axis0LEDConfigWrite(Axis0LEDConfigWrite),
	.QuadDataOut_1_2(QuadDataOut_1_2_4),
	.QA0_RegX_PosLmt_c(QA0_RegX_PosLmt_c),
	.QuadDataOut_1_sm3(QuadDataOut_1_sm3_3),
	.QA0_Home_c(QA0_Home_c),
	.QA0_SigZ_c(QA0_SigZ_c),
	.M_MUXED_ADC_CS_QA0_SIGA_in(M_MUXED_ADC_CS_QA0_SIGA_in),
	.M_MUXED_ADC_DATA0_QA0_SIGB_c(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SysClk_i(SysClk_i),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
// @38:295
  QuadXface_0 QuadXface_6 (
	.QuadA1DataOut_2_d0(QuadA1DataOut_2_d0),
	.QuadA1DataOut_6(QuadA1DataOut_6),
	.QuadA1DataOut_5(QuadA1DataOut_5),
	.QuadA1DataOut_1_d0(QuadA1DataOut_1_d0),
	.QuadA1DataOut_3(QuadA1DataOut_3),
	.QuadA1DataOut_4(QuadA1DataOut_4),
	.QuadA1DataOut_20(QuadA1DataOut_20),
	.QuadA1DataOut_0(QuadA1DataOut_0),
	.QuadA1DataOut_8(QuadA1DataOut_8),
	.QuadA1DataOut_9(QuadA1DataOut_9),
	.QuadA1DataOut_11(QuadA1DataOut_11),
	.QuadA1DataOut_15(QuadA1DataOut_15),
	.QuadA1DataOut_12(QuadA1DataOut_12),
	.QuadA1DataOut_10(QuadA1DataOut_10),
	.QuadA1DataOut_24(QuadA1DataOut_24),
	.QuadA1DataOut_14(QuadA1DataOut_14),
	.QuadA1DataOut_7(QuadA1DataOut_7),
	.QuadA1DataOut_1_2(QuadA1DataOut_1_2),
	.QuadA1DataOut_1_0(QuadA1DataOut_1_0),
	.QuadA1DataOut_2_4(QuadA1DataOut_2_4),
	.QuadA1DataOut_2_5(QuadA1DataOut_2_5),
	.QuadA1DataOut_2_8(QuadA1DataOut_2_8),
	.QuadA1DataOut_2_0(QuadA1DataOut_2_0),
	.QuadA1DataOut_2_12(QuadA1DataOut_2_12),
	.QuadA1DataOut_2_3(QuadA1DataOut_2_3),
	.DATA_in(DATA_in[15:0]),
	.ExtADDR_c_0(ExtADDR_c_1),
	.ExtADDR_c_5(ExtADDR_c_6),
	.ExtADDR_c_7(ExtADDR_c_8),
	.ExtADDR_c_4(ExtADDR_c_5),
	.ExtADDR_c_1(ExtADDR_c_2),
	.QuadDataOut_1_m3_0(QuadDataOut_1_m3_13),
	.QA1AxisFault(QA1AxisFault[2:0]),
	.N_1898(N_1898),
	.N_1961(N_1961),
	.N_1952(N_1952),
	.N_1937(N_1937),
	.N_1904(N_1904),
	.N_1035(N_1035),
	.Axis1LEDConfigWrite(Axis1LEDConfigWrite),
	.QuadDataOut_1_10_1z(QuadDataOut_1_10),
	.QuadDataOut_1_9_1z(QuadDataOut_1_9_2),
	.QuadDataOut_1_17_1z(QuadDataOut_1_17_3),
	.QuadDataOut_1_73_1z(QuadDataOut_1_73_0),
	.QA1InputRead(QA1InputRead),
	.QA1LEDStatusRead(QA1LEDStatusRead),
	.QA1_RegY_NegLmt_c(QA1_RegY_NegLmt_c),
	.QA1_RegX_PosLmt_c(QA1_RegX_PosLmt_c),
	.QuadDataOut_1_sm3(QuadDataOut_1_sm3_4),
	.QA1_Home_c(QA1_Home_c),
	.QA1_SigZ_c(QA1_SigZ_c),
	.M_MUXED_ADC_DATA1_QA1_SIGA_c(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.QA1_SigB_c(QA1_SigB_c),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SysClk_i(SysClk_i),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(SynchedTick_i),
	.SysClk(SysClk)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Quad */

module LatencyCounter (
  latencyDataOut,
  LatencyCounterRead,
  N_4074_i,
  SynchedTick_i,
  H1_CLK_i
)
;
output [31:0] latencyDataOut ;
input LatencyCounterRead ;
input N_4074_i ;
input SynchedTick_i ;
input H1_CLK_i ;
wire LatencyCounterRead ;
wire N_4074_i ;
wire SynchedTick_i ;
wire H1_CLK_i ;
wire [30:0] LatencyCounter_s;
wire [31:31] LatencyCounter_s_Z;
wire [0:0] LatencyCounter_or_Z;
wire [30:1] LatencyCounter_cry_Z;
wire [30:1] LatencyCounter_cry_Y;
wire [31:31] LatencyCounter_s_FCO;
wire [31:31] LatencyCounter_s_Y;
wire VCC ;
wire GND ;
wire LatencyCounter_s_1595_FCO ;
wire LatencyCounter_s_1595_S ;
wire LatencyCounter_s_1595_Y ;
  CFG1 \LatencyCounter_RNO[0]  (
	.A(latencyDataOut[0]),
	.Y(LatencyCounter_s[0])
);
defparam \LatencyCounter_RNO[0] .INIT=2'h1;
// @24:50
  SLE \LatencyCounter[31]  (
	.Q(latencyDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s_Z[31]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[30]  (
	.Q(latencyDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[30]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[29]  (
	.Q(latencyDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[29]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[28]  (
	.Q(latencyDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[28]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[27]  (
	.Q(latencyDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[27]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[26]  (
	.Q(latencyDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[26]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[25]  (
	.Q(latencyDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[25]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[24]  (
	.Q(latencyDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[24]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[23]  (
	.Q(latencyDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[23]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[22]  (
	.Q(latencyDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[22]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[21]  (
	.Q(latencyDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[21]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[20]  (
	.Q(latencyDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[20]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[19]  (
	.Q(latencyDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[19]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[18]  (
	.Q(latencyDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[18]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[17]  (
	.Q(latencyDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[17]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[16]  (
	.Q(latencyDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[16]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[15]  (
	.Q(latencyDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[15]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[14]  (
	.Q(latencyDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[14]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[13]  (
	.Q(latencyDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[13]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[12]  (
	.Q(latencyDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[12]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[11]  (
	.Q(latencyDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[11]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[10]  (
	.Q(latencyDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[10]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[9]  (
	.Q(latencyDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[9]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[8]  (
	.Q(latencyDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[8]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[7]  (
	.Q(latencyDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[7]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[6]  (
	.Q(latencyDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[6]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[5]  (
	.Q(latencyDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[5]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[4]  (
	.Q(latencyDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[4]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[3]  (
	.Q(latencyDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[3]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[2]  (
	.Q(latencyDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[2]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[1]  (
	.Q(latencyDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[1]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @24:50
  SLE \LatencyCounter[0]  (
	.Q(latencyDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK_i),
	.D(LatencyCounter_s[0]),
	.EN(LatencyCounter_or_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
  CFG2 \LatencyCounter_or[0]  (
	.A(N_4074_i),
	.B(LatencyCounterRead),
	.Y(LatencyCounter_or_Z[0])
);
defparam \LatencyCounter_or[0] .INIT=4'hE;
// @24:50
  ARI1 LatencyCounter_s_1595 (
	.FCO(LatencyCounter_s_1595_FCO),
	.S(LatencyCounter_s_1595_S),
	.Y(LatencyCounter_s_1595_Y),
	.B(latencyDataOut[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam LatencyCounter_s_1595.INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[1]  (
	.FCO(LatencyCounter_cry_Z[1]),
	.S(LatencyCounter_s[1]),
	.Y(LatencyCounter_cry_Y[1]),
	.B(latencyDataOut[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_s_1595_FCO)
);
defparam \LatencyCounter_cry[1] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[2]  (
	.FCO(LatencyCounter_cry_Z[2]),
	.S(LatencyCounter_s[2]),
	.Y(LatencyCounter_cry_Y[2]),
	.B(latencyDataOut[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[1])
);
defparam \LatencyCounter_cry[2] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[3]  (
	.FCO(LatencyCounter_cry_Z[3]),
	.S(LatencyCounter_s[3]),
	.Y(LatencyCounter_cry_Y[3]),
	.B(latencyDataOut[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[2])
);
defparam \LatencyCounter_cry[3] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[4]  (
	.FCO(LatencyCounter_cry_Z[4]),
	.S(LatencyCounter_s[4]),
	.Y(LatencyCounter_cry_Y[4]),
	.B(latencyDataOut[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[3])
);
defparam \LatencyCounter_cry[4] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[5]  (
	.FCO(LatencyCounter_cry_Z[5]),
	.S(LatencyCounter_s[5]),
	.Y(LatencyCounter_cry_Y[5]),
	.B(latencyDataOut[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[4])
);
defparam \LatencyCounter_cry[5] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[6]  (
	.FCO(LatencyCounter_cry_Z[6]),
	.S(LatencyCounter_s[6]),
	.Y(LatencyCounter_cry_Y[6]),
	.B(latencyDataOut[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[5])
);
defparam \LatencyCounter_cry[6] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[7]  (
	.FCO(LatencyCounter_cry_Z[7]),
	.S(LatencyCounter_s[7]),
	.Y(LatencyCounter_cry_Y[7]),
	.B(latencyDataOut[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[6])
);
defparam \LatencyCounter_cry[7] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[8]  (
	.FCO(LatencyCounter_cry_Z[8]),
	.S(LatencyCounter_s[8]),
	.Y(LatencyCounter_cry_Y[8]),
	.B(latencyDataOut[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[7])
);
defparam \LatencyCounter_cry[8] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[9]  (
	.FCO(LatencyCounter_cry_Z[9]),
	.S(LatencyCounter_s[9]),
	.Y(LatencyCounter_cry_Y[9]),
	.B(latencyDataOut[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[8])
);
defparam \LatencyCounter_cry[9] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[10]  (
	.FCO(LatencyCounter_cry_Z[10]),
	.S(LatencyCounter_s[10]),
	.Y(LatencyCounter_cry_Y[10]),
	.B(latencyDataOut[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[9])
);
defparam \LatencyCounter_cry[10] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[11]  (
	.FCO(LatencyCounter_cry_Z[11]),
	.S(LatencyCounter_s[11]),
	.Y(LatencyCounter_cry_Y[11]),
	.B(latencyDataOut[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[10])
);
defparam \LatencyCounter_cry[11] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[12]  (
	.FCO(LatencyCounter_cry_Z[12]),
	.S(LatencyCounter_s[12]),
	.Y(LatencyCounter_cry_Y[12]),
	.B(latencyDataOut[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[11])
);
defparam \LatencyCounter_cry[12] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[13]  (
	.FCO(LatencyCounter_cry_Z[13]),
	.S(LatencyCounter_s[13]),
	.Y(LatencyCounter_cry_Y[13]),
	.B(latencyDataOut[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[12])
);
defparam \LatencyCounter_cry[13] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[14]  (
	.FCO(LatencyCounter_cry_Z[14]),
	.S(LatencyCounter_s[14]),
	.Y(LatencyCounter_cry_Y[14]),
	.B(latencyDataOut[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[13])
);
defparam \LatencyCounter_cry[14] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[15]  (
	.FCO(LatencyCounter_cry_Z[15]),
	.S(LatencyCounter_s[15]),
	.Y(LatencyCounter_cry_Y[15]),
	.B(latencyDataOut[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[14])
);
defparam \LatencyCounter_cry[15] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[16]  (
	.FCO(LatencyCounter_cry_Z[16]),
	.S(LatencyCounter_s[16]),
	.Y(LatencyCounter_cry_Y[16]),
	.B(latencyDataOut[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[15])
);
defparam \LatencyCounter_cry[16] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[17]  (
	.FCO(LatencyCounter_cry_Z[17]),
	.S(LatencyCounter_s[17]),
	.Y(LatencyCounter_cry_Y[17]),
	.B(latencyDataOut[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[16])
);
defparam \LatencyCounter_cry[17] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[18]  (
	.FCO(LatencyCounter_cry_Z[18]),
	.S(LatencyCounter_s[18]),
	.Y(LatencyCounter_cry_Y[18]),
	.B(latencyDataOut[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[17])
);
defparam \LatencyCounter_cry[18] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[19]  (
	.FCO(LatencyCounter_cry_Z[19]),
	.S(LatencyCounter_s[19]),
	.Y(LatencyCounter_cry_Y[19]),
	.B(latencyDataOut[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[18])
);
defparam \LatencyCounter_cry[19] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[20]  (
	.FCO(LatencyCounter_cry_Z[20]),
	.S(LatencyCounter_s[20]),
	.Y(LatencyCounter_cry_Y[20]),
	.B(latencyDataOut[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[19])
);
defparam \LatencyCounter_cry[20] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[21]  (
	.FCO(LatencyCounter_cry_Z[21]),
	.S(LatencyCounter_s[21]),
	.Y(LatencyCounter_cry_Y[21]),
	.B(latencyDataOut[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[20])
);
defparam \LatencyCounter_cry[21] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[22]  (
	.FCO(LatencyCounter_cry_Z[22]),
	.S(LatencyCounter_s[22]),
	.Y(LatencyCounter_cry_Y[22]),
	.B(latencyDataOut[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[21])
);
defparam \LatencyCounter_cry[22] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[23]  (
	.FCO(LatencyCounter_cry_Z[23]),
	.S(LatencyCounter_s[23]),
	.Y(LatencyCounter_cry_Y[23]),
	.B(latencyDataOut[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[22])
);
defparam \LatencyCounter_cry[23] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[24]  (
	.FCO(LatencyCounter_cry_Z[24]),
	.S(LatencyCounter_s[24]),
	.Y(LatencyCounter_cry_Y[24]),
	.B(latencyDataOut[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[23])
);
defparam \LatencyCounter_cry[24] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[25]  (
	.FCO(LatencyCounter_cry_Z[25]),
	.S(LatencyCounter_s[25]),
	.Y(LatencyCounter_cry_Y[25]),
	.B(latencyDataOut[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[24])
);
defparam \LatencyCounter_cry[25] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[26]  (
	.FCO(LatencyCounter_cry_Z[26]),
	.S(LatencyCounter_s[26]),
	.Y(LatencyCounter_cry_Y[26]),
	.B(latencyDataOut[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[25])
);
defparam \LatencyCounter_cry[26] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[27]  (
	.FCO(LatencyCounter_cry_Z[27]),
	.S(LatencyCounter_s[27]),
	.Y(LatencyCounter_cry_Y[27]),
	.B(latencyDataOut[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[26])
);
defparam \LatencyCounter_cry[27] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[28]  (
	.FCO(LatencyCounter_cry_Z[28]),
	.S(LatencyCounter_s[28]),
	.Y(LatencyCounter_cry_Y[28]),
	.B(latencyDataOut[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[27])
);
defparam \LatencyCounter_cry[28] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[29]  (
	.FCO(LatencyCounter_cry_Z[29]),
	.S(LatencyCounter_s[29]),
	.Y(LatencyCounter_cry_Y[29]),
	.B(latencyDataOut[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[28])
);
defparam \LatencyCounter_cry[29] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_s[31]  (
	.FCO(LatencyCounter_s_FCO[31]),
	.S(LatencyCounter_s_Z[31]),
	.Y(LatencyCounter_s_Y[31]),
	.B(latencyDataOut[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[30])
);
defparam \LatencyCounter_s[31] .INIT=20'h4AA00;
// @24:50
  ARI1 \LatencyCounter_cry[30]  (
	.FCO(LatencyCounter_cry_Z[30]),
	.S(LatencyCounter_s[30]),
	.Y(LatencyCounter_cry_Y[30]),
	.B(latencyDataOut[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(LatencyCounter_cry_Z[29])
);
defparam \LatencyCounter_cry[30] .INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LatencyCounter */

module ExpModuleLED (
  expLedDataOut_1_m6,
  State_ns_4,
  State_ns_0,
  State,
  Counter,
  ExtADDR_c_5,
  ExtADDR_c_4,
  ExtADDR_c_7,
  ExtADDR_c_0,
  expLedDataOut_0,
  ExpOldAP2,
  State_0,
  DATA_in,
  Exp2Mux,
  State_srsts_0_i_o3_0_o2_0,
  expLedDataOut_3_m2_0,
  Exp1Mux,
  ExpSlot,
  Exp0LED,
  ExpLEDSelect,
  ShiftRegister2_0,
  ShiftRegister3_0,
  ShiftRegister0_0,
  ShiftRegister1_0,
  Exp1LED1Read,
  N_762_i_1z,
  un1_expleddataout_0_1z,
  Exp0LED1Read,
  Exp2LED1Read,
  N_1956,
  N_151,
  N_384_i_1z,
  N_760_i_1z,
  N_1441,
  N_1083,
  N_2009,
  N_759_i_1z,
  N_380_i_1z,
  N_763_i_1z,
  N_1964,
  N_1020,
  N_1898,
  N_1909,
  N_1904,
  Exp0LEDRead,
  N_366_i_1z,
  N_386_i_1z,
  N_758_i_1z,
  N_147_i_1z,
  N_761_i_1z,
  InputShiftRegister_0_sqmuxa_1_i_a2_2,
  N_1538,
  N_427_i_1z,
  N_91_i_1z,
  N_92_i_1z,
  ExpD8_Latch,
  Exp2LED1Write,
  Exp2LEDWrite,
  Exp3LED1Write,
  Exp3LEDWrite,
  N_426_i_1z,
  N_1960,
  m94_0_a2_1z,
  ExpSlot_2_sqmuxa,
  N_303_i,
  N_301_i,
  DiscoveryComplete,
  un1_intExpD8_Clk_1,
  intExpD8_Clk,
  N_1068_i,
  N_1944,
  N_1955,
  N_1965,
  N_1966,
  EEPROMAccessFlag,
  SlowEnable,
  SynchedTick_Delay,
  N_395_i_1z,
  N_4074_i,
  m95_0_a2_1z,
  IntWrite,
  Exp3LEDRead,
  Exp1LEDRead,
  Exp2LEDRead,
  N_1962,
  Exp1LED1Write,
  N_1988,
  Exp1LEDWrite,
  Exp0LED1Write,
  N_1963,
  N_1959,
  Exp0LEDWrite,
  ExpLEDOE,
  ExpLEDClk,
  ExpLEDLatch_1z,
  SysRESET_i,
  H1_CLKWR_c,
  SysRESET_arst_i,
  SysClk
)
;
output [3:2] expLedDataOut_1_m6 ;
output State_ns_4 ;
output State_ns_0 ;
inout [10:0] State /* synthesis syn_tristate = 1 */ ;
input [4:0] Counter ;
input ExtADDR_c_5 ;
input ExtADDR_c_4 ;
input ExtADDR_c_7 ;
input ExtADDR_c_0 ;
output expLedDataOut_0 ;
input [3:0] ExpOldAP2 ;
input [1:0] State_0 ;
input [31:28] DATA_in ;
input [1:0] Exp2Mux ;
input State_srsts_0_i_o3_0_o2_0 ;
output expLedDataOut_3_m2_0 ;
input [1:0] Exp1Mux ;
input [1:0] ExpSlot ;
output [2:0] Exp0LED ;
output [3:0] ExpLEDSelect ;
output ShiftRegister2_0 ;
output ShiftRegister3_0 ;
output ShiftRegister0_0 ;
output ShiftRegister1_0 ;
input Exp1LED1Read ;
output N_762_i_1z ;
output un1_expleddataout_0_1z ;
input Exp0LED1Read ;
input Exp2LED1Read ;
input N_1956 ;
input N_151 ;
output N_384_i_1z ;
output N_760_i_1z ;
output N_1441 ;
input N_1083 ;
input N_2009 ;
output N_759_i_1z ;
output N_380_i_1z ;
output N_763_i_1z ;
output N_1964 ;
input N_1020 ;
input N_1898 ;
output N_1909 ;
input N_1904 ;
input Exp0LEDRead ;
output N_366_i_1z ;
output N_386_i_1z ;
output N_758_i_1z ;
output N_147_i_1z ;
output N_761_i_1z ;
input InputShiftRegister_0_sqmuxa_1_i_a2_2 ;
input N_1538 ;
output N_427_i_1z ;
output N_91_i_1z ;
output N_92_i_1z ;
input ExpD8_Latch ;
input Exp2LED1Write ;
input Exp2LEDWrite ;
input Exp3LED1Write ;
input Exp3LEDWrite ;
output N_426_i_1z ;
output N_1960 ;
output m94_0_a2_1z ;
output ExpSlot_2_sqmuxa ;
input N_303_i ;
input N_301_i ;
input DiscoveryComplete ;
output un1_intExpD8_Clk_1 ;
input intExpD8_Clk ;
input N_1068_i ;
output N_1944 ;
output N_1955 ;
output N_1965 ;
output N_1966 ;
input EEPROMAccessFlag ;
input SlowEnable ;
input SynchedTick_Delay ;
output N_395_i_1z ;
input N_4074_i ;
output m95_0_a2_1z ;
input IntWrite ;
input Exp3LEDRead ;
input Exp1LEDRead ;
input Exp2LEDRead ;
input N_1962 ;
input Exp1LED1Write ;
output N_1988 ;
input Exp1LEDWrite ;
input Exp0LED1Write ;
input N_1963 ;
input N_1959 ;
input Exp0LEDWrite ;
output ExpLEDOE ;
output ExpLEDClk ;
output ExpLEDLatch_1z ;
input SysRESET_i ;
input H1_CLKWR_c ;
input SysRESET_arst_i ;
input SysClk ;
wire State_ns_4 ;
wire State_ns_0 ;
wire ExtADDR_c_5 ;
wire ExtADDR_c_4 ;
wire ExtADDR_c_7 ;
wire ExtADDR_c_0 ;
wire expLedDataOut_0 ;
wire State_srsts_0_i_o3_0_o2_0 ;
wire expLedDataOut_3_m2_0 ;
wire ShiftRegister2_0 ;
wire ShiftRegister3_0 ;
wire ShiftRegister0_0 ;
wire ShiftRegister1_0 ;
wire Exp1LED1Read ;
wire N_762_i_1z ;
wire un1_expleddataout_0_1z ;
wire Exp0LED1Read ;
wire Exp2LED1Read ;
wire N_1956 ;
wire N_151 ;
wire N_384_i_1z ;
wire N_760_i_1z ;
wire N_1441 ;
wire N_1083 ;
wire N_2009 ;
wire N_759_i_1z ;
wire N_380_i_1z ;
wire N_763_i_1z ;
wire N_1964 ;
wire N_1020 ;
wire N_1898 ;
wire N_1909 ;
wire N_1904 ;
wire Exp0LEDRead ;
wire N_366_i_1z ;
wire N_386_i_1z ;
wire N_758_i_1z ;
wire N_147_i_1z ;
wire N_761_i_1z ;
wire InputShiftRegister_0_sqmuxa_1_i_a2_2 ;
wire N_1538 ;
wire N_427_i_1z ;
wire N_91_i_1z ;
wire N_92_i_1z ;
wire ExpD8_Latch ;
wire Exp2LED1Write ;
wire Exp2LEDWrite ;
wire Exp3LED1Write ;
wire Exp3LEDWrite ;
wire N_426_i_1z ;
wire N_1960 ;
wire m94_0_a2_1z ;
wire ExpSlot_2_sqmuxa ;
wire N_303_i ;
wire N_301_i ;
wire DiscoveryComplete ;
wire un1_intExpD8_Clk_1 ;
wire intExpD8_Clk ;
wire N_1068_i ;
wire N_1944 ;
wire N_1955 ;
wire N_1965 ;
wire N_1966 ;
wire EEPROMAccessFlag ;
wire SlowEnable ;
wire SynchedTick_Delay ;
wire N_395_i_1z ;
wire N_4074_i ;
wire m95_0_a2_1z ;
wire IntWrite ;
wire Exp3LEDRead ;
wire Exp1LEDRead ;
wire Exp2LEDRead ;
wire N_1962 ;
wire Exp1LED1Write ;
wire N_1988 ;
wire Exp1LEDWrite ;
wire Exp0LED1Write ;
wire N_1963 ;
wire N_1959 ;
wire Exp0LEDWrite ;
wire ExpLEDOE ;
wire ExpLEDClk ;
wire ExpLEDLatch_1z ;
wire SysRESET_i ;
wire H1_CLKWR_c ;
wire SysRESET_arst_i ;
wire SysClk ;
wire [6:0] ShiftRegister1_Z;
wire [6:0] ShiftRegister0_Z;
wire [6:0] ShiftRegister3_Z;
wire [6:0] ShiftRegister2_Z;
wire [3:0] intExpLEDSelect_ns;
wire [3:1] Count_Z;
wire [3:0] Exp1LED_Z;
wire [3:3] Exp0LED_Z;
wire [3:0] Exp3LED_Z;
wire [3:0] Exp2LED_Z;
wire [1:1] intExpLEDSelect_ns_0_RNO_Z;
wire [3:2] expLedDataOut_1_m4_2_Z;
wire [3:2] expLedDataOut_1_m5_Z;
wire [1:0] expLedDataOut_3_m2_2_Z;
wire [1:1] expLedDataOut_3_m2_1_Z;
wire [3:2] expLedDataOut_1_m0_Z;
wire [3:2] expLedDataOut_1_m2_2_Z;
wire [3:2] expLedDataOut_1_m2_Z;
wire [3:2] expLedDataOut_1_m4_1_Z;
wire un28_slowenable_0_RNI948Q_Z ;
wire N_2837_i ;
wire VCC ;
wire un28_slowenable_0_RNIG4KQ_Z ;
wire GND ;
wire un28_slowenable_0_Z ;
wire StartStateMachine_Z ;
wire N_454_i ;
wire N_776_i ;
wire N_775_i ;
wire ClearExpLEDLatch_Z ;
wire ClearExpLEDLatch_3 ;
wire N_2215 ;
wire ExpLEDLatch_4 ;
wire ShiftEnable_Z ;
wire ShiftEnable_3 ;
wire OutputClock_2 ;
wire un18_shiftenable_0_Z ;
wire EnableDelay_Z ;
wire EnableDelay_1_sqmuxa_1 ;
wire N_446_i ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_774_i ;
wire N_452_i ;
wire N_451_i ;
wire N_450_i ;
wire CO0 ;
wire N_453_i ;
wire N_1310 ;
wire N_1320 ;
wire N_1321 ;
wire N_447_i ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_753_i ;
wire m96_i_0 ;
wire N_1306 ;
wire N_1307 ;
wire un4_intexpledselect_0_0_0 ;
wire N_1319 ;
wire N_1318 ;
wire N_1317 ;
wire N_448_i ;
wire N_1302 ;
wire N_1303 ;
wire un28_intexpledselect_0_0_0 ;
wire N_1304 ;
wire N_1305 ;
wire un20_intexpledselect_0_0_0 ;
wire N_1308 ;
wire N_1309 ;
wire un4_intexpledselect_i_0 ;
wire N_395_i_1_Z ;
wire N_1578 ;
wire expLedDataOut_3_sm0 ;
wire un28_slowenable_0_a2_0_0_Z ;
wire ClearExpLEDLatch_3_f0_0_0_a2_0_1_0 ;
wire N_1133 ;
wire N_1009 ;
wire N_1555 ;
wire N_449_i ;
wire N_1473 ;
wire un9_slowenable ;
wire N_1239 ;
wire m51_i_a2_0_Z ;
wire N_1475 ;
wire N_1484 ;
wire N_1156 ;
wire N_1065 ;
wire N_755 ;
wire N_189_i ;
wire un28_intexpledselect_i_0 ;
wire un20_intexpledselect_i_0 ;
wire N_474_i ;
wire N_1302_1 ;
wire N_1303_1 ;
wire N_1305_1 ;
wire N_1304_1 ;
wire N_1309_1 ;
wire N_1306_1 ;
wire N_1308_1 ;
wire N_1307_1 ;
wire N_1189_i ;
wire N_1091 ;
wire N_1210 ;
wire N_1423_i ;
wire m9_i_0 ;
wire N_1119 ;
wire N_2010 ;
wire N_1573 ;
wire N_1225 ;
wire N_1318_2 ;
wire N_1310_2 ;
wire N_1319_2 ;
wire N_1313_2 ;
wire N_1312_2 ;
wire N_1314_2 ;
wire N_1317_2 ;
wire N_1316_2 ;
wire N_1321_2 ;
wire N_1311_2 ;
wire N_1315_2 ;
wire N_1320_2 ;
wire N_1246_i ;
wire N_1551 ;
wire expLedDataOut_1_sm0 ;
wire expLedDataOut_1_sm4 ;
wire un9_expleddataout_0_Z ;
wire N_473 ;
wire N_472 ;
wire N_471 ;
wire N_470 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
  CFG1 un28_slowenable_0_RNI948Q_0 (
	.A(un28_slowenable_0_RNI948Q_Z),
	.Y(N_2837_i)
);
defparam un28_slowenable_0_RNI948Q_0.INIT=2'h1;
// @22:337
  SLE \ShiftRegister1[6]  (
	.Q(ShiftRegister1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister1_Z[5]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister1[7]  (
	.Q(ShiftRegister1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister1_Z[6]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister0[4]  (
	.Q(ShiftRegister0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister0_Z[3]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister0[5]  (
	.Q(ShiftRegister0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister0_Z[4]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister0[6]  (
	.Q(ShiftRegister0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister0_Z[5]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister0[7]  (
	.Q(ShiftRegister0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister0_Z[6]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister3[7]  (
	.Q(ShiftRegister3_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister3_Z[6]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister2[4]  (
	.Q(ShiftRegister2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister2_Z[3]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister2[5]  (
	.Q(ShiftRegister2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister2_Z[4]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister2[6]  (
	.Q(ShiftRegister2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister2_Z[5]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister2[7]  (
	.Q(ShiftRegister2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister2_Z[6]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister1[4]  (
	.Q(ShiftRegister1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister1_Z[3]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister1[5]  (
	.Q(ShiftRegister1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister1_Z[4]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister3[4]  (
	.Q(ShiftRegister3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister3_Z[3]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister3[5]  (
	.Q(ShiftRegister3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister3_Z[4]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
// @22:337
  SLE \ShiftRegister3[6]  (
	.Q(ShiftRegister3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister3_Z[5]),
	.EN(un28_slowenable_0_RNIG4KQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2837_i)
);
  CFG2 un28_slowenable_0_RNIG4KQ (
	.A(un28_slowenable_0_RNI948Q_Z),
	.B(un28_slowenable_0_Z),
	.Y(un28_slowenable_0_RNIG4KQ_Z)
);
defparam un28_slowenable_0_RNIG4KQ.INIT=4'hE;
// @22:213
  SLE StartStateMachine (
	.Q(StartStateMachine_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_454_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE \State_Z[1]  (
	.Q(State[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_776_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE \State_Z[0]  (
	.Q(State[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_775_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \intExpLEDSelect[3]  (
	.Q(ExpLEDSelect[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(intExpLEDSelect_ns[3]),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \intExpLEDSelect[2]  (
	.Q(ExpLEDSelect[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(intExpLEDSelect_ns[2]),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \intExpLEDSelect[1]  (
	.Q(ExpLEDSelect[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(intExpLEDSelect_ns[1]),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \intExpLEDSelect[0]  (
	.Q(ExpLEDSelect[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(intExpLEDSelect_ns[0]),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE ClearExpLEDLatch (
	.Q(ClearExpLEDLatch_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ClearExpLEDLatch_3),
	.EN(N_2215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE ExpLEDLatch (
	.Q(ExpLEDLatch_1z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ExpLEDLatch_4),
	.EN(N_2215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE ShiftEnable (
	.Q(ShiftEnable_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(ShiftEnable_3),
	.EN(N_2215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:292
  SLE OutputClock (
	.Q(ExpLEDClk),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(OutputClock_2),
	.EN(un18_shiftenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE EnableDelay (
	.Q(EnableDelay_Z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(VCC),
	.EN(EnableDelay_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:223
  SLE intExpLEDOE (
	.Q(ExpLEDOE),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_446_i),
	.EN(N_2215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister3[3]  (
	.Q(ShiftRegister3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1311),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister3[2]  (
	.Q(ShiftRegister3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1312),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister3[1]  (
	.Q(ShiftRegister3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1313),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister3[0]  (
	.Q(ShiftRegister3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_774_i),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:292
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_452_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:292
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_451_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:292
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_450_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:292
  SLE \Count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_453_i),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister1[3]  (
	.Q(ShiftRegister1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1310),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister1[2]  (
	.Q(ShiftRegister1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1320),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister1[1]  (
	.Q(ShiftRegister1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1321),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister1[0]  (
	.Q(ShiftRegister1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_447_i),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister2[3]  (
	.Q(ShiftRegister2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1314),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister2[2]  (
	.Q(ShiftRegister2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1315),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister2[1]  (
	.Q(ShiftRegister2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1316),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister2[0]  (
	.Q(ShiftRegister2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_753_i),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp1LED[0]  (
	.Q(Exp1LED_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(m96_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp0LED[3]  (
	.Q(Exp0LED_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1306),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp0LED_Z[2]  (
	.Q(Exp0LED[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1307),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp0LED_Z[1]  (
	.Q(Exp0LED[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(un4_intexpledselect_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp0LED_Z[0]  (
	.Q(Exp0LED[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(un4_intexpledselect_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister0[3]  (
	.Q(ShiftRegister0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1319),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister0[2]  (
	.Q(ShiftRegister0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1318),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister0[1]  (
	.Q(ShiftRegister0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1317),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:337
  SLE \ShiftRegister0[0]  (
	.Q(ShiftRegister0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_448_i),
	.EN(un28_slowenable_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp3LED[3]  (
	.Q(Exp3LED_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1302),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp3LED[2]  (
	.Q(Exp3LED_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1303),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp3LED[1]  (
	.Q(Exp3LED_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(un28_intexpledselect_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp3LED[0]  (
	.Q(Exp3LED_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(un28_intexpledselect_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp2LED[3]  (
	.Q(Exp2LED_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1304),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp2LED[2]  (
	.Q(Exp2LED_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1305),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp2LED[1]  (
	.Q(Exp2LED_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(un20_intexpledselect_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp2LED[0]  (
	.Q(Exp2LED_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(un20_intexpledselect_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp1LED[3]  (
	.Q(Exp1LED_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1308),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp1LED[2]  (
	.Q(Exp1LED_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(N_1309),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:152
  SLE \Exp1LED[1]  (
	.Q(Exp1LED_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(m96_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:198
  CFG4 un4_intexpledselect_0_0 (
	.A(Exp0LEDWrite),
	.B(N_1959),
	.C(N_1963),
	.D(Exp0LED1Write),
	.Y(un4_intexpledselect_i_0)
);
defparam un4_intexpledselect_0_0.INIT=16'hFFEA;
  CFG4 \intExpLEDSelect_ns_0_RNO[1]  (
	.A(Exp1LEDWrite),
	.B(N_1963),
	.C(N_1988),
	.D(Exp1LED1Write),
	.Y(intExpLEDSelect_ns_0_RNO_Z[1])
);
defparam \intExpLEDSelect_ns_0_RNO[1] .INIT=16'hFFEA;
// @22:130
  CFG3 \expLedDataOut_1_m4_2[3]  (
	.A(N_1962),
	.B(N_1988),
	.C(Exp1LED_Z[3]),
	.Y(expLedDataOut_1_m4_2_Z[3])
);
defparam \expLedDataOut_1_m4_2[3] .INIT=8'h80;
// @22:130
  CFG3 \expLedDataOut_1_m4_2[2]  (
	.A(N_1962),
	.B(N_1988),
	.C(Exp1LED_Z[2]),
	.Y(expLedDataOut_1_m4_2_Z[2])
);
defparam \expLedDataOut_1_m4_2[2] .INIT=8'h80;
// @22:130
  CFG4 \expLedDataOut_1_m5[3]  (
	.A(N_1959),
	.B(N_1962),
	.C(Exp0LED_Z[3]),
	.D(Exp1LED_Z[1]),
	.Y(expLedDataOut_1_m5_Z[3])
);
defparam \expLedDataOut_1_m5[3] .INIT=16'hF780;
// @22:130
  CFG4 \expLedDataOut_1_m5[2]  (
	.A(N_1959),
	.B(N_1962),
	.C(Exp0LED[2]),
	.D(Exp1LED_Z[0]),
	.Y(expLedDataOut_1_m5_Z[2])
);
defparam \expLedDataOut_1_m5[2] .INIT=16'hF780;
// @22:140
  CFG4 \expLedDataOut_3_m2_2[0]  (
	.A(Exp2LEDRead),
	.B(Exp1LEDRead),
	.C(Exp1LED_Z[2]),
	.D(Exp2LED_Z[2]),
	.Y(expLedDataOut_3_m2_2_Z[0])
);
defparam \expLedDataOut_3_m2_2[0] .INIT=16'hE2C0;
// @22:140
  CFG4 \expLedDataOut_3_m2_2[1]  (
	.A(Exp2LEDRead),
	.B(Exp1LEDRead),
	.C(Exp1LED_Z[3]),
	.D(Exp2LED_Z[3]),
	.Y(expLedDataOut_3_m2_2_Z[1])
);
defparam \expLedDataOut_3_m2_2[1] .INIT=16'hE2C0;
// @22:140
  CFG4 \expLedDataOut_3_m2_1[1]  (
	.A(Exp1LEDRead),
	.B(Exp2LEDRead),
	.C(Exp3LEDRead),
	.D(Exp3LED_Z[3]),
	.Y(expLedDataOut_3_m2_1_Z[1])
);
defparam \expLedDataOut_3_m2_1[1] .INIT=16'h1000;
  CFG3 m95_0_a2 (
	.A(ExpSlot[1]),
	.B(IntWrite),
	.C(ExpSlot[0]),
	.Y(m95_0_a2_1z)
);
defparam m95_0_a2.INIT=8'h80;
  CFG4 m1_i_a2_0 (
	.A(ExtADDR_c_5),
	.B(ExtADDR_c_4),
	.C(Exp1Mux[0]),
	.D(Exp1Mux[1]),
	.Y(N_1988)
);
defparam m1_i_a2_0.INIT=16'h0040;
// @18:253
  CFG4 N_395_i (
	.A(State_0[0]),
	.B(N_395_i_1_Z),
	.C(N_4074_i),
	.D(N_1578),
	.Y(N_395_i_1z)
);
defparam N_395_i.INIT=16'h000B;
// @18:253
  CFG4 N_395_i_1 (
	.A(State[9]),
	.B(SynchedTick_Delay),
	.C(SlowEnable),
	.D(State[10]),
	.Y(N_395_i_1_Z)
);
defparam N_395_i_1.INIT=16'h11F5;
// @22:140
  CFG4 \expLedDataOut_3_m2[0]  (
	.A(expLedDataOut_3_sm0),
	.B(expLedDataOut_3_m2_2_Z[0]),
	.C(Exp3LED_Z[2]),
	.D(Exp3LEDRead),
	.Y(expLedDataOut_3_m2_0)
);
defparam \expLedDataOut_3_m2[0] .INIT=16'hDCCC;
// @22:344
  CFG2 un28_slowenable_0_a2_0_0 (
	.A(State[1]),
	.B(StartStateMachine_Z),
	.Y(un28_slowenable_0_a2_0_0_Z)
);
defparam un28_slowenable_0_a2_0_0.INIT=4'h4;
// @22:234
  CFG2 \StateMachine.ClearExpLEDLatch_3_f0_0_0_a2_0_1_0  (
	.A(EEPROMAccessFlag),
	.B(State[1]),
	.Y(ClearExpLEDLatch_3_f0_0_0_a2_0_1_0)
);
defparam \StateMachine.ClearExpLEDLatch_3_f0_0_0_a2_0_1_0 .INIT=4'h4;
// @22:140
  CFG2 expLedDataOut_3_m2s2 (
	.A(Exp1LEDRead),
	.B(Exp2LEDRead),
	.Y(expLedDataOut_3_sm0)
);
defparam expLedDataOut_3_m2s2.INIT=4'hE;
  CFG2 m75_0_o2 (
	.A(N_4074_i),
	.B(State_0[0]),
	.Y(N_1133)
);
defparam m75_0_o2.INIT=4'hB;
// @22:338
  CFG2 ShiftEnable_RNI24SP (
	.A(ExpLEDClk),
	.B(ShiftEnable_Z),
	.Y(N_1009)
);
defparam ShiftEnable_RNI24SP.INIT=4'h7;
  CFG2 m27_i_a2_1 (
	.A(ExpSlot[1]),
	.B(ExpSlot[0]),
	.Y(N_1966)
);
defparam m27_i_a2_1.INIT=4'h4;
  CFG2 m94_0_a2_0 (
	.A(ExpSlot[1]),
	.B(ExpSlot[0]),
	.Y(N_1965)
);
defparam m94_0_a2_0.INIT=4'h2;
  CFG2 m75_0_a2_1 (
	.A(ExpSlot[1]),
	.B(ExpSlot[0]),
	.Y(N_1955)
);
defparam m75_0_a2_1.INIT=4'h1;
  CFG2 m95_0_a2_0 (
	.A(ExpSlot[1]),
	.B(ExpSlot[0]),
	.Y(N_1944)
);
defparam m95_0_a2_0.INIT=4'h8;
  CFG2 m75_0_a2_0 (
	.A(N_4074_i),
	.B(N_1068_i),
	.Y(N_1555)
);
defparam m75_0_a2_0.INIT=4'h4;
// @22:261
  CFG2 ExpLEDLatch_0_sqmuxa_i_i_a2 (
	.A(N_449_i),
	.B(EEPROMAccessFlag),
	.Y(N_1473)
);
defparam ExpLEDLatch_0_sqmuxa_i_i_a2.INIT=4'h2;
// @22:295
  CFG2 OutputClock_2_0_a2 (
	.A(N_4074_i),
	.B(ExpLEDClk),
	.Y(OutputClock_2)
);
defparam OutputClock_2_0_a2.INIT=4'h1;
// @22:234
  CFG2 \StateMachine.ShiftEnable_3_iv_0_0_0_o2  (
	.A(un9_slowenable),
	.B(State[0]),
	.Y(N_1239)
);
defparam \StateMachine.ShiftEnable_3_iv_0_0_0_o2 .INIT=4'hE;
// @22:233
  CFG2 \StateMachine.un2_slowenable_0_a4_i_i_a2  (
	.A(N_4074_i),
	.B(SlowEnable),
	.Y(N_2215)
);
defparam \StateMachine.un2_slowenable_0_a4_i_i_a2 .INIT=4'h4;
  CFG2 m88_0_a2 (
	.A(intExpD8_Clk),
	.B(State[10]),
	.Y(un1_intExpD8_Clk_1)
);
defparam m88_0_a2.INIT=4'h1;
  CFG3 m51_i_a2_0 (
	.A(SynchedTick_Delay),
	.B(State[10]),
	.C(State[3]),
	.Y(m51_i_a2_0_Z)
);
defparam m51_i_a2_0.INIT=8'h0B;
// @22:214
  CFG4 StartStateMachine_1_i_0_a2_0 (
	.A(ExpLEDSelect[3]),
	.B(ExpLEDSelect[2]),
	.C(ExpLEDSelect[1]),
	.D(ExpLEDSelect[0]),
	.Y(N_1475)
);
defparam StartStateMachine_1_i_0_a2_0.INIT=16'h0001;
// @22:237
  CFG3 \StateMachine.un9_slowenable_0_a2_0_a2  (
	.A(EEPROMAccessFlag),
	.B(StartStateMachine_Z),
	.C(DiscoveryComplete),
	.Y(un9_slowenable)
);
defparam \StateMachine.un9_slowenable_0_a2_0_a2 .INIT=8'h40;
  CFG3 m22_i_a2_1 (
	.A(State[9]),
	.B(State[10]),
	.C(N_1944),
	.Y(N_1578)
);
defparam m22_i_a2_1.INIT=8'h10;
// @22:234
  CFG3 \StateMachine.ShiftEnable_3_iv_0_0_a2_0  (
	.A(State[0]),
	.B(ShiftEnable_Z),
	.C(State[1]),
	.Y(N_1484)
);
defparam \StateMachine.ShiftEnable_3_iv_0_0_a2_0 .INIT=8'h40;
// @22:292
  CFG3 un1_synchedtick_2_i_0_o2 (
	.A(Count_Z[1]),
	.B(Count_Z[2]),
	.C(CO0),
	.Y(N_1156)
);
defparam un1_synchedtick_2_i_0_o2.INIT=8'hFE;
// @22:234
  CFG3 EnableDelay_1_sqmuxa_1_0_a2_0_a2 (
	.A(DiscoveryComplete),
	.B(N_449_i),
	.C(N_2215),
	.Y(EnableDelay_1_sqmuxa_1)
);
defparam EnableDelay_1_sqmuxa_1_0_a2_0_a2.INIT=8'h80;
  CFG3 m70_i_o2 (
	.A(N_301_i),
	.B(Counter[0]),
	.C(N_303_i),
	.Y(N_1065)
);
defparam m70_i_o2.INIT=8'h37;
  CFG3 m93_i (
	.A(State[6]),
	.B(State[2]),
	.C(State_srsts_0_i_o3_0_o2_0),
	.Y(N_755)
);
defparam m93_i.INIT=8'hF1;
  CFG2 m86_0_a2 (
	.A(N_1944),
	.B(State_0[0]),
	.Y(N_189_i)
);
defparam m86_0_a2.INIT=4'h8;
  CFG2 m87_0_a2 (
	.A(N_1133),
	.B(N_1944),
	.Y(ExpSlot_2_sqmuxa)
);
defparam m87_0_a2.INIT=4'h4;
  CFG2 m94_0_a2 (
	.A(N_1965),
	.B(IntWrite),
	.Y(m94_0_a2_1z)
);
defparam m94_0_a2.INIT=4'h8;
// @22:297
  CFG3 un18_shiftenable_0 (
	.A(ShiftEnable_Z),
	.B(SlowEnable),
	.C(N_4074_i),
	.Y(un18_shiftenable_0_Z)
);
defparam un18_shiftenable_0.INIT=8'hF8;
// @22:152
  CFG3 \intExpLEDSelect_ns_0[3]  (
	.A(un28_intexpledselect_i_0),
	.B(ClearExpLEDLatch_Z),
	.C(ExpLEDSelect[3]),
	.Y(intExpLEDSelect_ns[3])
);
defparam \intExpLEDSelect_ns_0[3] .INIT=8'hBA;
// @22:152
  CFG3 \intExpLEDSelect_ns_0[2]  (
	.A(un20_intexpledselect_i_0),
	.B(ClearExpLEDLatch_Z),
	.C(ExpLEDSelect[2]),
	.Y(intExpLEDSelect_ns[2])
);
defparam \intExpLEDSelect_ns_0[2] .INIT=8'hBA;
// @22:152
  CFG3 \intExpLEDSelect_ns_0[1]  (
	.A(intExpLEDSelect_ns_0_RNO_Z[1]),
	.B(ClearExpLEDLatch_Z),
	.C(ExpLEDSelect[1]),
	.Y(intExpLEDSelect_ns[1])
);
defparam \intExpLEDSelect_ns_0[1] .INIT=8'hBA;
// @22:152
  CFG3 \intExpLEDSelect_ns_0[0]  (
	.A(un4_intexpledselect_i_0),
	.B(ClearExpLEDLatch_Z),
	.C(ExpLEDSelect[0]),
	.Y(intExpLEDSelect_ns[0])
);
defparam \intExpLEDSelect_ns_0[0] .INIT=8'hBA;
// @22:134
  CFG4 un9_expleddataout_0_a2_0 (
	.A(ExtADDR_c_5),
	.B(ExtADDR_c_4),
	.C(Exp2Mux[1]),
	.D(Exp2Mux[0]),
	.Y(N_1960)
);
defparam un9_expleddataout_0_a2_0.INIT=16'h0200;
// @22:234
  CFG3 \StateMachine.ExpLEDLatch_4_f0  (
	.A(ExpLEDLatch_1z),
	.B(N_1473),
	.C(N_474_i),
	.Y(ExpLEDLatch_4)
);
defparam \StateMachine.ExpLEDLatch_4_f0 .INIT=8'hE0;
// @18:263
  CFG2 N_426_i (
	.A(N_1068_i),
	.B(State[9]),
	.Y(N_426_i_1z)
);
defparam N_426_i.INIT=4'hE;
// @22:234
  CFG2 \State_RNIJHM9[1]  (
	.A(State[0]),
	.B(State[1]),
	.Y(N_449_i)
);
defparam \State_RNIJHM9[1] .INIT=4'h8;
// @22:192
  CFG4 \Exp3LED_7_i_m2_1[3]  (
	.A(DATA_in[29]),
	.B(Exp3LED_Z[3]),
	.C(Exp3LEDWrite),
	.D(Exp3LED1Write),
	.Y(N_1302_1)
);
defparam \Exp3LED_7_i_m2_1[3] .INIT=16'h00AC;
// @22:192
  CFG4 \Exp3LED_7_i_m2_1[2]  (
	.A(DATA_in[28]),
	.B(Exp3LED_Z[2]),
	.C(Exp3LEDWrite),
	.D(Exp3LED1Write),
	.Y(N_1303_1)
);
defparam \Exp3LED_7_i_m2_1[2] .INIT=16'h00AC;
// @22:182
  CFG4 \Exp2LED_7_i_m2_1[2]  (
	.A(DATA_in[28]),
	.B(Exp2LED_Z[2]),
	.C(Exp2LEDWrite),
	.D(Exp2LED1Write),
	.Y(N_1305_1)
);
defparam \Exp2LED_7_i_m2_1[2] .INIT=16'h00AC;
// @22:182
  CFG4 \Exp2LED_7_i_m2_1[3]  (
	.A(DATA_in[29]),
	.B(Exp2LED_Z[3]),
	.C(Exp2LEDWrite),
	.D(Exp2LED1Write),
	.Y(N_1304_1)
);
defparam \Exp2LED_7_i_m2_1[3] .INIT=16'h00AC;
  CFG4 \Exp1LED_RNO_0[2]  (
	.A(DATA_in[28]),
	.B(Exp1LED_Z[2]),
	.C(Exp1LEDWrite),
	.D(Exp1LED1Write),
	.Y(N_1309_1)
);
defparam \Exp1LED_RNO_0[2] .INIT=16'h00AC;
// @22:162
  CFG4 \Exp0LED_8_i_m2_1[3]  (
	.A(DATA_in[29]),
	.B(Exp0LED_Z[3]),
	.C(Exp0LEDWrite),
	.D(Exp0LED1Write),
	.Y(N_1306_1)
);
defparam \Exp0LED_8_i_m2_1[3] .INIT=16'h00AC;
  CFG4 \Exp1LED_RNO_0[3]  (
	.A(DATA_in[29]),
	.B(Exp1LED_Z[3]),
	.C(Exp1LEDWrite),
	.D(Exp1LED1Write),
	.Y(N_1308_1)
);
defparam \Exp1LED_RNO_0[3] .INIT=16'h00AC;
// @22:162
  CFG4 \Exp0LED_8_i_m2_1[2]  (
	.A(DATA_in[28]),
	.B(Exp0LED[2]),
	.C(Exp0LEDWrite),
	.D(Exp0LED1Write),
	.Y(N_1307_1)
);
defparam \Exp0LED_8_i_m2_1[2] .INIT=16'h00AC;
  CFG2 N_92_i (
	.A(ExpD8_Latch),
	.B(N_1965),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hB;
  CFG2 N_91_i (
	.A(ExpD8_Latch),
	.B(N_1944),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hB;
// @22:344
  CFG4 un28_slowenable_0 (
	.A(SlowEnable),
	.B(N_1009),
	.C(State[0]),
	.D(un28_slowenable_0_a2_0_0_Z),
	.Y(un28_slowenable_0_Z)
);
defparam un28_slowenable_0.INIT=16'h2A22;
// @22:234
  CFG4 \StateMachine.ShiftEnable_3_iv_0_0_0  (
	.A(N_1484),
	.B(State[1]),
	.C(N_1189_i),
	.D(N_1239),
	.Y(ShiftEnable_3)
);
defparam \StateMachine.ShiftEnable_3_iv_0_0_0 .INIT=16'hABAA;
// @22:292
  CFG4 un1_synchedtick_4_i_0_o2 (
	.A(ExpLEDClk),
	.B(SlowEnable),
	.C(CO0),
	.D(ShiftEnable_Z),
	.Y(N_1091)
);
defparam un1_synchedtick_4_i_0_o2.INIT=16'hBFFF;
// @22:223
  CFG4 \State_ns_1_0_.m9_i_o2  (
	.A(SlowEnable),
	.B(N_4074_i),
	.C(State[1]),
	.D(State[0]),
	.Y(N_1210)
);
defparam \State_ns_1_0_.m9_i_o2 .INIT=16'hECCC;
// @22:292
  CFG4 un1_synchedtick_1_i_0_x2 (
	.A(ExpLEDClk),
	.B(SlowEnable),
	.C(CO0),
	.D(ShiftEnable_Z),
	.Y(N_1423_i)
);
defparam un1_synchedtick_1_i_0_x2.INIT=16'hB4F0;
// @18:253
  CFG3 N_427_i (
	.A(N_4074_i),
	.B(N_189_i),
	.C(N_1068_i),
	.Y(N_427_i_1z)
);
defparam N_427_i.INIT=8'hFE;
// @22:234
  CFG4 \StateMachine.ExpLEDLatch_4_f0_RNO  (
	.A(State[1]),
	.B(State[0]),
	.C(un9_slowenable),
	.D(N_1189_i),
	.Y(N_474_i)
);
defparam \StateMachine.ExpLEDLatch_4_f0_RNO .INIT=16'hFFBA;
// @22:192
  CFG3 \Exp3LED_7_i_m2[3]  (
	.A(DATA_in[31]),
	.B(N_1302_1),
	.C(Exp3LED1Write),
	.Y(N_1302)
);
defparam \Exp3LED_7_i_m2[3] .INIT=8'hEC;
// @22:192
  CFG3 \Exp3LED_7_i_m2[2]  (
	.A(DATA_in[30]),
	.B(N_1303_1),
	.C(Exp3LED1Write),
	.Y(N_1303)
);
defparam \Exp3LED_7_i_m2[2] .INIT=8'hEC;
// @22:182
  CFG3 \Exp2LED_7_i_m2[2]  (
	.A(DATA_in[30]),
	.B(N_1305_1),
	.C(Exp2LED1Write),
	.Y(N_1305)
);
defparam \Exp2LED_7_i_m2[2] .INIT=8'hEC;
// @22:182
  CFG3 \Exp2LED_7_i_m2[3]  (
	.A(DATA_in[31]),
	.B(N_1304_1),
	.C(Exp2LED1Write),
	.Y(N_1304)
);
defparam \Exp2LED_7_i_m2[3] .INIT=8'hEC;
  CFG3 \Exp1LED_RNO[2]  (
	.A(DATA_in[30]),
	.B(N_1309_1),
	.C(Exp1LED1Write),
	.Y(N_1309)
);
defparam \Exp1LED_RNO[2] .INIT=8'hEC;
// @22:162
  CFG3 \Exp0LED_8_i_m2[3]  (
	.A(DATA_in[31]),
	.B(N_1306_1),
	.C(Exp0LED1Write),
	.Y(N_1306)
);
defparam \Exp0LED_8_i_m2[3] .INIT=8'hEC;
  CFG3 \Exp1LED_RNO[3]  (
	.A(DATA_in[31]),
	.B(N_1308_1),
	.C(Exp1LED1Write),
	.Y(N_1308)
);
defparam \Exp1LED_RNO[3] .INIT=8'hEC;
// @22:162
  CFG3 \Exp0LED_8_i_m2[2]  (
	.A(DATA_in[30]),
	.B(N_1307_1),
	.C(Exp0LED1Write),
	.Y(N_1307)
);
defparam \Exp0LED_8_i_m2[2] .INIT=8'hEC;
// @22:223
  CFG3 \State_ns_1_0_.m9_i_0  (
	.A(SlowEnable),
	.B(N_1210),
	.C(State[0]),
	.Y(m9_i_0)
);
defparam \State_ns_1_0_.m9_i_0 .INIT=8'hCD;
// @22:234
  CFG4 \StateMachine.ClearExpLEDLatch_3_f0_0_0_0  (
	.A(ClearExpLEDLatch_Z),
	.B(State[0]),
	.C(ClearExpLEDLatch_3_f0_0_0_a2_0_1_0),
	.D(N_449_i),
	.Y(ClearExpLEDLatch_3)
);
defparam \StateMachine.ClearExpLEDLatch_3_f0_0_0_0 .INIT=16'h00BA;
  CFG2 un28_slowenable_0_RNI948Q (
	.A(un28_slowenable_0_Z),
	.B(N_1009),
	.Y(un28_slowenable_0_RNI948Q_Z)
);
defparam un28_slowenable_0_RNI948Q.INIT=4'h8;
  CFG4 m66_i_o2 (
	.A(Counter[0]),
	.B(N_1538),
	.C(Counter[2]),
	.D(Counter[1]),
	.Y(N_1119)
);
defparam m66_i_o2.INIT=16'h7FFF;
  CFG4 m84_0_a2_1 (
	.A(Counter[0]),
	.B(Counter[2]),
	.C(SlowEnable),
	.D(InputShiftRegister_0_sqmuxa_1_i_a2_2),
	.Y(N_2010)
);
defparam m84_0_a2_1.INIT=16'h1000;
// @18:253
  CFG4 N_761_i (
	.A(N_1068_i),
	.B(N_189_i),
	.C(State[9]),
	.D(ExpD8_Latch),
	.Y(N_761_i_1z)
);
defparam N_761_i.INIT=16'h0F0E;
// @18:253
  CFG4 N_147_i (
	.A(N_1555),
	.B(N_1133),
	.C(ExpSlot[1]),
	.D(N_1955),
	.Y(N_147_i_1z)
);
defparam N_147_i.INIT=16'h0051;
// @22:213
  CFG3 StartStateMachine_RNO (
	.A(N_4074_i),
	.B(N_1475),
	.C(StartStateMachine_Z),
	.Y(N_454_i)
);
defparam StartStateMachine_RNO.INIT=8'h32;
// @22:223
  CFG4 intExpLEDOE_RNO (
	.A(ExpLEDOE),
	.B(EnableDelay_Z),
	.C(N_449_i),
	.D(DiscoveryComplete),
	.Y(N_446_i)
);
defparam intExpLEDOE_RNO.INIT=16'h3AFA;
  CFG3 m44_0_a2 (
	.A(State_0[1]),
	.B(N_4074_i),
	.C(N_2010),
	.Y(State_ns_4)
);
defparam m44_0_a2.INIT=8'h20;
  CFG4 m35_i_a2 (
	.A(N_2010),
	.B(State_srsts_0_i_o3_0_o2_0),
	.C(State_0[1]),
	.D(State[5]),
	.Y(N_1573)
);
defparam m35_i_a2.INIT=16'h2220;
// @22:223
  CFG4 \State_ns_1_0_.m9_i_o2_0  (
	.A(Count_Z[3]),
	.B(State[0]),
	.C(SlowEnable),
	.D(N_1156),
	.Y(N_1225)
);
defparam \State_ns_1_0_.m9_i_o2_0 .INIT=16'hFF7F;
// @18:253
  CFG4 N_758_i (
	.A(Counter[0]),
	.B(Counter[1]),
	.C(N_1538),
	.D(N_755),
	.Y(N_758_i_1z)
);
defparam N_758_i.INIT=16'h6C00;
// @18:253
  CFG4 N_386_i (
	.A(N_1555),
	.B(N_1133),
	.C(ExpSlot[0]),
	.D(N_1966),
	.Y(N_386_i_1z)
);
defparam N_386_i.INIT=16'h4051;
// @22:234
  CFG3 un1_synchedtick_2_i_0_o2_RNIHTVM (
	.A(Count_Z[3]),
	.B(State[0]),
	.C(N_1156),
	.Y(N_1189_i)
);
defparam un1_synchedtick_2_i_0_o2_RNIHTVM.INIT=8'h08;
// @22:338
  CFG4 \ShiftRegister0_3_i_m2_i_m2_2[2]  (
	.A(Exp0LED[2]),
	.B(Exp0LED[0]),
	.C(N_1009),
	.D(ExpOldAP2[0]),
	.Y(N_1318_2)
);
defparam \ShiftRegister0_3_i_m2_i_m2_2[2] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister1_3_i_m2_2[3]  (
	.A(Exp1LED_Z[3]),
	.B(Exp1LED_Z[1]),
	.C(N_1009),
	.D(ExpOldAP2[1]),
	.Y(N_1310_2)
);
defparam \ShiftRegister1_3_i_m2_2[3] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister0_3_i_m2_i_m2_2[3]  (
	.A(Exp0LED_Z[3]),
	.B(Exp0LED[1]),
	.C(N_1009),
	.D(ExpOldAP2[0]),
	.Y(N_1319_2)
);
defparam \ShiftRegister0_3_i_m2_i_m2_2[3] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister3_3_i_m2_2[1]  (
	.A(Exp3LED_Z[3]),
	.B(Exp3LED_Z[1]),
	.C(N_1009),
	.D(ExpOldAP2[3]),
	.Y(N_1313_2)
);
defparam \ShiftRegister3_3_i_m2_2[1] .INIT=16'hA0C0;
// @22:338
  CFG4 \ShiftRegister3_3_i_m2_2[2]  (
	.A(Exp3LED_Z[2]),
	.B(Exp3LED_Z[0]),
	.C(N_1009),
	.D(ExpOldAP2[3]),
	.Y(N_1312_2)
);
defparam \ShiftRegister3_3_i_m2_2[2] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister2_3_i_m2_2[3]  (
	.A(Exp2LED_Z[3]),
	.B(Exp2LED_Z[1]),
	.C(N_1009),
	.D(ExpOldAP2[2]),
	.Y(N_1314_2)
);
defparam \ShiftRegister2_3_i_m2_2[3] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister0_3_i_m2_i_m2_2[1]  (
	.A(Exp0LED_Z[3]),
	.B(Exp0LED[1]),
	.C(N_1009),
	.D(ExpOldAP2[0]),
	.Y(N_1317_2)
);
defparam \ShiftRegister0_3_i_m2_i_m2_2[1] .INIT=16'hA0C0;
// @22:338
  CFG4 \ShiftRegister2_3_i_m2_2[1]  (
	.A(Exp2LED_Z[3]),
	.B(Exp2LED_Z[1]),
	.C(N_1009),
	.D(ExpOldAP2[2]),
	.Y(N_1316_2)
);
defparam \ShiftRegister2_3_i_m2_2[1] .INIT=16'hA0C0;
// @22:338
  CFG4 \ShiftRegister1_3_i_m2_i_m2_2[1]  (
	.A(Exp1LED_Z[3]),
	.B(Exp1LED_Z[1]),
	.C(N_1009),
	.D(ExpOldAP2[1]),
	.Y(N_1321_2)
);
defparam \ShiftRegister1_3_i_m2_i_m2_2[1] .INIT=16'hA0C0;
// @22:338
  CFG4 \ShiftRegister3_3_i_m2_2[3]  (
	.A(Exp3LED_Z[3]),
	.B(Exp3LED_Z[1]),
	.C(N_1009),
	.D(ExpOldAP2[3]),
	.Y(N_1311_2)
);
defparam \ShiftRegister3_3_i_m2_2[3] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister2_3_i_m2_2[2]  (
	.A(Exp2LED_Z[2]),
	.B(Exp2LED_Z[0]),
	.C(N_1009),
	.D(ExpOldAP2[2]),
	.Y(N_1315_2)
);
defparam \ShiftRegister2_3_i_m2_2[2] .INIT=16'hC0A0;
// @22:338
  CFG4 \ShiftRegister1_3_i_m2_i_m2_2[2]  (
	.A(Exp1LED_Z[2]),
	.B(Exp1LED_Z[0]),
	.C(N_1009),
	.D(ExpOldAP2[1]),
	.Y(N_1320_2)
);
defparam \ShiftRegister1_3_i_m2_i_m2_2[2] .INIT=16'hC0A0;
// @22:292
  CFG4 un1_synchedtick_2_i_0_x2 (
	.A(Count_Z[1]),
	.B(N_1091),
	.C(Count_Z[2]),
	.D(Count_Z[3]),
	.Y(N_1246_i)
);
defparam un1_synchedtick_2_i_0_x2.INIT=16'h20DF;
// @18:253
  CFG4 N_366_i (
	.A(Counter[1]),
	.B(Counter[2]),
	.C(N_1065),
	.D(N_755),
	.Y(N_366_i_1z)
);
defparam N_366_i.INIT=16'hC600;
// @22:292
  CFG4 \Count_RNO[0]  (
	.A(N_1156),
	.B(Count_Z[3]),
	.C(N_4074_i),
	.D(N_1423_i),
	.Y(N_453_i)
);
defparam \Count_RNO[0] .INIT=16'h0B00;
// @22:140
  CFG4 \expLedDataOut_3[1]  (
	.A(expLedDataOut_3_m2_2_Z[1]),
	.B(expLedDataOut_3_m2_1_Z[1]),
	.C(Exp0LED_Z[3]),
	.D(Exp0LEDRead),
	.Y(expLedDataOut_0)
);
defparam \expLedDataOut_3[1] .INIT=16'hF0EE;
// @22:337
  CFG4 \ShiftRegister3_RNO[0]  (
	.A(Exp3LED_Z[2]),
	.B(Exp3LED_Z[0]),
	.C(N_1009),
	.D(ExpOldAP2[3]),
	.Y(N_774_i)
);
defparam \ShiftRegister3_RNO[0] .INIT=16'hA0C0;
// @22:337
  CFG4 \ShiftRegister1_RNO[0]  (
	.A(Exp1LED_Z[2]),
	.B(Exp1LED_Z[0]),
	.C(N_1009),
	.D(ExpOldAP2[1]),
	.Y(N_447_i)
);
defparam \ShiftRegister1_RNO[0] .INIT=16'hA0C0;
// @22:337
  CFG4 \ShiftRegister2_RNO[0]  (
	.A(Exp2LED_Z[2]),
	.B(Exp2LED_Z[0]),
	.C(N_1009),
	.D(ExpOldAP2[2]),
	.Y(N_753_i)
);
defparam \ShiftRegister2_RNO[0] .INIT=16'hA0C0;
// @22:337
  CFG4 \ShiftRegister0_RNO[0]  (
	.A(Exp0LED[2]),
	.B(Exp0LED[0]),
	.C(N_1009),
	.D(ExpOldAP2[0]),
	.Y(N_448_i)
);
defparam \ShiftRegister0_RNO[0] .INIT=16'hA0C0;
// @22:338
  CFG3 \ShiftRegister0_3_i_m2_i_m2[2]  (
	.A(ShiftRegister0_Z[1]),
	.B(N_1009),
	.C(N_1318_2),
	.Y(N_1318)
);
defparam \ShiftRegister0_3_i_m2_i_m2[2] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister1_3_i_m2[3]  (
	.A(ShiftRegister1_Z[2]),
	.B(N_1009),
	.C(N_1310_2),
	.Y(N_1310)
);
defparam \ShiftRegister1_3_i_m2[3] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister0_3_i_m2_i_m2[3]  (
	.A(ShiftRegister0_Z[2]),
	.B(N_1009),
	.C(N_1319_2),
	.Y(N_1319)
);
defparam \ShiftRegister0_3_i_m2_i_m2[3] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister3_3_i_m2[1]  (
	.A(ShiftRegister3_Z[0]),
	.B(N_1009),
	.C(N_1313_2),
	.Y(N_1313)
);
defparam \ShiftRegister3_3_i_m2[1] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister3_3_i_m2[2]  (
	.A(ShiftRegister3_Z[1]),
	.B(N_1009),
	.C(N_1312_2),
	.Y(N_1312)
);
defparam \ShiftRegister3_3_i_m2[2] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister2_3_i_m2[3]  (
	.A(ShiftRegister2_Z[2]),
	.B(N_1009),
	.C(N_1314_2),
	.Y(N_1314)
);
defparam \ShiftRegister2_3_i_m2[3] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister0_3_i_m2_i_m2[1]  (
	.A(ShiftRegister0_Z[0]),
	.B(N_1009),
	.C(N_1317_2),
	.Y(N_1317)
);
defparam \ShiftRegister0_3_i_m2_i_m2[1] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister2_3_i_m2[1]  (
	.A(ShiftRegister2_Z[0]),
	.B(N_1009),
	.C(N_1316_2),
	.Y(N_1316)
);
defparam \ShiftRegister2_3_i_m2[1] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister1_3_i_m2_i_m2[1]  (
	.A(ShiftRegister1_Z[0]),
	.B(N_1009),
	.C(N_1321_2),
	.Y(N_1321)
);
defparam \ShiftRegister1_3_i_m2_i_m2[1] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister3_3_i_m2[3]  (
	.A(ShiftRegister3_Z[2]),
	.B(N_1009),
	.C(N_1311_2),
	.Y(N_1311)
);
defparam \ShiftRegister3_3_i_m2[3] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister2_3_i_m2[2]  (
	.A(ShiftRegister2_Z[1]),
	.B(N_1009),
	.C(N_1315_2),
	.Y(N_1315)
);
defparam \ShiftRegister2_3_i_m2[2] .INIT=8'hF2;
// @22:338
  CFG3 \ShiftRegister1_3_i_m2_i_m2[2]  (
	.A(ShiftRegister1_Z[1]),
	.B(N_1009),
	.C(N_1320_2),
	.Y(N_1320)
);
defparam \ShiftRegister1_3_i_m2_i_m2[2] .INIT=8'hF2;
// @40:1821
  CFG3 un36_data_i_a2_i_a2_0 (
	.A(N_1904),
	.B(ExtADDR_c_7),
	.C(ExtADDR_c_0),
	.Y(N_1909)
);
defparam un36_data_i_a2_i_a2_0.INIT=8'h08;
// @22:134
  CFG4 un9_expleddataout_0_a2_1 (
	.A(N_1898),
	.B(N_1020),
	.C(ExtADDR_c_7),
	.D(ExtADDR_c_0),
	.Y(N_1964)
);
defparam un9_expleddataout_0_a2_1.INIT=16'h0020;
// @18:253
  CFG4 N_763_i (
	.A(State_0[1]),
	.B(State[2]),
	.C(N_2010),
	.D(N_4074_i),
	.Y(N_763_i_1z)
);
defparam N_763_i.INIT=16'h00CE;
// @18:253
  CFG4 N_380_i (
	.A(State[5]),
	.B(State[6]),
	.C(N_2010),
	.D(N_4074_i),
	.Y(N_380_i_1z)
);
defparam N_380_i.INIT=16'h00CE;
// @18:253
  CFG3 N_759_i (
	.A(Counter[3]),
	.B(N_755),
	.C(N_1119),
	.Y(N_759_i_1z)
);
defparam N_759_i.INIT=8'h84;
// @22:223
  CFG4 \State_ns_1_0_.N_775_i  (
	.A(N_1225),
	.B(m9_i_0),
	.C(State[1]),
	.D(N_1239),
	.Y(N_775_i)
);
defparam \State_ns_1_0_.N_775_i .INIT=16'h2220;
// @22:292
  CFG3 \Count_RNO[1]  (
	.A(Count_Z[1]),
	.B(N_4074_i),
	.C(N_1091),
	.Y(N_450_i)
);
defparam \Count_RNO[1] .INIT=8'h21;
// @40:1821
  CFG3 un36_data_i_a2_i_a2 (
	.A(N_2009),
	.B(N_1909),
	.C(N_1083),
	.Y(N_1441)
);
defparam un36_data_i_a2_i_a2.INIT=8'hC8;
// @18:253
  CFG4 N_760_i (
	.A(Counter[3]),
	.B(Counter[4]),
	.C(N_1119),
	.D(N_755),
	.Y(N_760_i_1z)
);
defparam N_760_i.INIT=16'hC600;
// @18:253
  CFG4 N_384_i (
	.A(N_755),
	.B(N_1538),
	.C(Counter[0]),
	.D(N_1573),
	.Y(N_384_i_1z)
);
defparam N_384_i.INIT=16'h0028;
// @22:223
  CFG3 \State_ns_1_0_.N_776_i  (
	.A(N_1210),
	.B(State[1]),
	.C(N_1225),
	.Y(N_776_i)
);
defparam \State_ns_1_0_.N_776_i .INIT=8'h45;
// @22:292
  CFG4 \Count_RNO[3]  (
	.A(SlowEnable),
	.B(N_1156),
	.C(N_4074_i),
	.D(N_1246_i),
	.Y(N_452_i)
);
defparam \Count_RNO[3] .INIT=16'h000D;
// @22:292
  CFG4 \Count_RNO[2]  (
	.A(Count_Z[1]),
	.B(Count_Z[2]),
	.C(N_1091),
	.D(N_4074_i),
	.Y(N_451_i)
);
defparam \Count_RNO[2] .INIT=16'h00C6;
  CFG3 m84_0_a2 (
	.A(N_4074_i),
	.B(N_151),
	.C(State[4]),
	.Y(N_1551)
);
defparam m84_0_a2.INIT=8'h40;
// @22:130
  CFG4 expLedDataOut_1_m2s2 (
	.A(N_1964),
	.B(N_1956),
	.C(Exp3LEDRead),
	.D(Exp2LED1Read),
	.Y(expLedDataOut_1_sm0)
);
defparam expLedDataOut_1_m2s2.INIT=16'hFFF8;
// @22:130
  CFG4 expLedDataOut_1_m6s2 (
	.A(N_1988),
	.B(N_1964),
	.C(Exp1LEDRead),
	.D(Exp0LED1Read),
	.Y(expLedDataOut_1_sm4)
);
defparam expLedDataOut_1_m6s2.INIT=16'hFFF8;
// @22:130
  CFG3 \expLedDataOut_1_m0[3]  (
	.A(N_1962),
	.B(N_1956),
	.C(Exp3LED_Z[3]),
	.Y(expLedDataOut_1_m0_Z[3])
);
defparam \expLedDataOut_1_m0[3] .INIT=8'h80;
// @22:130
  CFG3 \expLedDataOut_1_m0[2]  (
	.A(N_1962),
	.B(N_1956),
	.C(Exp3LED_Z[2]),
	.Y(expLedDataOut_1_m0_Z[2])
);
defparam \expLedDataOut_1_m0[2] .INIT=8'h80;
// @22:188
  CFG3 un1_exp3led0write_0 (
	.A(N_1963),
	.B(N_1956),
	.C(Exp3LEDWrite),
	.Y(un28_intexpledselect_0_0_0)
);
defparam un1_exp3led0write_0.INIT=8'hF8;
// @22:178
  CFG3 un1_exp2led0write_0 (
	.A(N_1963),
	.B(N_1960),
	.C(Exp2LEDWrite),
	.Y(un20_intexpledselect_0_0_0)
);
defparam un1_exp2led0write_0.INIT=8'hF8;
// @22:158
  CFG3 un1_exp0led0write_0 (
	.A(N_1963),
	.B(N_1959),
	.C(Exp0LEDWrite),
	.Y(un4_intexpledselect_0_0_0)
);
defparam un1_exp0led0write_0.INIT=8'hF8;
  CFG3 m1_i (
	.A(N_1988),
	.B(N_1963),
	.C(Exp1LEDWrite),
	.Y(m96_i_0)
);
defparam m1_i.INIT=8'hF8;
// @22:134
  CFG3 un9_expleddataout_0 (
	.A(N_1964),
	.B(N_1960),
	.C(Exp2LEDRead),
	.Y(un9_expleddataout_0_Z)
);
defparam un9_expleddataout_0.INIT=8'hF8;
// @22:130
  CFG3 un1_expleddataout_0 (
	.A(N_1964),
	.B(N_1959),
	.C(Exp0LEDRead),
	.Y(un1_expleddataout_0_1z)
);
defparam un1_expleddataout_0.INIT=8'hF8;
// @22:201
  CFG2 un28_intexpledselect_0_0 (
	.A(Exp3LED1Write),
	.B(un28_intexpledselect_0_0_0),
	.Y(un28_intexpledselect_i_0)
);
defparam un28_intexpledselect_0_0.INIT=4'hE;
// @22:200
  CFG2 un20_intexpledselect_0_0 (
	.A(Exp2LED1Write),
	.B(un20_intexpledselect_0_0_0),
	.Y(un20_intexpledselect_i_0)
);
defparam un20_intexpledselect_0_0.INIT=4'hE;
  CFG4 m84_0 (
	.A(N_4074_i),
	.B(State[5]),
	.C(N_1551),
	.D(N_2010),
	.Y(State_ns_0)
);
defparam m84_0.INIT=16'hF4F0;
// @22:130
  CFG4 \expLedDataOut_1_m2_2[2]  (
	.A(expLedDataOut_1_sm0),
	.B(Exp3LED_Z[0]),
	.C(Exp2LED_Z[2]),
	.D(Exp2LED1Read),
	.Y(expLedDataOut_1_m2_2_Z[2])
);
defparam \expLedDataOut_1_m2_2[2] .INIT=16'hA088;
// @22:130
  CFG4 \expLedDataOut_1_m2_2[3]  (
	.A(expLedDataOut_1_sm0),
	.B(Exp3LED_Z[1]),
	.C(Exp2LED_Z[3]),
	.D(Exp2LED1Read),
	.Y(expLedDataOut_1_m2_2_Z[3])
);
defparam \expLedDataOut_1_m2_2[3] .INIT=16'hA088;
// @18:253
  CFG4 N_762_i (
	.A(State[4]),
	.B(m51_i_a2_0_Z),
	.C(State_srsts_0_i_o3_0_o2_0),
	.D(N_151),
	.Y(N_762_i_1z)
);
defparam N_762_i.INIT=16'h030B;
// @22:130
  CFG3 \expLedDataOut_1_m2[2]  (
	.A(expLedDataOut_1_sm0),
	.B(expLedDataOut_1_m2_2_Z[2]),
	.C(expLedDataOut_1_m0_Z[2]),
	.Y(expLedDataOut_1_m2_Z[2])
);
defparam \expLedDataOut_1_m2[2] .INIT=8'hDC;
// @22:130
  CFG3 \expLedDataOut_1_m2[3]  (
	.A(expLedDataOut_1_sm0),
	.B(expLedDataOut_1_m2_2_Z[3]),
	.C(expLedDataOut_1_m0_Z[3]),
	.Y(expLedDataOut_1_m2_Z[3])
);
defparam \expLedDataOut_1_m2[3] .INIT=8'hDC;
// @22:130
  CFG4 \expLedDataOut_1_m4_1[3]  (
	.A(un9_expleddataout_0_Z),
	.B(expLedDataOut_1_m2_Z[3]),
	.C(Exp2LED_Z[1]),
	.D(Exp1LED1Read),
	.Y(expLedDataOut_1_m4_1_Z[3])
);
defparam \expLedDataOut_1_m4_1[3] .INIT=16'h00E4;
// @22:130
  CFG4 \expLedDataOut_1_m4_1[2]  (
	.A(un9_expleddataout_0_Z),
	.B(expLedDataOut_1_m2_Z[2]),
	.C(Exp2LED_Z[0]),
	.D(Exp1LED1Read),
	.Y(expLedDataOut_1_m4_1_Z[2])
);
defparam \expLedDataOut_1_m4_1[2] .INIT=16'h00E4;
// @22:130
  CFG4 \expLedDataOut_1_m6_cZ[3]  (
	.A(expLedDataOut_1_sm4),
	.B(expLedDataOut_1_m5_Z[3]),
	.C(expLedDataOut_1_m4_2_Z[3]),
	.D(expLedDataOut_1_m4_1_Z[3]),
	.Y(expLedDataOut_1_m6[3])
);
defparam \expLedDataOut_1_m6_cZ[3] .INIT=16'hDDD8;
// @22:130
  CFG4 \expLedDataOut_1_m6_cZ[2]  (
	.A(expLedDataOut_1_sm4),
	.B(expLedDataOut_1_m5_Z[2]),
	.C(expLedDataOut_1_m4_2_Z[2]),
	.D(expLedDataOut_1_m4_1_Z[2]),
	.Y(expLedDataOut_1_m6[2])
);
defparam \expLedDataOut_1_m6_cZ[2] .INIT=16'hDDD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ExpModuleLED */

module ExpSigRoute (
  ExpLEDSelect_0,
  OutputShiftRegister_0,
  serialMemDataOut,
  Exp0Data_in,
  ExpA_DATA_0,
  ShiftRegister0_0,
  Exp0Mux,
  N_865_i,
  un1_serialmemorydataout1,
  SerialMemoryDataOut,
  un1_expa_clk5,
  ExpA_CLK,
  un1_expd8_clk0,
  intExpD8_Clk,
  N_793_i_1z,
  ExpD8_Load,
  N_1955,
  N_799_i_1z,
  un6_expdata_i_i,
  N_2149,
  ReadFlag,
  WriteFlag,
  intSerialMemoryClock,
  Exp0Q1_A,
  N_795,
  Exp0Q1_B,
  N_1087,
  N_797,
  N_1080,
  N_1948,
  N_1925,
  EEPROMAccessFlag,
  G_21_0_a6_0_1,
  N_53_mux,
  SerialMemoryDataControl,
  un1_expdata_i,
  N_1106_i,
  N_1106
)
;
input ExpLEDSelect_0 ;
input OutputShiftRegister_0 ;
input [24:22] serialMemDataOut ;
input [4:0] Exp0Data_in ;
output ExpA_DATA_0 ;
input ShiftRegister0_0 ;
input [1:0] Exp0Mux ;
output N_865_i ;
output un1_serialmemorydataout1 ;
input SerialMemoryDataOut ;
output un1_expa_clk5 ;
input ExpA_CLK ;
output un1_expd8_clk0 ;
input intExpD8_Clk ;
output N_793_i_1z ;
input ExpD8_Load ;
input N_1955 ;
output N_799_i_1z ;
output un6_expdata_i_i ;
output N_2149 ;
input ReadFlag ;
input WriteFlag ;
input intSerialMemoryClock ;
output Exp0Q1_A ;
output N_795 ;
output Exp0Q1_B ;
input N_1087 ;
output N_797 ;
input N_1080 ;
input N_1948 ;
output N_1925 ;
input EEPROMAccessFlag ;
output G_21_0_a6_0_1 ;
input N_53_mux ;
input SerialMemoryDataControl ;
output un1_expdata_i ;
output N_1106_i ;
output N_1106 ;
wire ExpLEDSelect_0 ;
wire OutputShiftRegister_0 ;
wire ExpA_DATA_0 ;
wire ShiftRegister0_0 ;
wire N_865_i ;
wire un1_serialmemorydataout1 ;
wire SerialMemoryDataOut ;
wire un1_expa_clk5 ;
wire ExpA_CLK ;
wire un1_expd8_clk0 ;
wire intExpD8_Clk ;
wire N_793_i_1z ;
wire ExpD8_Load ;
wire N_1955 ;
wire N_799_i_1z ;
wire un6_expdata_i_i ;
wire N_2149 ;
wire ReadFlag ;
wire WriteFlag ;
wire intSerialMemoryClock ;
wire Exp0Q1_A ;
wire N_795 ;
wire Exp0Q1_B ;
wire N_1087 ;
wire N_797 ;
wire N_1080 ;
wire N_1948 ;
wire N_1925 ;
wire EEPROMAccessFlag ;
wire G_21_0_a6_0_1 ;
wire N_53_mux ;
wire SerialMemoryDataControl ;
wire un1_expdata_i ;
wire N_1106_i ;
wire N_1106 ;
wire N_788_i ;
wire un1_serialmemorydatain_i ;
wire un1_expdata_0_1_0_Z ;
wire N_1983 ;
wire un5_serialmemorydatain_i ;
wire N_1833 ;
wire N_1816 ;
wire N_1832 ;
wire N_1815 ;
wire N_1817 ;
wire GND ;
wire VCC ;
  CFG1 expd8_datain_0_o2_RNI5TPB (
	.A(N_1106),
	.Y(N_1106_i)
);
defparam expd8_datain_0_o2_RNI5TPB.INIT=2'h1;
// @23:100
  CFG4 un1_expdata_0 (
	.A(N_788_i),
	.B(un1_serialmemorydatain_i),
	.C(un1_expdata_0_1_0_Z),
	.D(Exp0Mux[1]),
	.Y(un1_expdata_i)
);
defparam un1_expdata_0.INIT=16'hFE0E;
// @23:100
  CFG4 un1_expdata_0_1_0 (
	.A(SerialMemoryDataControl),
	.B(N_1983),
	.C(Exp0Mux[1]),
	.D(Exp0Mux[0]),
	.Y(un1_expdata_0_1_0_Z)
);
defparam un1_expdata_0_1_0.INIT=16'h04F0;
  CFG3 un5_serialmemorydatain_0_a2_RNIGNAD3 (
	.A(un5_serialmemorydatain_i),
	.B(N_53_mux),
	.C(Exp0Mux[0]),
	.Y(G_21_0_a6_0_1)
);
defparam un5_serialmemorydatain_0_a2_RNIGNAD3.INIT=8'h20;
// @23:86
  CFG2 g0 (
	.A(EEPROMAccessFlag),
	.B(serialMemDataOut[24]),
	.Y(N_1925)
);
defparam g0.INIT=4'h2;
// @23:92
  CFG2 expd8_datain_0_o2 (
	.A(Exp0Mux[0]),
	.B(Exp0Mux[1]),
	.Y(N_1106)
);
defparam expd8_datain_0_o2.INIT=4'hB;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_1[1]  (
	.A(N_1948),
	.B(N_788_i),
	.C(ShiftRegister0_0),
	.Y(N_1833)
);
defparam \un1_serialmemorydataout_iv_0_a2_1[1] .INIT=8'h80;
// @23:82
  CFG2 ExpQ1_FaultB_i (
	.A(N_1080),
	.B(Exp0Data_in[4]),
	.Y(N_797)
);
defparam ExpQ1_FaultB_i.INIT=4'hB;
// @23:88
  CFG2 \ExpA_DATA_1_0_a2[0]  (
	.A(N_1087),
	.B(Exp0Data_in[2]),
	.Y(ExpA_DATA_0)
);
defparam \ExpA_DATA_1_0_a2[0] .INIT=4'h4;
// @23:79
  CFG2 ExpQ1_B (
	.A(N_1080),
	.B(Exp0Data_in[1]),
	.Y(Exp0Q1_B)
);
defparam ExpQ1_B.INIT=4'h4;
// @23:81
  CFG2 ExpQ1_FaultA_i (
	.A(N_1080),
	.B(Exp0Data_in[3]),
	.Y(N_795)
);
defparam ExpQ1_FaultA_i.INIT=4'hB;
// @23:78
  CFG2 ExpQ1_A (
	.A(N_1080),
	.B(Exp0Data_in[0]),
	.Y(Exp0Q1_A)
);
defparam ExpQ1_A.INIT=4'h4;
// @23:92
  CFG3 \un1_expd8_clk_0_a2_1[0]  (
	.A(intSerialMemoryClock),
	.B(WriteFlag),
	.C(ReadFlag),
	.Y(N_2149)
);
defparam \un1_expd8_clk_0_a2_1[0] .INIT=8'hA8;
  CFG2 expd8_datain_0_o2_RNI0BNN (
	.A(un1_serialmemorydatain_i),
	.B(N_1106),
	.Y(un6_expdata_i_i)
);
defparam expd8_datain_0_o2_RNI0BNN.INIT=4'hB;
// @27:175
  CFG2 N_799_i (
	.A(N_1080),
	.B(Exp0Data_in[2]),
	.Y(N_799_i_1z)
);
defparam N_799_i.INIT=4'h4;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_1[5]  (
	.A(N_1948),
	.B(N_1080),
	.C(ShiftRegister0_0),
	.Y(N_1816)
);
defparam \un1_expa_clk_u_0_a2_1[5] .INIT=8'h20;
// @23:86
  CFG4 un5_serialmemorydatain_0_a2_0 (
	.A(serialMemDataOut[24]),
	.B(serialMemDataOut[23]),
	.C(serialMemDataOut[22]),
	.D(EEPROMAccessFlag),
	.Y(N_1983)
);
defparam un5_serialmemorydatain_0_a2_0.INIT=16'h0100;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_0[1]  (
	.A(N_1955),
	.B(Exp0Mux[0]),
	.C(OutputShiftRegister_0),
	.Y(N_1832)
);
defparam \un1_serialmemorydataout_iv_0_a2_0[1] .INIT=8'h20;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_0[5]  (
	.A(N_1955),
	.B(Exp0Mux[0]),
	.C(ExpD8_Load),
	.Y(N_1815)
);
defparam \un1_expa_clk_u_0_a2_0[5] .INIT=8'h20;
// @10:74
  CFG2 N_793_i (
	.A(N_1087),
	.B(Exp0Data_in[3]),
	.Y(N_793_i_1z)
);
defparam N_793_i.INIT=4'h4;
// @23:92
  CFG4 \un1_expd8_clk_0[0]  (
	.A(N_2149),
	.B(N_1955),
	.C(Exp0Mux[0]),
	.D(intExpD8_Clk),
	.Y(un1_expd8_clk0)
);
defparam \un1_expd8_clk_0[0] .INIT=16'hACA0;
// @23:85
  CFG3 un1_serialmemorydatain_0_a2 (
	.A(N_1983),
	.B(Exp0Mux[1]),
	.C(Exp0Mux[0]),
	.Y(un1_serialmemorydatain_i)
);
defparam un1_serialmemorydatain_0_a2.INIT=8'h20;
// @23:86
  CFG2 un5_serialmemorydatain_0_a2 (
	.A(Exp0Mux[1]),
	.B(N_1983),
	.Y(un5_serialmemorydatain_i)
);
defparam un5_serialmemorydatain_0_a2.INIT=4'h4;
// @23:111
  CFG4 \un1_expa_clk_u_0[5]  (
	.A(N_1816),
	.B(N_1815),
	.C(N_1087),
	.D(ExpA_CLK),
	.Y(un1_expa_clk5)
);
defparam \un1_expa_clk_u_0[5] .INIT=16'hEFEE;
// @23:100
  CFG4 \un1_serialmemorydataout_iv_0[1]  (
	.A(SerialMemoryDataOut),
	.B(N_1833),
	.C(N_1832),
	.D(un1_serialmemorydatain_i),
	.Y(un1_serialmemorydataout1)
);
defparam \un1_serialmemorydataout_iv_0[1] .INIT=16'hFEFC;
// @23:111
  CFG3 un76_expdata_i_a2 (
	.A(N_1983),
	.B(N_1080),
	.C(ExpLEDSelect_0),
	.Y(N_1817)
);
defparam un76_expdata_i_a2.INIT=8'h23;
// @23:111
  CFG3 un76_expdata_i (
	.A(N_1817),
	.B(Exp0Mux[1]),
	.C(Exp0Mux[0]),
	.Y(N_865_i)
);
defparam un76_expdata_i.INIT=8'h54;
// @23:100
  CFG4 un5_serialmemorydatain_0_a2_0_RNIB7KP5 (
	.A(N_1983),
	.B(ExpLEDSelect_0),
	.C(Exp0Mux[1]),
	.D(Exp0Mux[0]),
	.Y(N_788_i)
);
defparam un5_serialmemorydatain_0_a2_0_RNIB7KP5.INIT=16'h0400;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ExpSigRoute */

module ExpSigRoute_0 (
  ExpLEDSelect_0,
  OutputShiftRegister_0,
  serialMemDataOut,
  Exp1Data_in,
  ExpA_DATA_0,
  ShiftRegister1_0,
  Exp1Mux,
  N_867_i,
  un1_serialmemorydataout1_0,
  SerialMemoryDataOut,
  un1_expa_clk5_0,
  ExpA_CLK,
  un1_expd8_clk0_0,
  intExpD8_Clk,
  N_2149,
  N_1925,
  N_808_i_1z,
  ExpD8_Load,
  N_1966,
  EEPROMAccessFlag,
  N_815_i_1z,
  un6_expdata_0_i_i,
  Exp1Q1_A,
  N_811,
  Exp1Q1_B,
  N_1097,
  N_813,
  N_1079,
  N_1948,
  N_19,
  N_53_mux,
  SerialMemoryDataControl,
  un1_expdata_i,
  N_1105_i,
  N_1105
)
;
input ExpLEDSelect_0 ;
input OutputShiftRegister_0 ;
input [24:22] serialMemDataOut ;
input [4:0] Exp1Data_in ;
output ExpA_DATA_0 ;
input ShiftRegister1_0 ;
input [1:0] Exp1Mux ;
output N_867_i ;
output un1_serialmemorydataout1_0 ;
input SerialMemoryDataOut ;
output un1_expa_clk5_0 ;
input ExpA_CLK ;
output un1_expd8_clk0_0 ;
input intExpD8_Clk ;
input N_2149 ;
input N_1925 ;
output N_808_i_1z ;
input ExpD8_Load ;
input N_1966 ;
input EEPROMAccessFlag ;
output N_815_i_1z ;
output un6_expdata_0_i_i ;
output Exp1Q1_A ;
output N_811 ;
output Exp1Q1_B ;
input N_1097 ;
output N_813 ;
input N_1079 ;
input N_1948 ;
output N_19 ;
input N_53_mux ;
input SerialMemoryDataControl ;
output un1_expdata_i ;
output N_1105_i ;
output N_1105 ;
wire ExpLEDSelect_0 ;
wire OutputShiftRegister_0 ;
wire ExpA_DATA_0 ;
wire ShiftRegister1_0 ;
wire N_867_i ;
wire un1_serialmemorydataout1_0 ;
wire SerialMemoryDataOut ;
wire un1_expa_clk5_0 ;
wire ExpA_CLK ;
wire un1_expd8_clk0_0 ;
wire intExpD8_Clk ;
wire N_2149 ;
wire N_1925 ;
wire N_808_i_1z ;
wire ExpD8_Load ;
wire N_1966 ;
wire EEPROMAccessFlag ;
wire N_815_i_1z ;
wire un6_expdata_0_i_i ;
wire Exp1Q1_A ;
wire N_811 ;
wire Exp1Q1_B ;
wire N_1097 ;
wire N_813 ;
wire N_1079 ;
wire N_1948 ;
wire N_19 ;
wire N_53_mux ;
wire SerialMemoryDataControl ;
wire un1_expdata_i ;
wire N_1105_i ;
wire N_1105 ;
wire N_804_i ;
wire un1_serialmemorydatain_i ;
wire un1_expdata_0_1_0_Z ;
wire N_1987 ;
wire un5_serialmemorydatain_i ;
wire N_1836 ;
wire N_1813 ;
wire N_1835 ;
wire N_1812 ;
wire N_1328 ;
wire GND ;
wire VCC ;
  CFG1 expd8_datain_0_o2_RNI6FJ (
	.A(N_1105),
	.Y(N_1105_i)
);
defparam expd8_datain_0_o2_RNI6FJ.INIT=2'h1;
// @23:100
  CFG4 un1_expdata_0 (
	.A(N_804_i),
	.B(un1_serialmemorydatain_i),
	.C(un1_expdata_0_1_0_Z),
	.D(Exp1Mux[1]),
	.Y(un1_expdata_i)
);
defparam un1_expdata_0.INIT=16'hFE0E;
// @23:100
  CFG4 un1_expdata_0_1_0 (
	.A(SerialMemoryDataControl),
	.B(N_1987),
	.C(Exp1Mux[1]),
	.D(Exp1Mux[0]),
	.Y(un1_expdata_0_1_0_Z)
);
defparam un1_expdata_0_1_0.INIT=16'h04F0;
  CFG4 un5_serialmemorydatain_0_a2_RNIL6P85 (
	.A(Exp1Mux[0]),
	.B(un5_serialmemorydatain_i),
	.C(Exp1Data_in[1]),
	.D(N_53_mux),
	.Y(N_19)
);
defparam un5_serialmemorydatain_0_a2_RNIL6P85.INIT=16'h0080;
// @23:92
  CFG2 expd8_datain_0_o2 (
	.A(Exp1Mux[0]),
	.B(Exp1Mux[1]),
	.Y(N_1105)
);
defparam expd8_datain_0_o2.INIT=4'hB;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_1[1]  (
	.A(N_1948),
	.B(N_804_i),
	.C(ShiftRegister1_0),
	.Y(N_1836)
);
defparam \un1_serialmemorydataout_iv_0_a2_1[1] .INIT=8'h80;
// @23:82
  CFG2 ExpQ1_FaultB_i (
	.A(N_1079),
	.B(Exp1Data_in[4]),
	.Y(N_813)
);
defparam ExpQ1_FaultB_i.INIT=4'hB;
// @23:89
  CFG2 \ExpA_DATA_3_0_a2[1]  (
	.A(N_1097),
	.B(Exp1Data_in[3]),
	.Y(ExpA_DATA_0)
);
defparam \ExpA_DATA_3_0_a2[1] .INIT=4'h4;
// @23:79
  CFG2 ExpQ1_B (
	.A(N_1079),
	.B(Exp1Data_in[1]),
	.Y(Exp1Q1_B)
);
defparam ExpQ1_B.INIT=4'h4;
// @23:81
  CFG2 ExpQ1_FaultA_i (
	.A(N_1079),
	.B(Exp1Data_in[3]),
	.Y(N_811)
);
defparam ExpQ1_FaultA_i.INIT=4'hB;
// @23:78
  CFG2 ExpQ1_A (
	.A(N_1079),
	.B(Exp1Data_in[0]),
	.Y(Exp1Q1_A)
);
defparam ExpQ1_A.INIT=4'h4;
  CFG2 un1_serialmemorydatain_0_a2_RNI2PB4 (
	.A(un1_serialmemorydatain_i),
	.B(N_1105),
	.Y(un6_expdata_0_i_i)
);
defparam un1_serialmemorydatain_0_a2_RNI2PB4.INIT=4'hB;
// @27:175
  CFG2 N_815_i (
	.A(N_1079),
	.B(Exp1Data_in[2]),
	.Y(N_815_i_1z)
);
defparam N_815_i.INIT=4'h4;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_1[5]  (
	.A(N_1948),
	.B(N_1079),
	.C(ShiftRegister1_0),
	.Y(N_1813)
);
defparam \un1_expa_clk_u_0_a2_1[5] .INIT=8'h20;
// @23:86
  CFG4 un5_serialmemorydatain_0_a2_0 (
	.A(serialMemDataOut[24]),
	.B(serialMemDataOut[23]),
	.C(serialMemDataOut[22]),
	.D(EEPROMAccessFlag),
	.Y(N_1987)
);
defparam un5_serialmemorydatain_0_a2_0.INIT=16'h1000;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_0[1]  (
	.A(N_1966),
	.B(Exp1Mux[0]),
	.C(OutputShiftRegister_0),
	.Y(N_1835)
);
defparam \un1_serialmemorydataout_iv_0_a2_0[1] .INIT=8'h20;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_0[5]  (
	.A(N_1966),
	.B(Exp1Mux[0]),
	.C(ExpD8_Load),
	.Y(N_1812)
);
defparam \un1_expa_clk_u_0_a2_0[5] .INIT=8'h20;
// @10:74
  CFG2 N_808_i (
	.A(N_1097),
	.B(Exp1Data_in[2]),
	.Y(N_808_i_1z)
);
defparam N_808_i.INIT=4'h4;
// @23:100
  CFG4 un25_expdata_i_o2 (
	.A(serialMemDataOut[23]),
	.B(serialMemDataOut[22]),
	.C(N_1925),
	.D(ExpLEDSelect_0),
	.Y(N_1328)
);
defparam un25_expdata_i_o2.INIT=16'h40FF;
// @23:92
  CFG4 \un1_expd8_clk_0[0]  (
	.A(N_2149),
	.B(N_1966),
	.C(Exp1Mux[0]),
	.D(intExpD8_Clk),
	.Y(un1_expd8_clk0_0)
);
defparam \un1_expd8_clk_0[0] .INIT=16'hACA0;
// @23:85
  CFG3 un1_serialmemorydatain_0_a2 (
	.A(N_1987),
	.B(Exp1Mux[1]),
	.C(Exp1Mux[0]),
	.Y(un1_serialmemorydatain_i)
);
defparam un1_serialmemorydatain_0_a2.INIT=8'h20;
// @23:86
  CFG2 un5_serialmemorydatain_0_a2 (
	.A(Exp1Mux[1]),
	.B(N_1987),
	.Y(un5_serialmemorydatain_i)
);
defparam un5_serialmemorydatain_0_a2.INIT=4'h4;
// @23:111
  CFG4 \un1_expa_clk_u_0[5]  (
	.A(N_1813),
	.B(N_1812),
	.C(N_1097),
	.D(ExpA_CLK),
	.Y(un1_expa_clk5_0)
);
defparam \un1_expa_clk_u_0[5] .INIT=16'hEFEE;
// @23:100
  CFG4 \un1_serialmemorydataout_iv_0[1]  (
	.A(SerialMemoryDataOut),
	.B(N_1836),
	.C(N_1835),
	.D(un1_serialmemorydatain_i),
	.Y(un1_serialmemorydataout1_0)
);
defparam \un1_serialmemorydataout_iv_0[1] .INIT=16'hFEFC;
// @23:111
  CFG3 un76_expdata_i (
	.A(N_1328),
	.B(Exp1Mux[1]),
	.C(Exp1Mux[0]),
	.Y(N_867_i)
);
defparam un76_expdata_i.INIT=8'h7C;
// @23:100
  CFG3 un25_expdata_i_o2_RNITSBP8 (
	.A(N_1328),
	.B(Exp1Mux[1]),
	.C(Exp1Mux[0]),
	.Y(N_804_i)
);
defparam un25_expdata_i_o2_RNITSBP8.INIT=8'h10;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ExpSigRoute_0 */

module ExpSigRoute_1 (
  ExpLEDSelect_0,
  OutputShiftRegister_0,
  serialMemDataOut,
  Exp2Data_in,
  ExpA_DATA_0,
  ShiftRegister2_0,
  Exp2Mux,
  N_869_i,
  un1_expa_clk5_1,
  ExpA_CLK,
  un1_serialmemorydataout1_1,
  SerialMemoryDataOut,
  N_1925,
  un1_expd8_clk0_1,
  intExpD8_Clk,
  N_2149,
  N_823_i_1z,
  ExpD8_Load,
  N_1965,
  EEPROMAccessFlag,
  N_830_i_1z,
  un6_expdata_1_i_i,
  Exp2Q1_A,
  N_830,
  N_828,
  N_826,
  Exp2Q1_B,
  N_1078,
  N_1086,
  N_1948,
  N_9_0,
  N_53_mux,
  SerialMemoryDataControl,
  un1_expdata_i,
  N_1107_i,
  N_1107
)
;
input ExpLEDSelect_0 ;
input OutputShiftRegister_0 ;
input [24:22] serialMemDataOut ;
input [4:0] Exp2Data_in ;
output ExpA_DATA_0 ;
input ShiftRegister2_0 ;
input [1:0] Exp2Mux ;
output N_869_i ;
output un1_expa_clk5_1 ;
input ExpA_CLK ;
output un1_serialmemorydataout1_1 ;
input SerialMemoryDataOut ;
input N_1925 ;
output un1_expd8_clk0_1 ;
input intExpD8_Clk ;
input N_2149 ;
output N_823_i_1z ;
input ExpD8_Load ;
input N_1965 ;
input EEPROMAccessFlag ;
output N_830_i_1z ;
output un6_expdata_1_i_i ;
output Exp2Q1_A ;
output N_830 ;
output N_828 ;
output N_826 ;
output Exp2Q1_B ;
input N_1078 ;
input N_1086 ;
input N_1948 ;
output N_9_0 ;
input N_53_mux ;
input SerialMemoryDataControl ;
output un1_expdata_i ;
output N_1107_i ;
output N_1107 ;
wire ExpLEDSelect_0 ;
wire OutputShiftRegister_0 ;
wire ExpA_DATA_0 ;
wire ShiftRegister2_0 ;
wire N_869_i ;
wire un1_expa_clk5_1 ;
wire ExpA_CLK ;
wire un1_serialmemorydataout1_1 ;
wire SerialMemoryDataOut ;
wire N_1925 ;
wire un1_expd8_clk0_1 ;
wire intExpD8_Clk ;
wire N_2149 ;
wire N_823_i_1z ;
wire ExpD8_Load ;
wire N_1965 ;
wire EEPROMAccessFlag ;
wire N_830_i_1z ;
wire un6_expdata_1_i_i ;
wire Exp2Q1_A ;
wire N_830 ;
wire N_828 ;
wire N_826 ;
wire Exp2Q1_B ;
wire N_1078 ;
wire N_1086 ;
wire N_1948 ;
wire N_9_0 ;
wire N_53_mux ;
wire SerialMemoryDataControl ;
wire un1_expdata_i ;
wire N_1107_i ;
wire N_1107 ;
wire N_819_i ;
wire un1_serialmemorydatain_i ;
wire un1_expdata_0_1_0_Z ;
wire N_1986 ;
wire un5_serialmemorydatain_i ;
wire N_1830 ;
wire N_1810 ;
wire N_1829 ;
wire N_1809 ;
wire N_1327 ;
wire GND ;
wire VCC ;
  CFG1 expd8_datain_0_o2_RNI71D5 (
	.A(N_1107),
	.Y(N_1107_i)
);
defparam expd8_datain_0_o2_RNI71D5.INIT=2'h1;
// @23:100
  CFG4 un1_expdata_0 (
	.A(N_819_i),
	.B(un1_serialmemorydatain_i),
	.C(un1_expdata_0_1_0_Z),
	.D(Exp2Mux[1]),
	.Y(un1_expdata_i)
);
defparam un1_expdata_0.INIT=16'hFE0E;
// @23:100
  CFG4 un1_expdata_0_1_0 (
	.A(SerialMemoryDataControl),
	.B(N_1986),
	.C(Exp2Mux[1]),
	.D(Exp2Mux[0]),
	.Y(un1_expdata_0_1_0_Z)
);
defparam un1_expdata_0_1_0.INIT=16'h04F0;
  CFG4 un5_serialmemorydatain_0_a2_RNI68IP3 (
	.A(Exp2Mux[0]),
	.B(un5_serialmemorydatain_i),
	.C(Exp2Data_in[1]),
	.D(N_53_mux),
	.Y(N_9_0)
);
defparam un5_serialmemorydatain_0_a2_RNI68IP3.INIT=16'h0080;
// @23:92
  CFG2 expd8_datain_0_o2 (
	.A(Exp2Mux[0]),
	.B(Exp2Mux[1]),
	.Y(N_1107)
);
defparam expd8_datain_0_o2.INIT=4'hB;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_1[1]  (
	.A(N_1948),
	.B(N_819_i),
	.C(ShiftRegister2_0),
	.Y(N_1830)
);
defparam \un1_serialmemorydataout_iv_0_a2_1[1] .INIT=8'h80;
// @23:89
  CFG2 \ExpA_DATA_3_0_a2[1]  (
	.A(N_1086),
	.B(Exp2Data_in[3]),
	.Y(ExpA_DATA_0)
);
defparam \ExpA_DATA_3_0_a2[1] .INIT=4'h4;
// @23:79
  CFG2 ExpQ1_B (
	.A(N_1078),
	.B(Exp2Data_in[1]),
	.Y(Exp2Q1_B)
);
defparam ExpQ1_B.INIT=4'h4;
// @23:81
  CFG2 ExpQ1_FaultA_i (
	.A(N_1078),
	.B(Exp2Data_in[3]),
	.Y(N_826)
);
defparam ExpQ1_FaultA_i.INIT=4'hB;
// @23:82
  CFG2 ExpQ1_FaultB_i (
	.A(N_1078),
	.B(Exp2Data_in[4]),
	.Y(N_828)
);
defparam ExpQ1_FaultB_i.INIT=4'hB;
// @23:80
  CFG2 ExpQ1_Reg_i (
	.A(Exp2Data_in[2]),
	.B(N_1078),
	.Y(N_830)
);
defparam ExpQ1_Reg_i.INIT=4'hD;
// @23:78
  CFG2 ExpQ1_A (
	.A(N_1078),
	.B(Exp2Data_in[0]),
	.Y(Exp2Q1_A)
);
defparam ExpQ1_A.INIT=4'h4;
  CFG2 expd8_datain_0_o2_RNI470H (
	.A(un1_serialmemorydatain_i),
	.B(N_1107),
	.Y(un6_expdata_1_i_i)
);
defparam expd8_datain_0_o2_RNI470H.INIT=4'hB;
// @27:175
  CFG2 N_830_i (
	.A(N_1078),
	.B(Exp2Data_in[2]),
	.Y(N_830_i_1z)
);
defparam N_830_i.INIT=4'h4;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_1[5]  (
	.A(N_1948),
	.B(N_1078),
	.C(ShiftRegister2_0),
	.Y(N_1810)
);
defparam \un1_expa_clk_u_0_a2_1[5] .INIT=8'h20;
// @23:86
  CFG4 un5_serialmemorydatain_0_a2_0 (
	.A(serialMemDataOut[24]),
	.B(serialMemDataOut[23]),
	.C(serialMemDataOut[22]),
	.D(EEPROMAccessFlag),
	.Y(N_1986)
);
defparam un5_serialmemorydatain_0_a2_0.INIT=16'h0400;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_0[1]  (
	.A(N_1965),
	.B(Exp2Mux[0]),
	.C(OutputShiftRegister_0),
	.Y(N_1829)
);
defparam \un1_serialmemorydataout_iv_0_a2_0[1] .INIT=8'h20;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_0[5]  (
	.A(N_1965),
	.B(Exp2Mux[0]),
	.C(ExpD8_Load),
	.Y(N_1809)
);
defparam \un1_expa_clk_u_0_a2_0[5] .INIT=8'h20;
// @10:74
  CFG2 N_823_i (
	.A(N_1086),
	.B(Exp2Data_in[2]),
	.Y(N_823_i_1z)
);
defparam N_823_i.INIT=4'h4;
// @23:92
  CFG4 \un1_expd8_clk_0[0]  (
	.A(N_2149),
	.B(N_1965),
	.C(Exp2Mux[0]),
	.D(intExpD8_Clk),
	.Y(un1_expd8_clk0_1)
);
defparam \un1_expd8_clk_0[0] .INIT=16'hACA0;
// @23:85
  CFG3 un1_serialmemorydatain_0_a2 (
	.A(N_1986),
	.B(Exp2Mux[1]),
	.C(Exp2Mux[0]),
	.Y(un1_serialmemorydatain_i)
);
defparam un1_serialmemorydatain_0_a2.INIT=8'h20;
// @23:86
  CFG2 un5_serialmemorydatain_0_a2 (
	.A(Exp2Mux[1]),
	.B(N_1986),
	.Y(un5_serialmemorydatain_i)
);
defparam un5_serialmemorydatain_0_a2.INIT=4'h4;
// @23:100
  CFG4 un25_expdata_i_o2 (
	.A(serialMemDataOut[23]),
	.B(serialMemDataOut[22]),
	.C(N_1925),
	.D(ExpLEDSelect_0),
	.Y(N_1327)
);
defparam un25_expdata_i_o2.INIT=16'h20FF;
// @23:100
  CFG4 \un1_serialmemorydataout_iv_0[1]  (
	.A(SerialMemoryDataOut),
	.B(N_1830),
	.C(N_1829),
	.D(un1_serialmemorydatain_i),
	.Y(un1_serialmemorydataout1_1)
);
defparam \un1_serialmemorydataout_iv_0[1] .INIT=16'hFEFC;
// @23:111
  CFG4 \un1_expa_clk_u_0[5]  (
	.A(N_1810),
	.B(N_1809),
	.C(N_1086),
	.D(ExpA_CLK),
	.Y(un1_expa_clk5_1)
);
defparam \un1_expa_clk_u_0[5] .INIT=16'hEFEE;
// @23:111
  CFG3 un76_expdata_i (
	.A(N_1327),
	.B(Exp2Mux[1]),
	.C(Exp2Mux[0]),
	.Y(N_869_i)
);
defparam un76_expdata_i.INIT=8'h7C;
// @23:100
  CFG3 un25_expdata_i_o2_RNITLRL5 (
	.A(N_1327),
	.B(Exp2Mux[1]),
	.C(Exp2Mux[0]),
	.Y(N_819_i)
);
defparam un25_expdata_i_o2_RNITLRL5.INIT=8'h10;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ExpSigRoute_1 */

module ExpSigRoute_2 (
  ExpLEDSelect_0,
  OutputShiftRegister_0,
  Exp3Data_in,
  ShiftRegister3_0,
  State,
  serialMemDataOut,
  Exp3Mux,
  N_871_i,
  un1_expa_clk5_2,
  ExpA_CLK,
  un1_serialmemorydataout1_2,
  SerialMemoryDataOut,
  N_1925,
  un1_expd8_clk0_2,
  intExpD8_Clk,
  N_2149,
  N_841_i_1z,
  N_839_i_1z,
  N_1085,
  ExpD8_Load,
  N_1944,
  N_847_i_1z,
  un6_expdata_2_i_i,
  Exp3Q1_A,
  N_843,
  Exp3Q1_B,
  N_845,
  N_1077,
  N_1948,
  N_17,
  N_53_mux_0,
  SerialMemoryDataControl,
  EEPROMAccessFlag,
  un1_expdata_i,
  N_1124_i,
  N_1124
)
;
input ExpLEDSelect_0 ;
input OutputShiftRegister_0 ;
input [4:0] Exp3Data_in ;
input ShiftRegister3_0 ;
input [1:0] State ;
input [24:22] serialMemDataOut ;
input [1:0] Exp3Mux ;
output N_871_i ;
output un1_expa_clk5_2 ;
input ExpA_CLK ;
output un1_serialmemorydataout1_2 ;
input SerialMemoryDataOut ;
input N_1925 ;
output un1_expd8_clk0_2 ;
input intExpD8_Clk ;
input N_2149 ;
output N_841_i_1z ;
output N_839_i_1z ;
input N_1085 ;
input ExpD8_Load ;
input N_1944 ;
output N_847_i_1z ;
output un6_expdata_2_i_i ;
output Exp3Q1_A ;
output N_843 ;
output Exp3Q1_B ;
output N_845 ;
input N_1077 ;
output N_1948 ;
output N_17 ;
input N_53_mux_0 ;
input SerialMemoryDataControl ;
input EEPROMAccessFlag ;
output un1_expdata_i ;
output N_1124_i ;
output N_1124 ;
wire ExpLEDSelect_0 ;
wire OutputShiftRegister_0 ;
wire ShiftRegister3_0 ;
wire N_871_i ;
wire un1_expa_clk5_2 ;
wire ExpA_CLK ;
wire un1_serialmemorydataout1_2 ;
wire SerialMemoryDataOut ;
wire N_1925 ;
wire un1_expd8_clk0_2 ;
wire intExpD8_Clk ;
wire N_2149 ;
wire N_841_i_1z ;
wire N_839_i_1z ;
wire N_1085 ;
wire ExpD8_Load ;
wire N_1944 ;
wire N_847_i_1z ;
wire un6_expdata_2_i_i ;
wire Exp3Q1_A ;
wire N_843 ;
wire Exp3Q1_B ;
wire N_845 ;
wire N_1077 ;
wire N_1948 ;
wire N_17 ;
wire N_53_mux_0 ;
wire SerialMemoryDataControl ;
wire EEPROMAccessFlag ;
wire un1_expdata_i ;
wire N_1124_i ;
wire N_1124 ;
wire N_835_i ;
wire un1_serialmemorydatain_i ;
wire g0_0_1_Z ;
wire g0_0_a3_2_Z ;
wire un5_serialmemorydatain_i ;
wire g0_1_Z ;
wire N_1827 ;
wire N_1807 ;
wire N_1826 ;
wire N_1806 ;
wire N_1325 ;
wire GND ;
wire VCC ;
  CFG1 expd8_datain_0_o2_RNI8J6A (
	.A(N_1124),
	.Y(N_1124_i)
);
defparam expd8_datain_0_o2_RNI8J6A.INIT=2'h1;
// @23:100
  CFG4 un25_expdata_i_o2_RNIDP6CN (
	.A(N_835_i),
	.B(un1_serialmemorydatain_i),
	.C(g0_0_1_Z),
	.D(Exp3Mux[1]),
	.Y(un1_expdata_i)
);
defparam un25_expdata_i_o2_RNIDP6CN.INIT=16'hFEE0;
// @23:100
  CFG4 g0_0_1 (
	.A(g0_0_a3_2_Z),
	.B(EEPROMAccessFlag),
	.C(Exp3Mux[1]),
	.D(Exp3Mux[0]),
	.Y(g0_0_1_Z)
);
defparam g0_0_1.INIT=16'h07FF;
  CFG4 g0_0_a3_2 (
	.A(serialMemDataOut[24]),
	.B(serialMemDataOut[23]),
	.C(serialMemDataOut[22]),
	.D(SerialMemoryDataControl),
	.Y(g0_0_a3_2_Z)
);
defparam g0_0_a3_2.INIT=16'h0040;
  CFG4 un5_serialmemorydatain_0_a2_RNIA9UG4 (
	.A(Exp3Mux[0]),
	.B(un5_serialmemorydatain_i),
	.C(Exp3Data_in[1]),
	.D(N_53_mux_0),
	.Y(N_17)
);
defparam un5_serialmemorydatain_0_a2_RNIA9UG4.INIT=16'h0080;
  CFG3 g0_1 (
	.A(serialMemDataOut[24]),
	.B(serialMemDataOut[23]),
	.C(serialMemDataOut[22]),
	.Y(g0_1_Z)
);
defparam g0_1.INIT=8'h40;
// @23:85
  CFG4 g0 (
	.A(g0_1_Z),
	.B(EEPROMAccessFlag),
	.C(Exp3Mux[1]),
	.D(Exp3Mux[0]),
	.Y(un1_serialmemorydatain_i)
);
defparam g0.INIT=16'h0800;
// @23:92
  CFG2 expd8_datain_0_o2 (
	.A(Exp3Mux[1]),
	.B(Exp3Mux[0]),
	.Y(N_1124)
);
defparam expd8_datain_0_o2.INIT=4'hD;
// @23:111
  CFG2 \un1_expa_clk_u_0_a2_2[5]  (
	.A(State[0]),
	.B(State[1]),
	.Y(N_1948)
);
defparam \un1_expa_clk_u_0_a2_2[5] .INIT=4'h2;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_1[1]  (
	.A(N_1948),
	.B(N_835_i),
	.C(ShiftRegister3_0),
	.Y(N_1827)
);
defparam \un1_serialmemorydataout_iv_0_a2_1[1] .INIT=8'h80;
// @23:82
  CFG2 ExpQ1_FaultB_i (
	.A(N_1077),
	.B(Exp3Data_in[4]),
	.Y(N_845)
);
defparam ExpQ1_FaultB_i.INIT=4'hB;
// @23:79
  CFG2 ExpQ1_B (
	.A(N_1077),
	.B(Exp3Data_in[1]),
	.Y(Exp3Q1_B)
);
defparam ExpQ1_B.INIT=4'h4;
// @23:81
  CFG2 ExpQ1_FaultA_i (
	.A(N_1077),
	.B(Exp3Data_in[3]),
	.Y(N_843)
);
defparam ExpQ1_FaultA_i.INIT=4'hB;
// @23:78
  CFG2 ExpQ1_A (
	.A(N_1077),
	.B(Exp3Data_in[0]),
	.Y(Exp3Q1_A)
);
defparam ExpQ1_A.INIT=4'h4;
  CFG2 expd8_datain_0_o2_RNI78S57 (
	.A(un1_serialmemorydatain_i),
	.B(N_1124),
	.Y(un6_expdata_2_i_i)
);
defparam expd8_datain_0_o2_RNI78S57.INIT=4'hB;
// @27:175
  CFG2 N_847_i (
	.A(N_1077),
	.B(Exp3Data_in[2]),
	.Y(N_847_i_1z)
);
defparam N_847_i.INIT=4'h4;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_1[5]  (
	.A(N_1948),
	.B(N_1077),
	.C(ShiftRegister3_0),
	.Y(N_1807)
);
defparam \un1_expa_clk_u_0_a2_1[5] .INIT=8'h20;
// @23:100
  CFG3 \un1_serialmemorydataout_iv_0_a2_0[1]  (
	.A(N_1944),
	.B(Exp3Mux[0]),
	.C(OutputShiftRegister_0),
	.Y(N_1826)
);
defparam \un1_serialmemorydataout_iv_0_a2_0[1] .INIT=8'h20;
// @23:111
  CFG3 \un1_expa_clk_u_0_a2_0[5]  (
	.A(N_1944),
	.B(Exp3Mux[0]),
	.C(ExpD8_Load),
	.Y(N_1806)
);
defparam \un1_expa_clk_u_0_a2_0[5] .INIT=8'h20;
// @10:74
  CFG2 N_839_i (
	.A(N_1085),
	.B(Exp3Data_in[2]),
	.Y(N_839_i_1z)
);
defparam N_839_i.INIT=4'h4;
// @10:74
  CFG2 N_841_i (
	.A(N_1085),
	.B(Exp3Data_in[3]),
	.Y(N_841_i_1z)
);
defparam N_841_i.INIT=4'h4;
// @23:92
  CFG4 \un1_expd8_clk_0[0]  (
	.A(N_2149),
	.B(N_1944),
	.C(Exp3Mux[0]),
	.D(intExpD8_Clk),
	.Y(un1_expd8_clk0_2)
);
defparam \un1_expd8_clk_0[0] .INIT=16'hACA0;
// @23:86
  CFG4 un5_serialmemorydatain_0_a2 (
	.A(serialMemDataOut[23]),
	.B(serialMemDataOut[22]),
	.C(N_1925),
	.D(Exp3Mux[1]),
	.Y(un5_serialmemorydatain_i)
);
defparam un5_serialmemorydatain_0_a2.INIT=16'h0080;
// @23:100
  CFG4 un25_expdata_i_o2 (
	.A(serialMemDataOut[23]),
	.B(serialMemDataOut[22]),
	.C(N_1925),
	.D(ExpLEDSelect_0),
	.Y(N_1325)
);
defparam un25_expdata_i_o2.INIT=16'h80FF;
// @23:100
  CFG4 \un1_serialmemorydataout_iv_0[1]  (
	.A(SerialMemoryDataOut),
	.B(N_1827),
	.C(N_1826),
	.D(un1_serialmemorydatain_i),
	.Y(un1_serialmemorydataout1_2)
);
defparam \un1_serialmemorydataout_iv_0[1] .INIT=16'hFEFC;
// @23:111
  CFG4 \un1_expa_clk_u_0[5]  (
	.A(N_1807),
	.B(N_1806),
	.C(N_1085),
	.D(ExpA_CLK),
	.Y(un1_expa_clk5_2)
);
defparam \un1_expa_clk_u_0[5] .INIT=16'hEFEE;
// @23:111
  CFG3 un76_expdata_i (
	.A(N_1325),
	.B(Exp3Mux[1]),
	.C(Exp3Mux[0]),
	.Y(N_871_i)
);
defparam un76_expdata_i.INIT=8'h7C;
// @23:100
  CFG3 un25_expdata_i_o2_RNIG1UB6 (
	.A(N_1325),
	.B(Exp3Mux[1]),
	.C(Exp3Mux[0]),
	.Y(N_835_i)
);
defparam un25_expdata_i_o2_RNIG1UB6.INIT=8'h10;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ExpSigRoute_2 */

module DIO8 (
  AnlgDATA_m_0_0,
  d8DataOut_m6,
  d8DataOut_m2_8,
  d8DataOut_m2_0,
  State_srsts_0_i_o3_0_o2_0,
  Exp1Data_in_0,
  Exp0Data_in_0,
  Exp3Data_in_0,
  Exp2Data_in_0,
  ExtADDR_c_0,
  ExtADDR_c_7,
  ExtADDR_c_1,
  ExtADDR_c_4,
  ExtADDR_c_5,
  d8DataOut_5,
  d8DataOut_0,
  d8DataOut_m5_0,
  d8DataOut_m5_8,
  ExpSlot,
  OutputShiftRegister_0,
  Counter,
  ExpDIO8ConfigWrite,
  DATA_in,
  D8InputReg0,
  State,
  State_ns_4,
  State_ns_0,
  un18_anlgdata_0_o2,
  N_2197,
  un136_data_i,
  N_878_i,
  N_239,
  N_151,
  N_1934,
  N_1941,
  N_1083,
  N_2246,
  N_2244,
  N_2245,
  N_426_i,
  N_1105,
  N_1106,
  N_1944,
  N_1124,
  N_1965,
  N_1107,
  N_1794_i,
  N_1793_i,
  N_1068_i,
  N_1955,
  N_1966,
  InputShiftRegister_0_sqmuxa_1_i_a2_2_1z,
  SlowEnable,
  N_1538,
  N_303_i,
  N_301_i,
  N_2208,
  N_1909,
  N_2216,
  N_1904,
  N_2009,
  N_1945,
  N_386_i,
  N_147_i,
  N_384_i,
  N_758_i,
  N_366_i,
  N_759_i,
  N_760_i,
  H1_CLKWR_c,
  m95_0_a2,
  m94_0_a2,
  N_761_i,
  ExpD8_Latch_1z,
  SynchedTick_i,
  ExpD8_Load_1z,
  un1_intExpD8_Clk_1,
  intExpD8_Clk_1z,
  N_762_i,
  IntWrite_1z,
  ExpSlot_2_sqmuxa,
  Exp0D8_OE,
  N_427_i,
  N_395_i,
  N_380_i,
  N_763_i,
  SysRESET_arst_i,
  N_4074_i,
  SysClk,
  SynchedTick_Delay_1z
)
;
output AnlgDATA_m_0_0 ;
output [31:1] d8DataOut_m6 ;
output d8DataOut_m2_8 ;
output d8DataOut_m2_0 ;
input State_srsts_0_i_o3_0_o2_0 ;
input Exp1Data_in_0 ;
input Exp0Data_in_0 ;
input Exp3Data_in_0 ;
input Exp2Data_in_0 ;
input ExtADDR_c_0 ;
input ExtADDR_c_7 ;
input ExtADDR_c_1 ;
input ExtADDR_c_4 ;
input ExtADDR_c_5 ;
output d8DataOut_5 ;
output d8DataOut_0 ;
output d8DataOut_m5_0 ;
output d8DataOut_m5_8 ;
output [1:0] ExpSlot ;
output OutputShiftRegister_0 ;
output [4:0] Counter ;
input [3:0] ExpDIO8ConfigWrite ;
input [31:0] DATA_in ;
output [7:1] D8InputReg0 ;
output [10:0] State ;
input State_ns_4 ;
input State_ns_0 ;
input un18_anlgdata_0_o2 ;
input N_2197 ;
input un136_data_i ;
input N_878_i ;
output N_239 ;
output N_151 ;
input N_1934 ;
input N_1941 ;
output N_1083 ;
input N_2246 ;
input N_2244 ;
input N_2245 ;
input N_426_i ;
input N_1105 ;
input N_1106 ;
input N_1944 ;
input N_1124 ;
input N_1965 ;
input N_1107 ;
output N_1794_i ;
output N_1793_i ;
output N_1068_i ;
input N_1955 ;
input N_1966 ;
output InputShiftRegister_0_sqmuxa_1_i_a2_2_1z ;
input SlowEnable ;
output N_1538 ;
output N_303_i ;
output N_301_i ;
output N_2208 ;
input N_1909 ;
output N_2216 ;
input N_1904 ;
input N_2009 ;
input N_1945 ;
input N_386_i ;
input N_147_i ;
input N_384_i ;
input N_758_i ;
input N_366_i ;
input N_759_i ;
input N_760_i ;
input H1_CLKWR_c ;
input m95_0_a2 ;
input m94_0_a2 ;
input N_761_i ;
output ExpD8_Latch_1z ;
input SynchedTick_i ;
output ExpD8_Load_1z ;
input un1_intExpD8_Clk_1 ;
output intExpD8_Clk_1z ;
input N_762_i ;
output IntWrite_1z ;
input ExpSlot_2_sqmuxa ;
output Exp0D8_OE ;
input N_427_i ;
input N_395_i ;
input N_380_i ;
input N_763_i ;
input SysRESET_arst_i ;
input N_4074_i ;
input SysClk ;
output SynchedTick_Delay_1z ;
wire AnlgDATA_m_0_0 ;
wire d8DataOut_m2_8 ;
wire d8DataOut_m2_0 ;
wire State_srsts_0_i_o3_0_o2_0 ;
wire Exp1Data_in_0 ;
wire Exp0Data_in_0 ;
wire Exp3Data_in_0 ;
wire Exp2Data_in_0 ;
wire ExtADDR_c_0 ;
wire ExtADDR_c_7 ;
wire ExtADDR_c_1 ;
wire ExtADDR_c_4 ;
wire ExtADDR_c_5 ;
wire d8DataOut_5 ;
wire d8DataOut_0 ;
wire d8DataOut_m5_0 ;
wire d8DataOut_m5_8 ;
wire OutputShiftRegister_0 ;
wire State_ns_4 ;
wire State_ns_0 ;
wire un18_anlgdata_0_o2 ;
wire N_2197 ;
wire un136_data_i ;
wire N_878_i ;
wire N_239 ;
wire N_151 ;
wire N_1934 ;
wire N_1941 ;
wire N_1083 ;
wire N_2246 ;
wire N_2244 ;
wire N_2245 ;
wire N_426_i ;
wire N_1105 ;
wire N_1106 ;
wire N_1944 ;
wire N_1124 ;
wire N_1965 ;
wire N_1107 ;
wire N_1794_i ;
wire N_1793_i ;
wire N_1068_i ;
wire N_1955 ;
wire N_1966 ;
wire InputShiftRegister_0_sqmuxa_1_i_a2_2_1z ;
wire SlowEnable ;
wire N_1538 ;
wire N_303_i ;
wire N_301_i ;
wire N_2208 ;
wire N_1909 ;
wire N_2216 ;
wire N_1904 ;
wire N_2009 ;
wire N_1945 ;
wire N_386_i ;
wire N_147_i ;
wire N_384_i ;
wire N_758_i ;
wire N_366_i ;
wire N_759_i ;
wire N_760_i ;
wire H1_CLKWR_c ;
wire m95_0_a2 ;
wire m94_0_a2 ;
wire N_761_i ;
wire ExpD8_Latch_1z ;
wire SynchedTick_i ;
wire ExpD8_Load_1z ;
wire un1_intExpD8_Clk_1 ;
wire intExpD8_Clk_1z ;
wire N_762_i ;
wire IntWrite_1z ;
wire ExpSlot_2_sqmuxa ;
wire Exp0D8_OE ;
wire N_427_i ;
wire N_395_i ;
wire N_380_i ;
wire N_763_i ;
wire SysRESET_arst_i ;
wire N_4074_i ;
wire SysClk ;
wire SynchedTick_Delay_1z ;
wire [8:4] State_ns;
wire [15:0] InputShiftRegister_Z;
wire [7:0] D8InputReg2_Z;
wire [7:0] D8InputReg1_Z;
wire [7:0] D8InputReg3_Z;
wire [0:0] D8InputReg0_Z;
wire [31:0] D8OutputReg3_Z;
wire [31:0] D8OutputReg2_Z;
wire [31:0] D8OutputReg1_Z;
wire [31:0] D8OutputReg0_Z;
wire [14:0] OutputShiftRegister_Z;
wire [14:0] un1_IntDout_iv_Z;
wire [15:1] un1_IntDout_iv_0_Z;
wire [7:4] un1_IntDout;
wire [31:1] IntDout_3_1_0_co1;
wire [31:1] IntDout_3_1_0_wmux_0_S;
wire [31:1] IntDout;
wire [31:1] IntDout_3_1_0_y0;
wire [31:1] IntDout_3_1_0_co0;
wire [31:1] IntDout_3_1_0_wmux_S;
wire [7:0] d8DataOut_m5_1_0_co1;
wire [7:0] d8DataOut_m5_1_0_wmux_0_S;
wire [7:0] d8DataOut_m5;
wire [7:0] d8DataOut_m5_1_0_y0;
wire [7:0] d8DataOut_m5_1_0_co0;
wire [7:0] d8DataOut_m5_1_0_wmux_S;
wire [24:0] IntDout_3_i_m2_1_0_co1;
wire [24:0] IntDout_3_i_m2_1_0_wmux_0_S;
wire [24:0] IntDout_3_i_m2_1_0_y0;
wire [24:0] IntDout_3_i_m2_1_0_co0;
wire [24:0] IntDout_3_i_m2_1_0_wmux_S;
wire [15:15] un1_IntDout_iv_0_m2_1_0_co1;
wire [15:15] un1_IntDout_iv_0_m2_1_0_wmux_0_S;
wire [15:15] un1_IntDout_iv_0_m2_1_0_y0;
wire [15:15] un1_IntDout_iv_0_m2_1_0_co0;
wire [15:15] un1_IntDout_iv_0_m2_1_0_wmux_S;
wire [0:0] d8DataOut_m6_Z;
wire [15:8] un1_IntDout_iv_0_0_Z;
wire [8:8] d8DataOut_m5_0_Z;
wire [31:0] d8DataOut_m2_2_Z;
wire [7:0] d8DataOut_m2_1_Z;
wire [31:8] d8DataOut_m2_Z;
wire VCC ;
wire GND ;
wire N_130_i ;
wire NN_1 ;
wire N_124_i ;
wire NN_2 ;
wire N_122_i ;
wire N_1170_i ;
wire N_308_i ;
wire N_315_i ;
wire N_305_i ;
wire ExpD8_DataIn ;
wire un17_expslot_0_a2_Z ;
wire un14_expslot_0_a2_Z ;
wire NN_3 ;
wire un1_OutputShiftRegister_0_sqmuxa_0_Z ;
wire d8DataOut_sm3 ;
wire d8DataOut_ss3 ;
wire N_1300 ;
wire N_1296 ;
wire N_1295 ;
wire N_1373 ;
wire NN_4 ;
wire N_1231 ;
wire N_1940 ;
wire N_1270 ;
wire N_1797 ;
wire N_1798 ;
wire N_1799 ;
wire N_1800 ;
wire N_1046 ;
wire N_1403 ;
wire d8DataOut_ss0 ;
wire N_1442 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
// @18:244
  SLE SynchedTick_Delay (
	.Q(SynchedTick_Delay_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_4074_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[0]  (
	.Q(State[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(State_ns_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[1]  (
	.Q(State[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_763_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[2]  (
	.Q(State[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(State_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[3]  (
	.Q(State[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_130_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[4]  (
	.Q(State[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(State_ns_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[5]  (
	.Q(State[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_380_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[6]  (
	.Q(State[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(State_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[7]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_124_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[8]  (
	.Q(NN_2),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_122_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[9]  (
	.Q(State[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_395_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \State_Z[10]  (
	.Q(State[10]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_427_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE ExpD8_OE (
	.Q(Exp0D8_OE),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(GND),
	.EN(ExpSlot_2_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE IntWrite (
	.Q(IntWrite_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_1170_i),
	.EN(N_762_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE intExpD8_Clk (
	.Q(intExpD8_Clk_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_intExpD8_Clk_1),
	.EN(N_308_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE ExpD8_Load (
	.Q(ExpD8_Load_1z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_315_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE ExpD8_Latch (
	.Q(ExpD8_Latch_1z),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_761_i),
	.EN(SynchedTick_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[1]  (
	.Q(InputShiftRegister_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[0]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[0]  (
	.Q(InputShiftRegister_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ExpD8_DataIn),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[0]  (
	.Q(D8InputReg2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[8]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[15]  (
	.Q(InputShiftRegister_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[14]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[14]  (
	.Q(InputShiftRegister_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[13]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[13]  (
	.Q(InputShiftRegister_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[12]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[12]  (
	.Q(InputShiftRegister_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[11]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[11]  (
	.Q(InputShiftRegister_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[10]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[10]  (
	.Q(InputShiftRegister_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[9]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[9]  (
	.Q(InputShiftRegister_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[8]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[8]  (
	.Q(InputShiftRegister_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[7]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[7]  (
	.Q(InputShiftRegister_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[6]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[6]  (
	.Q(InputShiftRegister_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[5]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[5]  (
	.Q(InputShiftRegister_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[4]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[4]  (
	.Q(InputShiftRegister_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[3]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[3]  (
	.Q(InputShiftRegister_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[2]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \InputShiftRegister[2]  (
	.Q(InputShiftRegister_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[1]),
	.EN(N_305_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[7]  (
	.Q(D8InputReg1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[15]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[6]  (
	.Q(D8InputReg1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[14]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[5]  (
	.Q(D8InputReg1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[13]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[4]  (
	.Q(D8InputReg1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[12]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[3]  (
	.Q(D8InputReg1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[11]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[2]  (
	.Q(D8InputReg1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[10]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[1]  (
	.Q(D8InputReg1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[9]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg1[0]  (
	.Q(D8InputReg1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[8]),
	.EN(un17_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[7]  (
	.Q(D8InputReg2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[15]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[6]  (
	.Q(D8InputReg2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[14]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[5]  (
	.Q(D8InputReg2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[13]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[4]  (
	.Q(D8InputReg2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[12]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[3]  (
	.Q(D8InputReg2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[11]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[2]  (
	.Q(D8InputReg2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[10]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg2[1]  (
	.Q(D8InputReg2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[9]),
	.EN(m94_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[6]  (
	.Q(D8InputReg3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[14]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[5]  (
	.Q(D8InputReg3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[13]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[4]  (
	.Q(D8InputReg3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[12]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[3]  (
	.Q(D8InputReg3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[11]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[2]  (
	.Q(D8InputReg3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[10]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[1]  (
	.Q(D8InputReg3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[9]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[0]  (
	.Q(D8InputReg3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[8]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[7]  (
	.Q(D8InputReg0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[15]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[6]  (
	.Q(D8InputReg0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[14]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[5]  (
	.Q(NN_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[13]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[4]  (
	.Q(D8InputReg0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[12]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[3]  (
	.Q(D8InputReg0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[11]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[2]  (
	.Q(D8InputReg0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[10]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0_Z[1]  (
	.Q(D8InputReg0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[9]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg0[0]  (
	.Q(D8InputReg0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[8]),
	.EN(un14_expslot_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[13]  (
	.Q(D8OutputReg3_Z[13]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[12]  (
	.Q(D8OutputReg3_Z[12]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[11]  (
	.Q(D8OutputReg3_Z[11]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[10]  (
	.Q(D8OutputReg3_Z[10]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[9]  (
	.Q(D8OutputReg3_Z[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[8]  (
	.Q(D8OutputReg3_Z[8]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[7]  (
	.Q(D8OutputReg3_Z[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[6]  (
	.Q(D8OutputReg3_Z[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[5]  (
	.Q(D8OutputReg3_Z[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[4]  (
	.Q(D8OutputReg3_Z[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[3]  (
	.Q(D8OutputReg3_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[2]  (
	.Q(D8OutputReg3_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[1]  (
	.Q(D8OutputReg3_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[0]  (
	.Q(D8OutputReg3_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:213
  SLE \D8InputReg3[7]  (
	.Q(D8InputReg3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(InputShiftRegister_Z[15]),
	.EN(m95_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[28]  (
	.Q(D8OutputReg3_Z[28]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[28]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[27]  (
	.Q(D8OutputReg3_Z[27]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[27]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[26]  (
	.Q(D8OutputReg3_Z[26]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[26]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[25]  (
	.Q(D8OutputReg3_Z[25]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[25]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[24]  (
	.Q(D8OutputReg3_Z[24]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[24]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[23]  (
	.Q(D8OutputReg3_Z[23]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[23]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[22]  (
	.Q(D8OutputReg3_Z[22]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[22]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[21]  (
	.Q(D8OutputReg3_Z[21]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[20]  (
	.Q(D8OutputReg3_Z[20]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[19]  (
	.Q(D8OutputReg3_Z[19]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[18]  (
	.Q(D8OutputReg3_Z[18]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[17]  (
	.Q(D8OutputReg3_Z[17]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[16]  (
	.Q(D8OutputReg3_Z[16]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[15]  (
	.Q(D8OutputReg3_Z[15]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[14]  (
	.Q(D8OutputReg3_Z[14]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[11]  (
	.Q(D8OutputReg2_Z[11]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[10]  (
	.Q(D8OutputReg2_Z[10]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[9]  (
	.Q(D8OutputReg2_Z[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[8]  (
	.Q(D8OutputReg2_Z[8]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[7]  (
	.Q(D8OutputReg2_Z[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[6]  (
	.Q(D8OutputReg2_Z[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[5]  (
	.Q(D8OutputReg2_Z[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[4]  (
	.Q(D8OutputReg2_Z[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[3]  (
	.Q(D8OutputReg2_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[2]  (
	.Q(D8OutputReg2_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[1]  (
	.Q(D8OutputReg2_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[0]  (
	.Q(D8OutputReg2_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[31]  (
	.Q(D8OutputReg3_Z[31]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[30]  (
	.Q(D8OutputReg3_Z[30]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg3[29]  (
	.Q(D8OutputReg3_Z[29]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[29]),
	.EN(ExpDIO8ConfigWrite[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[26]  (
	.Q(D8OutputReg2_Z[26]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[26]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[25]  (
	.Q(D8OutputReg2_Z[25]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[25]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[24]  (
	.Q(D8OutputReg2_Z[24]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[24]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[23]  (
	.Q(D8OutputReg2_Z[23]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[23]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[22]  (
	.Q(D8OutputReg2_Z[22]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[22]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[21]  (
	.Q(D8OutputReg2_Z[21]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[20]  (
	.Q(D8OutputReg2_Z[20]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[19]  (
	.Q(D8OutputReg2_Z[19]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[18]  (
	.Q(D8OutputReg2_Z[18]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[17]  (
	.Q(D8OutputReg2_Z[17]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[16]  (
	.Q(D8OutputReg2_Z[16]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[15]  (
	.Q(D8OutputReg2_Z[15]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[14]  (
	.Q(D8OutputReg2_Z[14]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[13]  (
	.Q(D8OutputReg2_Z[13]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[12]  (
	.Q(D8OutputReg2_Z[12]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[9]  (
	.Q(D8OutputReg1_Z[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[8]  (
	.Q(D8OutputReg1_Z[8]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[7]  (
	.Q(D8OutputReg1_Z[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[6]  (
	.Q(D8OutputReg1_Z[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[5]  (
	.Q(D8OutputReg1_Z[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[4]  (
	.Q(D8OutputReg1_Z[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[3]  (
	.Q(D8OutputReg1_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[2]  (
	.Q(D8OutputReg1_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[1]  (
	.Q(D8OutputReg1_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[0]  (
	.Q(D8OutputReg1_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[31]  (
	.Q(D8OutputReg2_Z[31]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[30]  (
	.Q(D8OutputReg2_Z[30]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[29]  (
	.Q(D8OutputReg2_Z[29]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[29]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[28]  (
	.Q(D8OutputReg2_Z[28]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[28]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg2[27]  (
	.Q(D8OutputReg2_Z[27]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[27]),
	.EN(ExpDIO8ConfigWrite[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[24]  (
	.Q(D8OutputReg1_Z[24]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[24]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[23]  (
	.Q(D8OutputReg1_Z[23]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[23]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[22]  (
	.Q(D8OutputReg1_Z[22]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[22]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[21]  (
	.Q(D8OutputReg1_Z[21]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[20]  (
	.Q(D8OutputReg1_Z[20]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[19]  (
	.Q(D8OutputReg1_Z[19]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[18]  (
	.Q(D8OutputReg1_Z[18]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[17]  (
	.Q(D8OutputReg1_Z[17]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[16]  (
	.Q(D8OutputReg1_Z[16]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[15]  (
	.Q(D8OutputReg1_Z[15]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[14]  (
	.Q(D8OutputReg1_Z[14]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[13]  (
	.Q(D8OutputReg1_Z[13]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[12]  (
	.Q(D8OutputReg1_Z[12]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[11]  (
	.Q(D8OutputReg1_Z[11]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[10]  (
	.Q(D8OutputReg1_Z[10]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[7]  (
	.Q(D8OutputReg0_Z[7]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[6]  (
	.Q(D8OutputReg0_Z[6]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[5]  (
	.Q(D8OutputReg0_Z[5]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[4]  (
	.Q(D8OutputReg0_Z[4]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[3]  (
	.Q(D8OutputReg0_Z[3]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[2]  (
	.Q(D8OutputReg0_Z[2]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[1]  (
	.Q(D8OutputReg0_Z[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[0]  (
	.Q(D8OutputReg0_Z[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[31]  (
	.Q(D8OutputReg1_Z[31]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[30]  (
	.Q(D8OutputReg1_Z[30]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[29]  (
	.Q(D8OutputReg1_Z[29]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[29]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[28]  (
	.Q(D8OutputReg1_Z[28]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[28]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[27]  (
	.Q(D8OutputReg1_Z[27]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[27]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[26]  (
	.Q(D8OutputReg1_Z[26]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[26]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg1[25]  (
	.Q(D8OutputReg1_Z[25]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[25]),
	.EN(ExpDIO8ConfigWrite[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[22]  (
	.Q(D8OutputReg0_Z[22]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[22]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[21]  (
	.Q(D8OutputReg0_Z[21]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[21]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[20]  (
	.Q(D8OutputReg0_Z[20]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[20]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[19]  (
	.Q(D8OutputReg0_Z[19]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[19]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[18]  (
	.Q(D8OutputReg0_Z[18]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[18]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[17]  (
	.Q(D8OutputReg0_Z[17]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[17]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[16]  (
	.Q(D8OutputReg0_Z[16]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[16]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[15]  (
	.Q(D8OutputReg0_Z[15]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[14]  (
	.Q(D8OutputReg0_Z[14]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[13]  (
	.Q(D8OutputReg0_Z[13]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[12]  (
	.Q(D8OutputReg0_Z[12]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[11]  (
	.Q(D8OutputReg0_Z[11]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[10]  (
	.Q(D8OutputReg0_Z[10]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[9]  (
	.Q(D8OutputReg0_Z[9]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[8]  (
	.Q(D8OutputReg0_Z[8]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[0]  (
	.Q(OutputShiftRegister_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[0]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \Counter_Z[4]  (
	.Q(Counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_760_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \Counter_Z[3]  (
	.Q(Counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_759_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \Counter_Z[2]  (
	.Q(Counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_366_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \Counter_Z[1]  (
	.Q(Counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_758_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \Counter_Z[0]  (
	.Q(Counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_384_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[31]  (
	.Q(D8OutputReg0_Z[31]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[31]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[30]  (
	.Q(D8OutputReg0_Z[30]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[30]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[29]  (
	.Q(D8OutputReg0_Z[29]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[29]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[28]  (
	.Q(D8OutputReg0_Z[28]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[28]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[27]  (
	.Q(D8OutputReg0_Z[27]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[27]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[26]  (
	.Q(D8OutputReg0_Z[26]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[26]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[25]  (
	.Q(D8OutputReg0_Z[25]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[25]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[24]  (
	.Q(D8OutputReg0_Z[24]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[24]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:170
  SLE \D8OutputReg0[23]  (
	.Q(D8OutputReg0_Z[23]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[23]),
	.EN(ExpDIO8ConfigWrite[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[15]  (
	.Q(OutputShiftRegister_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_0_Z[15]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[14]  (
	.Q(OutputShiftRegister_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[14]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[13]  (
	.Q(OutputShiftRegister_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[13]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[12]  (
	.Q(OutputShiftRegister_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[12]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[11]  (
	.Q(OutputShiftRegister_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[11]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[10]  (
	.Q(OutputShiftRegister_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[10]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[9]  (
	.Q(OutputShiftRegister_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[9]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[8]  (
	.Q(OutputShiftRegister_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_0_Z[8]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[7]  (
	.Q(OutputShiftRegister_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout[7]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[6]  (
	.Q(OutputShiftRegister_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[6]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[5]  (
	.Q(OutputShiftRegister_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[5]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[4]  (
	.Q(OutputShiftRegister_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout[4]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[3]  (
	.Q(OutputShiftRegister_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[3]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[2]  (
	.Q(OutputShiftRegister_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[2]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \OutputShiftRegister[1]  (
	.Q(OutputShiftRegister_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un1_IntDout_iv_Z[1]),
	.EN(un1_OutputShiftRegister_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \ExpSlot_Z[1]  (
	.Q(ExpSlot[1]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_147_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:253
  SLE \ExpSlot_Z[0]  (
	.Q(ExpSlot[0]),
	.ADn(VCC),
	.ALn(SysRESET_arst_i),
	.CLK(SysClk),
	.D(N_386_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[20]  (
	.FCO(IntDout_3_1_0_co1[20]),
	.S(IntDout_3_1_0_wmux_0_S[20]),
	.Y(IntDout[20]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[20]),
	.D(D8OutputReg3_Z[20]),
	.A(IntDout_3_1_0_y0[20]),
	.FCI(IntDout_3_1_0_co0[20])
);
defparam \IntDout_3_1_0_wmux_0[20] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[20]  (
	.FCO(IntDout_3_1_0_co0[20]),
	.S(IntDout_3_1_0_wmux_S[20]),
	.Y(IntDout_3_1_0_y0[20]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[20]),
	.D(D8OutputReg1_Z[20]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[20] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[16]  (
	.FCO(IntDout_3_1_0_co1[16]),
	.S(IntDout_3_1_0_wmux_0_S[16]),
	.Y(IntDout[16]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[16]),
	.D(D8OutputReg3_Z[16]),
	.A(IntDout_3_1_0_y0[16]),
	.FCI(IntDout_3_1_0_co0[16])
);
defparam \IntDout_3_1_0_wmux_0[16] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[16]  (
	.FCO(IntDout_3_1_0_co0[16]),
	.S(IntDout_3_1_0_wmux_S[16]),
	.Y(IntDout_3_1_0_y0[16]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[16]),
	.D(D8OutputReg1_Z[16]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[16] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[21]  (
	.FCO(IntDout_3_1_0_co1[21]),
	.S(IntDout_3_1_0_wmux_0_S[21]),
	.Y(IntDout[21]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[21]),
	.D(D8OutputReg3_Z[21]),
	.A(IntDout_3_1_0_y0[21]),
	.FCI(IntDout_3_1_0_co0[21])
);
defparam \IntDout_3_1_0_wmux_0[21] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[21]  (
	.FCO(IntDout_3_1_0_co0[21]),
	.S(IntDout_3_1_0_wmux_S[21]),
	.Y(IntDout_3_1_0_y0[21]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[21]),
	.D(D8OutputReg1_Z[21]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[21] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[13]  (
	.FCO(IntDout_3_1_0_co1[13]),
	.S(IntDout_3_1_0_wmux_0_S[13]),
	.Y(IntDout[13]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[13]),
	.D(D8OutputReg3_Z[13]),
	.A(IntDout_3_1_0_y0[13]),
	.FCI(IntDout_3_1_0_co0[13])
);
defparam \IntDout_3_1_0_wmux_0[13] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[13]  (
	.FCO(IntDout_3_1_0_co0[13]),
	.S(IntDout_3_1_0_wmux_S[13]),
	.Y(IntDout_3_1_0_y0[13]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[13]),
	.D(D8OutputReg1_Z[13]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[13] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[26]  (
	.FCO(IntDout_3_1_0_co1[26]),
	.S(IntDout_3_1_0_wmux_0_S[26]),
	.Y(IntDout[26]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[26]),
	.D(D8OutputReg3_Z[26]),
	.A(IntDout_3_1_0_y0[26]),
	.FCI(IntDout_3_1_0_co0[26])
);
defparam \IntDout_3_1_0_wmux_0[26] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[26]  (
	.FCO(IntDout_3_1_0_co0[26]),
	.S(IntDout_3_1_0_wmux_S[26]),
	.Y(IntDout_3_1_0_y0[26]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[26]),
	.D(D8OutputReg1_Z[26]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[26] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[14]  (
	.FCO(IntDout_3_1_0_co1[14]),
	.S(IntDout_3_1_0_wmux_0_S[14]),
	.Y(IntDout[14]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[14]),
	.D(D8OutputReg3_Z[14]),
	.A(IntDout_3_1_0_y0[14]),
	.FCI(IntDout_3_1_0_co0[14])
);
defparam \IntDout_3_1_0_wmux_0[14] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[14]  (
	.FCO(IntDout_3_1_0_co0[14]),
	.S(IntDout_3_1_0_wmux_S[14]),
	.Y(IntDout_3_1_0_y0[14]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[14]),
	.D(D8OutputReg1_Z[14]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[14] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[29]  (
	.FCO(IntDout_3_1_0_co1[29]),
	.S(IntDout_3_1_0_wmux_0_S[29]),
	.Y(IntDout[29]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[29]),
	.D(D8OutputReg3_Z[29]),
	.A(IntDout_3_1_0_y0[29]),
	.FCI(IntDout_3_1_0_co0[29])
);
defparam \IntDout_3_1_0_wmux_0[29] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[29]  (
	.FCO(IntDout_3_1_0_co0[29]),
	.S(IntDout_3_1_0_wmux_S[29]),
	.Y(IntDout_3_1_0_y0[29]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[29]),
	.D(D8OutputReg1_Z[29]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[29] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[9]  (
	.FCO(IntDout_3_1_0_co1[9]),
	.S(IntDout_3_1_0_wmux_0_S[9]),
	.Y(IntDout[9]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[9]),
	.D(D8OutputReg3_Z[9]),
	.A(IntDout_3_1_0_y0[9]),
	.FCI(IntDout_3_1_0_co0[9])
);
defparam \IntDout_3_1_0_wmux_0[9] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[9]  (
	.FCO(IntDout_3_1_0_co0[9]),
	.S(IntDout_3_1_0_wmux_S[9]),
	.Y(IntDout_3_1_0_y0[9]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[9]),
	.D(D8OutputReg1_Z[9]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[9] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[18]  (
	.FCO(IntDout_3_1_0_co1[18]),
	.S(IntDout_3_1_0_wmux_0_S[18]),
	.Y(IntDout[18]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[18]),
	.D(D8OutputReg3_Z[18]),
	.A(IntDout_3_1_0_y0[18]),
	.FCI(IntDout_3_1_0_co0[18])
);
defparam \IntDout_3_1_0_wmux_0[18] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[18]  (
	.FCO(IntDout_3_1_0_co0[18]),
	.S(IntDout_3_1_0_wmux_S[18]),
	.Y(IntDout_3_1_0_y0[18]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[18]),
	.D(D8OutputReg1_Z[18]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[18] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[17]  (
	.FCO(IntDout_3_1_0_co1[17]),
	.S(IntDout_3_1_0_wmux_0_S[17]),
	.Y(IntDout[17]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[17]),
	.D(D8OutputReg3_Z[17]),
	.A(IntDout_3_1_0_y0[17]),
	.FCI(IntDout_3_1_0_co0[17])
);
defparam \IntDout_3_1_0_wmux_0[17] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[17]  (
	.FCO(IntDout_3_1_0_co0[17]),
	.S(IntDout_3_1_0_wmux_S[17]),
	.Y(IntDout_3_1_0_y0[17]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[17]),
	.D(D8OutputReg1_Z[17]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[17] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[11]  (
	.FCO(IntDout_3_1_0_co1[11]),
	.S(IntDout_3_1_0_wmux_0_S[11]),
	.Y(IntDout[11]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[11]),
	.D(D8OutputReg3_Z[11]),
	.A(IntDout_3_1_0_y0[11]),
	.FCI(IntDout_3_1_0_co0[11])
);
defparam \IntDout_3_1_0_wmux_0[11] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[11]  (
	.FCO(IntDout_3_1_0_co0[11]),
	.S(IntDout_3_1_0_wmux_S[11]),
	.Y(IntDout_3_1_0_y0[11]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[11]),
	.D(D8OutputReg1_Z[11]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[11] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[10]  (
	.FCO(IntDout_3_1_0_co1[10]),
	.S(IntDout_3_1_0_wmux_0_S[10]),
	.Y(IntDout[10]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[10]),
	.D(D8OutputReg3_Z[10]),
	.A(IntDout_3_1_0_y0[10]),
	.FCI(IntDout_3_1_0_co0[10])
);
defparam \IntDout_3_1_0_wmux_0[10] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[10]  (
	.FCO(IntDout_3_1_0_co0[10]),
	.S(IntDout_3_1_0_wmux_S[10]),
	.Y(IntDout_3_1_0_y0[10]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[10]),
	.D(D8OutputReg1_Z[10]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[10] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[2]  (
	.FCO(IntDout_3_1_0_co1[2]),
	.S(IntDout_3_1_0_wmux_0_S[2]),
	.Y(IntDout[2]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[2]),
	.D(D8OutputReg3_Z[2]),
	.A(IntDout_3_1_0_y0[2]),
	.FCI(IntDout_3_1_0_co0[2])
);
defparam \IntDout_3_1_0_wmux_0[2] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[2]  (
	.FCO(IntDout_3_1_0_co0[2]),
	.S(IntDout_3_1_0_wmux_S[2]),
	.Y(IntDout_3_1_0_y0[2]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[2]),
	.D(D8OutputReg1_Z[2]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[2] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[6]  (
	.FCO(IntDout_3_1_0_co1[6]),
	.S(IntDout_3_1_0_wmux_0_S[6]),
	.Y(IntDout[6]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[6]),
	.D(D8OutputReg3_Z[6]),
	.A(IntDout_3_1_0_y0[6]),
	.FCI(IntDout_3_1_0_co0[6])
);
defparam \IntDout_3_1_0_wmux_0[6] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[6]  (
	.FCO(IntDout_3_1_0_co0[6]),
	.S(IntDout_3_1_0_wmux_S[6]),
	.Y(IntDout_3_1_0_y0[6]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[6]),
	.D(D8OutputReg1_Z[6]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[6] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[25]  (
	.FCO(IntDout_3_1_0_co1[25]),
	.S(IntDout_3_1_0_wmux_0_S[25]),
	.Y(IntDout[25]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[25]),
	.D(D8OutputReg3_Z[25]),
	.A(IntDout_3_1_0_y0[25]),
	.FCI(IntDout_3_1_0_co0[25])
);
defparam \IntDout_3_1_0_wmux_0[25] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[25]  (
	.FCO(IntDout_3_1_0_co0[25]),
	.S(IntDout_3_1_0_wmux_S[25]),
	.Y(IntDout_3_1_0_y0[25]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[25]),
	.D(D8OutputReg1_Z[25]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[25] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[22]  (
	.FCO(IntDout_3_1_0_co1[22]),
	.S(IntDout_3_1_0_wmux_0_S[22]),
	.Y(IntDout[22]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[22]),
	.D(D8OutputReg3_Z[22]),
	.A(IntDout_3_1_0_y0[22]),
	.FCI(IntDout_3_1_0_co0[22])
);
defparam \IntDout_3_1_0_wmux_0[22] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[22]  (
	.FCO(IntDout_3_1_0_co0[22]),
	.S(IntDout_3_1_0_wmux_S[22]),
	.Y(IntDout_3_1_0_y0[22]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[22]),
	.D(D8OutputReg1_Z[22]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[22] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[8]  (
	.FCO(IntDout_3_1_0_co1[8]),
	.S(IntDout_3_1_0_wmux_0_S[8]),
	.Y(IntDout[8]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[8]),
	.D(D8OutputReg3_Z[8]),
	.A(IntDout_3_1_0_y0[8]),
	.FCI(IntDout_3_1_0_co0[8])
);
defparam \IntDout_3_1_0_wmux_0[8] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[8]  (
	.FCO(IntDout_3_1_0_co0[8]),
	.S(IntDout_3_1_0_wmux_S[8]),
	.Y(IntDout_3_1_0_y0[8]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[8]),
	.D(D8OutputReg1_Z[8]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[8] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[2]  (
	.FCO(d8DataOut_m5_1_0_co1[2]),
	.S(d8DataOut_m5_1_0_wmux_0_S[2]),
	.Y(d8DataOut_m5[2]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[2]),
	.D(D8InputReg1_Z[2]),
	.A(d8DataOut_m5_1_0_y0[2]),
	.FCI(d8DataOut_m5_1_0_co0[2])
);
defparam \d8DataOut_m5_1_0_wmux_0[2] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[2]  (
	.FCO(d8DataOut_m5_1_0_co0[2]),
	.S(d8DataOut_m5_1_0_wmux_S[2]),
	.Y(d8DataOut_m5_1_0_y0[2]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[2]),
	.D(D8InputReg3_Z[2]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[2] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[5]  (
	.FCO(IntDout_3_1_0_co1[5]),
	.S(IntDout_3_1_0_wmux_0_S[5]),
	.Y(IntDout[5]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[5]),
	.D(D8OutputReg3_Z[5]),
	.A(IntDout_3_1_0_y0[5]),
	.FCI(IntDout_3_1_0_co0[5])
);
defparam \IntDout_3_1_0_wmux_0[5] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[5]  (
	.FCO(IntDout_3_1_0_co0[5]),
	.S(IntDout_3_1_0_wmux_S[5]),
	.Y(IntDout_3_1_0_y0[5]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[5]),
	.D(D8OutputReg1_Z[5]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[5] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[31]  (
	.FCO(IntDout_3_1_0_co1[31]),
	.S(IntDout_3_1_0_wmux_0_S[31]),
	.Y(IntDout[31]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[31]),
	.D(D8OutputReg3_Z[31]),
	.A(IntDout_3_1_0_y0[31]),
	.FCI(IntDout_3_1_0_co0[31])
);
defparam \IntDout_3_1_0_wmux_0[31] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[31]  (
	.FCO(IntDout_3_1_0_co0[31]),
	.S(IntDout_3_1_0_wmux_S[31]),
	.Y(IntDout_3_1_0_y0[31]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[31]),
	.D(D8OutputReg1_Z[31]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[31] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[12]  (
	.FCO(IntDout_3_1_0_co1[12]),
	.S(IntDout_3_1_0_wmux_0_S[12]),
	.Y(IntDout[12]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[12]),
	.D(D8OutputReg3_Z[12]),
	.A(IntDout_3_1_0_y0[12]),
	.FCI(IntDout_3_1_0_co0[12])
);
defparam \IntDout_3_1_0_wmux_0[12] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[12]  (
	.FCO(IntDout_3_1_0_co0[12]),
	.S(IntDout_3_1_0_wmux_S[12]),
	.Y(IntDout_3_1_0_y0[12]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[12]),
	.D(D8OutputReg1_Z[12]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[12] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[30]  (
	.FCO(IntDout_3_1_0_co1[30]),
	.S(IntDout_3_1_0_wmux_0_S[30]),
	.Y(IntDout[30]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[30]),
	.D(D8OutputReg3_Z[30]),
	.A(IntDout_3_1_0_y0[30]),
	.FCI(IntDout_3_1_0_co0[30])
);
defparam \IntDout_3_1_0_wmux_0[30] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[30]  (
	.FCO(IntDout_3_1_0_co0[30]),
	.S(IntDout_3_1_0_wmux_S[30]),
	.Y(IntDout_3_1_0_y0[30]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[30]),
	.D(D8OutputReg1_Z[30]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[30] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[28]  (
	.FCO(IntDout_3_1_0_co1[28]),
	.S(IntDout_3_1_0_wmux_0_S[28]),
	.Y(IntDout[28]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[28]),
	.D(D8OutputReg3_Z[28]),
	.A(IntDout_3_1_0_y0[28]),
	.FCI(IntDout_3_1_0_co0[28])
);
defparam \IntDout_3_1_0_wmux_0[28] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[28]  (
	.FCO(IntDout_3_1_0_co0[28]),
	.S(IntDout_3_1_0_wmux_S[28]),
	.Y(IntDout_3_1_0_y0[28]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[28]),
	.D(D8OutputReg1_Z[28]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[28] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[1]  (
	.FCO(IntDout_3_1_0_co1[1]),
	.S(IntDout_3_1_0_wmux_0_S[1]),
	.Y(IntDout[1]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[1]),
	.D(D8OutputReg3_Z[1]),
	.A(IntDout_3_1_0_y0[1]),
	.FCI(IntDout_3_1_0_co0[1])
);
defparam \IntDout_3_1_0_wmux_0[1] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[1]  (
	.FCO(IntDout_3_1_0_co0[1]),
	.S(IntDout_3_1_0_wmux_S[1]),
	.Y(IntDout_3_1_0_y0[1]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[1]),
	.D(D8OutputReg1_Z[1]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[1] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[3]  (
	.FCO(IntDout_3_1_0_co1[3]),
	.S(IntDout_3_1_0_wmux_0_S[3]),
	.Y(IntDout[3]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[3]),
	.D(D8OutputReg3_Z[3]),
	.A(IntDout_3_1_0_y0[3]),
	.FCI(IntDout_3_1_0_co0[3])
);
defparam \IntDout_3_1_0_wmux_0[3] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[3]  (
	.FCO(IntDout_3_1_0_co0[3]),
	.S(IntDout_3_1_0_wmux_S[3]),
	.Y(IntDout_3_1_0_y0[3]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[3]),
	.D(D8OutputReg1_Z[3]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[3] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[15]  (
	.FCO(IntDout_3_1_0_co1[15]),
	.S(IntDout_3_1_0_wmux_0_S[15]),
	.Y(IntDout[15]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[15]),
	.D(D8OutputReg3_Z[15]),
	.A(IntDout_3_1_0_y0[15]),
	.FCI(IntDout_3_1_0_co0[15])
);
defparam \IntDout_3_1_0_wmux_0[15] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[15]  (
	.FCO(IntDout_3_1_0_co0[15]),
	.S(IntDout_3_1_0_wmux_S[15]),
	.Y(IntDout_3_1_0_y0[15]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[15]),
	.D(D8OutputReg1_Z[15]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[15] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_i_m2_1_0_wmux_0[7]  (
	.FCO(IntDout_3_i_m2_1_0_co1[7]),
	.S(IntDout_3_i_m2_1_0_wmux_0_S[7]),
	.Y(N_1300),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[7]),
	.D(D8OutputReg3_Z[7]),
	.A(IntDout_3_i_m2_1_0_y0[7]),
	.FCI(IntDout_3_i_m2_1_0_co0[7])
);
defparam \IntDout_3_i_m2_1_0_wmux_0[7] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_i_m2_1_0_wmux[7]  (
	.FCO(IntDout_3_i_m2_1_0_co0[7]),
	.S(IntDout_3_i_m2_1_0_wmux_S[7]),
	.Y(IntDout_3_i_m2_1_0_y0[7]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[7]),
	.D(D8OutputReg1_Z[7]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_i_m2_1_0_wmux[7] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[4]  (
	.FCO(IntDout_3_1_0_co1[4]),
	.S(IntDout_3_1_0_wmux_0_S[4]),
	.Y(IntDout[4]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[4]),
	.D(D8OutputReg3_Z[4]),
	.A(IntDout_3_1_0_y0[4]),
	.FCI(IntDout_3_1_0_co0[4])
);
defparam \IntDout_3_1_0_wmux_0[4] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[4]  (
	.FCO(IntDout_3_1_0_co0[4]),
	.S(IntDout_3_1_0_wmux_S[4]),
	.Y(IntDout_3_1_0_y0[4]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[4]),
	.D(D8OutputReg1_Z[4]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[4] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[23]  (
	.FCO(IntDout_3_1_0_co1[23]),
	.S(IntDout_3_1_0_wmux_0_S[23]),
	.Y(IntDout[23]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[23]),
	.D(D8OutputReg3_Z[23]),
	.A(IntDout_3_1_0_y0[23]),
	.FCI(IntDout_3_1_0_co0[23])
);
defparam \IntDout_3_1_0_wmux_0[23] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[23]  (
	.FCO(IntDout_3_1_0_co0[23]),
	.S(IntDout_3_1_0_wmux_S[23]),
	.Y(IntDout_3_1_0_y0[23]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[23]),
	.D(D8OutputReg1_Z[23]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[23] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[0]  (
	.FCO(d8DataOut_m5_1_0_co1[0]),
	.S(d8DataOut_m5_1_0_wmux_0_S[0]),
	.Y(d8DataOut_m5[0]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[0]),
	.D(D8InputReg1_Z[0]),
	.A(d8DataOut_m5_1_0_y0[0]),
	.FCI(d8DataOut_m5_1_0_co0[0])
);
defparam \d8DataOut_m5_1_0_wmux_0[0] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[0]  (
	.FCO(d8DataOut_m5_1_0_co0[0]),
	.S(d8DataOut_m5_1_0_wmux_S[0]),
	.Y(d8DataOut_m5_1_0_y0[0]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[0]),
	.D(D8InputReg3_Z[0]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[0] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_i_m2_1_0_wmux_0[24]  (
	.FCO(IntDout_3_i_m2_1_0_co1[24]),
	.S(IntDout_3_i_m2_1_0_wmux_0_S[24]),
	.Y(N_1296),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[24]),
	.D(D8OutputReg3_Z[24]),
	.A(IntDout_3_i_m2_1_0_y0[24]),
	.FCI(IntDout_3_i_m2_1_0_co0[24])
);
defparam \IntDout_3_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_i_m2_1_0_wmux[24]  (
	.FCO(IntDout_3_i_m2_1_0_co0[24]),
	.S(IntDout_3_i_m2_1_0_wmux_S[24]),
	.Y(IntDout_3_i_m2_1_0_y0[24]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[24]),
	.D(D8OutputReg1_Z[24]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_i_m2_1_0_wmux_0[0]  (
	.FCO(IntDout_3_i_m2_1_0_co1[0]),
	.S(IntDout_3_i_m2_1_0_wmux_0_S[0]),
	.Y(N_1295),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[0]),
	.D(D8OutputReg3_Z[0]),
	.A(IntDout_3_i_m2_1_0_y0[0]),
	.FCI(IntDout_3_i_m2_1_0_co0[0])
);
defparam \IntDout_3_i_m2_1_0_wmux_0[0] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_i_m2_1_0_wmux[0]  (
	.FCO(IntDout_3_i_m2_1_0_co0[0]),
	.S(IntDout_3_i_m2_1_0_wmux_S[0]),
	.Y(IntDout_3_i_m2_1_0_y0[0]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[0]),
	.D(D8OutputReg1_Z[0]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_i_m2_1_0_wmux[0] .INIT=20'h0FA44;
// @18:253
  ARI1 \un1_IntDout_iv_0_m2_1_0_wmux_0[15]  (
	.FCO(un1_IntDout_iv_0_m2_1_0_co1[15]),
	.S(un1_IntDout_iv_0_m2_1_0_wmux_0_S[15]),
	.Y(N_1373),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[19]),
	.D(D8OutputReg3_Z[19]),
	.A(un1_IntDout_iv_0_m2_1_0_y0[15]),
	.FCI(un1_IntDout_iv_0_m2_1_0_co0[15])
);
defparam \un1_IntDout_iv_0_m2_1_0_wmux_0[15] .INIT=20'h0F588;
// @18:253
  ARI1 \un1_IntDout_iv_0_m2_1_0_wmux[15]  (
	.FCO(un1_IntDout_iv_0_m2_1_0_co0[15]),
	.S(un1_IntDout_iv_0_m2_1_0_wmux_S[15]),
	.Y(un1_IntDout_iv_0_m2_1_0_y0[15]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[19]),
	.D(D8OutputReg1_Z[19]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \un1_IntDout_iv_0_m2_1_0_wmux[15] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[4]  (
	.FCO(d8DataOut_m5_1_0_co1[4]),
	.S(d8DataOut_m5_1_0_wmux_0_S[4]),
	.Y(d8DataOut_m5[4]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[4]),
	.D(D8InputReg1_Z[4]),
	.A(d8DataOut_m5_1_0_y0[4]),
	.FCI(d8DataOut_m5_1_0_co0[4])
);
defparam \d8DataOut_m5_1_0_wmux_0[4] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[4]  (
	.FCO(d8DataOut_m5_1_0_co0[4]),
	.S(d8DataOut_m5_1_0_wmux_S[4]),
	.Y(d8DataOut_m5_1_0_y0[4]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[4]),
	.D(D8InputReg3_Z[4]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[4] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[1]  (
	.FCO(d8DataOut_m5_1_0_co1[1]),
	.S(d8DataOut_m5_1_0_wmux_0_S[1]),
	.Y(d8DataOut_m5[1]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[1]),
	.D(D8InputReg1_Z[1]),
	.A(d8DataOut_m5_1_0_y0[1]),
	.FCI(d8DataOut_m5_1_0_co0[1])
);
defparam \d8DataOut_m5_1_0_wmux_0[1] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[1]  (
	.FCO(d8DataOut_m5_1_0_co0[1]),
	.S(d8DataOut_m5_1_0_wmux_S[1]),
	.Y(d8DataOut_m5_1_0_y0[1]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[1]),
	.D(D8InputReg3_Z[1]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[1] .INIT=20'h0FA44;
// @18:196
  ARI1 \IntDout_3_1_0_wmux_0[27]  (
	.FCO(IntDout_3_1_0_co1[27]),
	.S(IntDout_3_1_0_wmux_0_S[27]),
	.Y(IntDout[27]),
	.B(ExpSlot[1]),
	.C(D8OutputReg2_Z[27]),
	.D(D8OutputReg3_Z[27]),
	.A(IntDout_3_1_0_y0[27]),
	.FCI(IntDout_3_1_0_co0[27])
);
defparam \IntDout_3_1_0_wmux_0[27] .INIT=20'h0F588;
// @18:196
  ARI1 \IntDout_3_1_0_wmux[27]  (
	.FCO(IntDout_3_1_0_co0[27]),
	.S(IntDout_3_1_0_wmux_S[27]),
	.Y(IntDout_3_1_0_y0[27]),
	.B(ExpSlot[1]),
	.C(D8OutputReg0_Z[27]),
	.D(D8OutputReg1_Z[27]),
	.A(ExpSlot[0]),
	.FCI(VCC)
);
defparam \IntDout_3_1_0_wmux[27] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[7]  (
	.FCO(d8DataOut_m5_1_0_co1[7]),
	.S(d8DataOut_m5_1_0_wmux_0_S[7]),
	.Y(d8DataOut_m5[7]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[7]),
	.D(D8InputReg1_Z[7]),
	.A(d8DataOut_m5_1_0_y0[7]),
	.FCI(d8DataOut_m5_1_0_co0[7])
);
defparam \d8DataOut_m5_1_0_wmux_0[7] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[7]  (
	.FCO(d8DataOut_m5_1_0_co0[7]),
	.S(d8DataOut_m5_1_0_wmux_S[7]),
	.Y(d8DataOut_m5_1_0_y0[7]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[7]),
	.D(D8InputReg3_Z[7]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[7] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[3]  (
	.FCO(d8DataOut_m5_1_0_co1[3]),
	.S(d8DataOut_m5_1_0_wmux_0_S[3]),
	.Y(d8DataOut_m5[3]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[3]),
	.D(D8InputReg1_Z[3]),
	.A(d8DataOut_m5_1_0_y0[3]),
	.FCI(d8DataOut_m5_1_0_co0[3])
);
defparam \d8DataOut_m5_1_0_wmux_0[3] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[3]  (
	.FCO(d8DataOut_m5_1_0_co0[3]),
	.S(d8DataOut_m5_1_0_wmux_S[3]),
	.Y(d8DataOut_m5_1_0_y0[3]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[3]),
	.D(D8InputReg3_Z[3]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[3] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[6]  (
	.FCO(d8DataOut_m5_1_0_co1[6]),
	.S(d8DataOut_m5_1_0_wmux_0_S[6]),
	.Y(d8DataOut_m5[6]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[6]),
	.D(D8InputReg1_Z[6]),
	.A(d8DataOut_m5_1_0_y0[6]),
	.FCI(d8DataOut_m5_1_0_co0[6])
);
defparam \d8DataOut_m5_1_0_wmux_0[6] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[6]  (
	.FCO(d8DataOut_m5_1_0_co0[6]),
	.S(d8DataOut_m5_1_0_wmux_S[6]),
	.Y(d8DataOut_m5_1_0_y0[6]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[6]),
	.D(D8InputReg3_Z[6]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[6] .INIT=20'h0FA44;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux_0[5]  (
	.FCO(d8DataOut_m5_1_0_co1[5]),
	.S(d8DataOut_m5_1_0_wmux_0_S[5]),
	.Y(d8DataOut_m5[5]),
	.B(d8DataOut_sm3),
	.C(D8InputReg2_Z[5]),
	.D(D8InputReg1_Z[5]),
	.A(d8DataOut_m5_1_0_y0[5]),
	.FCI(d8DataOut_m5_1_0_co0[5])
);
defparam \d8DataOut_m5_1_0_wmux_0[5] .INIT=20'h0F588;
// @18:155
  ARI1 \d8DataOut_m5_1_0_wmux[5]  (
	.FCO(d8DataOut_m5_1_0_co0[5]),
	.S(d8DataOut_m5_1_0_wmux_S[5]),
	.Y(d8DataOut_m5_1_0_y0[5]),
	.B(d8DataOut_sm3),
	.C(D8OutputReg0_Z[5]),
	.D(D8InputReg3_Z[5]),
	.A(d8DataOut_ss3),
	.FCI(VCC)
);
defparam \d8DataOut_m5_1_0_wmux[5] .INIT=20'h0FA44;
// @18:155
  CFG3 \d8DataOut_m5[18]  (
	.A(d8DataOut_sm3),
	.B(d8DataOut_ss3),
	.C(D8OutputReg0_Z[18]),
	.Y(d8DataOut_m5_0)
);
defparam \d8DataOut_m5[18] .INIT=8'h10;
// @18:155
  CFG3 \d8DataOut_m5[26]  (
	.A(d8DataOut_sm3),
	.B(d8DataOut_ss3),
	.C(D8OutputReg0_Z[26]),
	.Y(d8DataOut_m5_8)
);
defparam \d8DataOut_m5[26] .INIT=8'h10;
// @18:155
  CFG4 \d8DataOut[5]  (
	.A(N_1945),
	.B(N_2009),
	.C(NN_3),
	.D(NN_4),
	.Y(d8DataOut_5)
);
defparam \d8DataOut[5] .INIT=16'hF780;
// @18:155
  CFG4 \d8DataOut[0]  (
	.A(N_1945),
	.B(N_2009),
	.C(D8InputReg0_Z[0]),
	.D(d8DataOut_m6_Z[0]),
	.Y(d8DataOut_0)
);
defparam \d8DataOut[0] .INIT=16'hF780;
// @18:155
  CFG4 d8DataOut_m2s2_i_a2_i_a2_1 (
	.A(ExtADDR_c_0),
	.B(ExtADDR_c_7),
	.C(N_1904),
	.D(ExtADDR_c_1),
	.Y(N_2216)
);
defparam d8DataOut_m2s2_i_a2_i_a2_1.INIT=16'h0040;
// @18:155
  CFG3 d8DataOut_ss0_0_0_a2_0 (
	.A(ExtADDR_c_1),
	.B(ExtADDR_c_4),
	.C(N_1909),
	.Y(N_2208)
);
defparam d8DataOut_ss0_0_0_a2_0.INIT=8'h40;
// @18:253
  CFG2 un1_Counter_0_sqmuxa (
	.A(N_301_i),
	.B(N_303_i),
	.Y(N_1538)
);
defparam un1_Counter_0_sqmuxa.INIT=4'hE;
// @18:253
  CFG2 un1_OutputShiftRegister_0_sqmuxa_0_o2 (
	.A(State[3]),
	.B(NN_1),
	.Y(N_1231)
);
defparam un1_OutputShiftRegister_0_sqmuxa_0_o2.INIT=4'hE;
// @18:155
  CFG2 d8DataOut_m2s2_i_a2_i_a2_2 (
	.A(ExtADDR_c_4),
	.B(ExtADDR_c_5),
	.Y(N_1940)
);
defparam d8DataOut_m2s2_i_a2_i_a2_2.INIT=4'h2;
// @18:253
  CFG3 \State_ns_i_0_m2[3]  (
	.A(NN_1),
	.B(SlowEnable),
	.C(NN_2),
	.Y(N_1270)
);
defparam \State_ns_i_0_m2[3] .INIT=8'hCA;
// @18:253
  CFG4 \un1_IntDout_iv_0[3]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[21]),
	.D(IntDout[11]),
	.Y(un1_IntDout_iv_0_Z[3])
);
defparam \un1_IntDout_iv_0[3] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0_0[15]  (
	.A(NN_1),
	.B(State[3]),
	.C(N_1373),
	.D(N_1300),
	.Y(un1_IntDout_iv_0_0_Z[15])
);
defparam \un1_IntDout_iv_0_0[15] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[11]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[17]),
	.D(IntDout[3]),
	.Y(un1_IntDout_iv_0_Z[11])
);
defparam \un1_IntDout_iv_0[11] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[2]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[29]),
	.D(IntDout[10]),
	.Y(un1_IntDout_iv_0_Z[2])
);
defparam \un1_IntDout_iv_0[2] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0_0[8]  (
	.A(NN_1),
	.B(State[3]),
	.C(N_1296),
	.D(N_1295),
	.Y(un1_IntDout_iv_0_0_Z[8])
);
defparam \un1_IntDout_iv_0_0[8] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[5]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[22]),
	.D(IntDout[13]),
	.Y(un1_IntDout_iv_0_Z[5])
);
defparam \un1_IntDout_iv_0[5] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[10]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[25]),
	.D(IntDout[2]),
	.Y(un1_IntDout_iv_0_Z[10])
);
defparam \un1_IntDout_iv_0[10] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[6]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[31]),
	.D(IntDout[14]),
	.Y(un1_IntDout_iv_0_Z[6])
);
defparam \un1_IntDout_iv_0[6] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[14]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[27]),
	.D(IntDout[6]),
	.Y(un1_IntDout_iv_0_Z[14])
);
defparam \un1_IntDout_iv_0[14] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[9]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[16]),
	.D(IntDout[1]),
	.Y(un1_IntDout_iv_0_Z[9])
);
defparam \un1_IntDout_iv_0[9] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[12]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[26]),
	.D(IntDout[4]),
	.Y(un1_IntDout_iv_0_Z[12])
);
defparam \un1_IntDout_iv_0[12] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[7]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[23]),
	.D(IntDout[15]),
	.Y(un1_IntDout_iv_0_Z[7])
);
defparam \un1_IntDout_iv_0[7] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[4]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[30]),
	.D(IntDout[12]),
	.Y(un1_IntDout_iv_0_Z[4])
);
defparam \un1_IntDout_iv_0[4] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[1]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[20]),
	.D(IntDout[9]),
	.Y(un1_IntDout_iv_0_Z[1])
);
defparam \un1_IntDout_iv_0[1] .INIT=16'hEAC0;
// @18:253
  CFG4 \un1_IntDout_iv_0[13]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[18]),
	.D(IntDout[5]),
	.Y(un1_IntDout_iv_0_Z[13])
);
defparam \un1_IntDout_iv_0[13] .INIT=16'hEAC0;
// @2:881
  CFG3 InputShiftRegister_0_sqmuxa_1_i_a2_2 (
	.A(Counter[4]),
	.B(Counter[3]),
	.C(Counter[1]),
	.Y(InputShiftRegister_0_sqmuxa_1_i_a2_2_1z)
);
defparam InputShiftRegister_0_sqmuxa_1_i_a2_2.INIT=8'h02;
// @18:253
  CFG4 \un1_IntDout_iv[0]  (
	.A(NN_1),
	.B(State[3]),
	.C(IntDout[28]),
	.D(IntDout[8]),
	.Y(un1_IntDout_iv_Z[0])
);
defparam \un1_IntDout_iv[0] .INIT=16'hEAC0;
// @18:217
  CFG2 un17_expslot_0_a2 (
	.A(N_1966),
	.B(IntWrite_1z),
	.Y(un17_expslot_0_a2_Z)
);
defparam un17_expslot_0_a2.INIT=4'h8;
// @18:214
  CFG2 un14_expslot_0_a2 (
	.A(N_1955),
	.B(IntWrite_1z),
	.Y(un14_expslot_0_a2_Z)
);
defparam un14_expslot_0_a2.INIT=4'h8;
// @18:263
  CFG2 SynchedTick_Delay_RNI5BJL (
	.A(State[10]),
	.B(SynchedTick_Delay_1z),
	.Y(N_1068_i)
);
defparam SynchedTick_Delay_RNI5BJL.INIT=4'h2;
  CFG2 ExpD8_Latch_RNIPU521 (
	.A(ExpD8_Latch_1z),
	.B(N_1955),
	.Y(N_1793_i)
);
defparam ExpD8_Latch_RNIPU521.INIT=4'hB;
  CFG2 ExpD8_Latch_RNIPU521_0 (
	.A(ExpD8_Latch_1z),
	.B(N_1966),
	.Y(N_1794_i)
);
defparam ExpD8_Latch_RNIPU521_0.INIT=4'hB;
// @18:113
  CFG3 ExpD8_DataIn_3_0_a2 (
	.A(N_1107),
	.B(Exp2Data_in_0),
	.C(N_1965),
	.Y(N_1797)
);
defparam ExpD8_DataIn_3_0_a2.INIT=8'h40;
// @18:113
  CFG3 ExpD8_DataIn_3_0_a2_0 (
	.A(N_1124),
	.B(Exp3Data_in_0),
	.C(N_1944),
	.Y(N_1798)
);
defparam ExpD8_DataIn_3_0_a2_0.INIT=8'h40;
// @18:113
  CFG3 ExpD8_DataIn_3_0_a2_1 (
	.A(N_1106),
	.B(Exp0Data_in_0),
	.C(N_1955),
	.Y(N_1799)
);
defparam ExpD8_DataIn_3_0_a2_1.INIT=8'h40;
// @18:113
  CFG3 ExpD8_DataIn_3_0_a2_2 (
	.A(N_1105),
	.B(Exp1Data_in_0),
	.C(N_1966),
	.Y(N_1800)
);
defparam ExpD8_DataIn_3_0_a2_2.INIT=8'h40;
// @18:253
  CFG4 \un1_IntDout_iv_0[8]  (
	.A(un1_IntDout_iv_0_0_Z[8]),
	.B(OutputShiftRegister_Z[7]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_0_Z[8])
);
defparam \un1_IntDout_iv_0[8] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv_0[15]  (
	.A(un1_IntDout_iv_0_0_Z[15]),
	.B(OutputShiftRegister_Z[14]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_0_Z[15])
);
defparam \un1_IntDout_iv_0[15] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[14]  (
	.A(un1_IntDout_iv_0_Z[14]),
	.B(OutputShiftRegister_Z[13]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[14])
);
defparam \un1_IntDout_iv[14] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[12]  (
	.A(un1_IntDout_iv_0_Z[12]),
	.B(OutputShiftRegister_Z[11]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[12])
);
defparam \un1_IntDout_iv[12] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[13]  (
	.A(un1_IntDout_iv_0_Z[13]),
	.B(OutputShiftRegister_Z[12]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[13])
);
defparam \un1_IntDout_iv[13] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[10]  (
	.A(un1_IntDout_iv_0_Z[10]),
	.B(OutputShiftRegister_Z[9]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[10])
);
defparam \un1_IntDout_iv[10] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[11]  (
	.A(un1_IntDout_iv_0_Z[11]),
	.B(OutputShiftRegister_Z[10]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[11])
);
defparam \un1_IntDout_iv[11] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[6]  (
	.A(un1_IntDout_iv_0_Z[6]),
	.B(OutputShiftRegister_Z[5]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[6])
);
defparam \un1_IntDout_iv[6] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[9]  (
	.A(un1_IntDout_iv_0_Z[9]),
	.B(OutputShiftRegister_Z[8]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[9])
);
defparam \un1_IntDout_iv[9] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[2]  (
	.A(un1_IntDout_iv_0_Z[2]),
	.B(OutputShiftRegister_Z[1]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[2])
);
defparam \un1_IntDout_iv[2] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[3]  (
	.A(un1_IntDout_iv_0_Z[3]),
	.B(OutputShiftRegister_Z[2]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[3])
);
defparam \un1_IntDout_iv[3] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[5]  (
	.A(un1_IntDout_iv_0_Z[5]),
	.B(OutputShiftRegister_Z[4]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[5])
);
defparam \un1_IntDout_iv[5] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[1]  (
	.A(un1_IntDout_iv_0_Z[1]),
	.B(OutputShiftRegister_Z[0]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout_iv_Z[1])
);
defparam \un1_IntDout_iv[1] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[7]  (
	.A(un1_IntDout_iv_0_Z[7]),
	.B(OutputShiftRegister_Z[6]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout[7])
);
defparam \un1_IntDout_iv[7] .INIT=16'hEEEA;
// @18:253
  CFG4 \un1_IntDout_iv[4]  (
	.A(un1_IntDout_iv_0_Z[4]),
	.B(OutputShiftRegister_Z[3]),
	.C(N_301_i),
	.D(N_303_i),
	.Y(un1_IntDout[4])
);
defparam \un1_IntDout_iv[4] .INIT=16'hEEEA;
// @2:881
  CFG4 InputShiftRegister_0_sqmuxa_1_i_o2_0 (
	.A(Counter[0]),
	.B(Counter[2]),
	.C(SlowEnable),
	.D(InputShiftRegister_0_sqmuxa_1_i_a2_2_1z),
	.Y(N_1046)
);
defparam InputShiftRegister_0_sqmuxa_1_i_o2_0.INIT=16'h1F0F;
// @18:253
  CFG4 \State_RNO[8]  (
	.A(NN_2),
	.B(State[9]),
	.C(SlowEnable),
	.D(N_4074_i),
	.Y(N_122_i)
);
defparam \State_RNO[8] .INIT=16'h004A;
// @18:253
  CFG4 ExpD8_Load_RNO (
	.A(State[3]),
	.B(N_426_i),
	.C(NN_2),
	.D(ExpD8_Load_1z),
	.Y(N_315_i)
);
defparam ExpD8_Load_RNO.INIT=16'h1110;
// @18:113
  CFG4 ExpD8_DataIn_3_0_0 (
	.A(N_1797),
	.B(N_1799),
	.C(N_1800),
	.D(N_1798),
	.Y(ExpD8_DataIn)
);
defparam ExpD8_DataIn_3_0_0.INIT=16'hFFFE;
// @18:253
  CFG3 un1_intExpD8_Clk_1_sqmuxa_i_o2_0 (
	.A(State[1]),
	.B(State[5]),
	.C(N_1046),
	.Y(N_1403)
);
defparam un1_intExpD8_Clk_1_sqmuxa_i_o2_0.INIT=8'hF1;
// @18:155
  CFG4 d8DataOut_m5s4_i_a2_i_o2 (
	.A(N_2245),
	.B(N_2244),
	.C(ExtADDR_c_4),
	.D(N_2246),
	.Y(N_1083)
);
defparam d8DataOut_m5s4_i_a2_i_o2.INIT=16'hFCEC;
// @18:253
  CFG4 InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0 (
	.A(N_1046),
	.B(State_srsts_0_i_o3_0_o2_0),
	.C(State[5]),
	.D(intExpD8_Clk_1z),
	.Y(N_305_i)
);
defparam InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0.INIT=16'h0010;
// @18:295
  CFG4 \StateMachine.un16_expdio8configwrite_0_o3_0_a2  (
	.A(N_2009),
	.B(N_1083),
	.C(N_1941),
	.D(N_1934),
	.Y(N_151)
);
defparam \StateMachine.un16_expdio8configwrite_0_o3_0_a2 .INIT=16'hE000;
// @18:253
  CFG4 intExpD8_Clk_RNO (
	.A(N_1403),
	.B(State_srsts_0_i_o3_0_o2_0),
	.C(SynchedTick_Delay_1z),
	.D(State[10]),
	.Y(N_308_i)
);
defparam intExpD8_Clk_RNO.INIT=16'h1311;
// @18:253
  CFG4 InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491 (
	.A(N_1046),
	.B(State_srsts_0_i_o3_0_o2_0),
	.C(State[5]),
	.D(intExpD8_Clk_1z),
	.Y(N_303_i)
);
defparam InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491.INIT=16'h1000;
// @18:253
  CFG4 InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491 (
	.A(N_1046),
	.B(State_srsts_0_i_o3_0_o2_0),
	.C(State[1]),
	.D(intExpD8_Clk_1z),
	.Y(N_301_i)
);
defparam InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491.INIT=16'h1000;
// @18:253
  CFG3 \State_ns_a3_0_a2[4]  (
	.A(N_4074_i),
	.B(N_151),
	.C(NN_1),
	.Y(State_ns[4])
);
defparam \State_ns_a3_0_a2[4] .INIT=8'h10;
// @18:253
  CFG3 \State_ns_a3_0_a2[8]  (
	.A(N_4074_i),
	.B(N_151),
	.C(State[3]),
	.Y(State_ns[8])
);
defparam \State_ns_a3_0_a2[8] .INIT=8'h10;
// @18:155
  CFG3 \d8DataOut_m0_0_a2_0[19]  (
	.A(N_2246),
	.B(N_2245),
	.C(N_2208),
	.Y(d8DataOut_ss0)
);
defparam \d8DataOut_m0_0_a2_0[19] .INIT=8'hE0;
// @18:155
  CFG4 d8DataOut_ss3_0_a2 (
	.A(N_2246),
	.B(N_2245),
	.C(N_1945),
	.D(ExtADDR_c_4),
	.Y(d8DataOut_ss3)
);
defparam d8DataOut_ss3_0_a2.INIT=16'hE000;
// @18:155
  CFG4 d8DataOut_m5s2_0_a2 (
	.A(N_2244),
	.B(N_1945),
	.C(N_1940),
	.D(N_1105),
	.Y(d8DataOut_sm3)
);
defparam d8DataOut_m5s2_0_a2.INIT=16'h88C8;
// @18:155
  CFG4 d8DataOut_m2s2_i_a2_i_a2 (
	.A(N_2244),
	.B(N_2216),
	.C(N_1940),
	.D(N_1105),
	.Y(N_1442)
);
defparam d8DataOut_m2s2_i_a2_i_a2.INIT=16'h88C8;
// @18:155
  CFG2 \d8DataOut_m5_0[8]  (
	.A(d8DataOut_sm3),
	.B(d8DataOut_ss3),
	.Y(d8DataOut_m5_0_Z[8])
);
defparam \d8DataOut_m5_0[8] .INIT=4'h1;
// @18:253
  CFG4 un1_OutputShiftRegister_0_sqmuxa_0 (
	.A(N_1231),
	.B(State_srsts_0_i_o3_0_o2_0),
	.C(N_1538),
	.D(N_151),
	.Y(un1_OutputShiftRegister_0_sqmuxa_0_Z)
);
defparam un1_OutputShiftRegister_0_sqmuxa_0.INIT=16'hF0F2;
// @18:155
  CFG4 d8DataOut_m5s4_i_a2_i (
	.A(N_2216),
	.B(N_2009),
	.C(N_1945),
	.D(N_1083),
	.Y(N_239)
);
defparam d8DataOut_m5s4_i_a2_i.INIT=16'hF888;
// @18:253
  CFG2 IntWrite_RNO (
	.A(N_151),
	.B(State[4]),
	.Y(N_1170_i)
);
defparam IntWrite_RNO.INIT=4'h4;
// @18:253
  CFG4 \State_RNO[7]  (
	.A(N_1270),
	.B(NN_2),
	.C(N_151),
	.D(N_4074_i),
	.Y(N_124_i)
);
defparam \State_RNO[7] .INIT=16'h00A8;
// @18:253
  CFG4 \State_RNO[3]  (
	.A(N_4074_i),
	.B(N_151),
	.C(State[4]),
	.D(State[3]),
	.Y(N_130_i)
);
defparam \State_RNO[3] .INIT=16'h5410;
// @18:155
  CFG4 \d8DataOut_m2_2[31]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[31]),
	.D(D8OutputReg1_Z[31]),
	.Y(d8DataOut_m2_2_Z[31])
);
defparam \d8DataOut_m2_2[31] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[30]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[30]),
	.D(D8OutputReg1_Z[30]),
	.Y(d8DataOut_m2_2_Z[30])
);
defparam \d8DataOut_m2_2[30] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[15]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[15]),
	.D(D8OutputReg1_Z[15]),
	.Y(d8DataOut_m2_2_Z[15])
);
defparam \d8DataOut_m2_2[15] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[28]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[28]),
	.D(D8OutputReg1_Z[28]),
	.Y(d8DataOut_m2_2_Z[28])
);
defparam \d8DataOut_m2_2[28] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[7]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[7]),
	.D(D8OutputReg1_Z[7]),
	.Y(d8DataOut_m2_2_Z[7])
);
defparam \d8DataOut_m2_2[7] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[1]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[1]),
	.D(D8OutputReg1_Z[1]),
	.Y(d8DataOut_m2_2_Z[1])
);
defparam \d8DataOut_m2_2[1] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[2]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[2]),
	.D(D8OutputReg1_Z[2]),
	.Y(d8DataOut_m2_2_Z[2])
);
defparam \d8DataOut_m2_2[2] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[26]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[26]),
	.D(D8OutputReg1_Z[26]),
	.Y(d8DataOut_m2_2_Z[26])
);
defparam \d8DataOut_m2_2[26] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[21]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[21]),
	.D(D8OutputReg1_Z[21]),
	.Y(d8DataOut_m2_2_Z[21])
);
defparam \d8DataOut_m2_2[21] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[29]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[29]),
	.D(D8OutputReg1_Z[29]),
	.Y(d8DataOut_m2_2_Z[29])
);
defparam \d8DataOut_m2_2[29] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[19]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[19]),
	.D(D8OutputReg1_Z[19]),
	.Y(d8DataOut_m2_2_Z[19])
);
defparam \d8DataOut_m2_2[19] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[12]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[12]),
	.D(D8OutputReg1_Z[12]),
	.Y(d8DataOut_m2_2_Z[12])
);
defparam \d8DataOut_m2_2[12] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[25]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[25]),
	.D(D8OutputReg1_Z[25]),
	.Y(d8DataOut_m2_2_Z[25])
);
defparam \d8DataOut_m2_2[25] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[10]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[10]),
	.D(D8OutputReg1_Z[10]),
	.Y(d8DataOut_m2_2_Z[10])
);
defparam \d8DataOut_m2_2[10] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[3]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[3]),
	.D(D8OutputReg1_Z[3]),
	.Y(d8DataOut_m2_2_Z[3])
);
defparam \d8DataOut_m2_2[3] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[0]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[0]),
	.D(D8OutputReg1_Z[0]),
	.Y(d8DataOut_m2_2_Z[0])
);
defparam \d8DataOut_m2_2[0] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[9]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[9]),
	.D(D8OutputReg1_Z[9]),
	.Y(d8DataOut_m2_2_Z[9])
);
defparam \d8DataOut_m2_2[9] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[4]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[4]),
	.D(D8OutputReg1_Z[4]),
	.Y(d8DataOut_m2_2_Z[4])
);
defparam \d8DataOut_m2_2[4] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[8]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[8]),
	.D(D8OutputReg1_Z[8]),
	.Y(d8DataOut_m2_2_Z[8])
);
defparam \d8DataOut_m2_2[8] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[20]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[20]),
	.D(D8OutputReg1_Z[20]),
	.Y(d8DataOut_m2_2_Z[20])
);
defparam \d8DataOut_m2_2[20] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[14]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[14]),
	.D(D8OutputReg1_Z[14]),
	.Y(d8DataOut_m2_2_Z[14])
);
defparam \d8DataOut_m2_2[14] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[23]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[23]),
	.D(D8OutputReg1_Z[23]),
	.Y(d8DataOut_m2_2_Z[23])
);
defparam \d8DataOut_m2_2[23] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[17]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[17]),
	.D(D8OutputReg1_Z[17]),
	.Y(d8DataOut_m2_2_Z[17])
);
defparam \d8DataOut_m2_2[17] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[11]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[11]),
	.D(D8OutputReg1_Z[11]),
	.Y(d8DataOut_m2_2_Z[11])
);
defparam \d8DataOut_m2_2[11] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[5]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[5]),
	.D(D8OutputReg1_Z[5]),
	.Y(d8DataOut_m2_2_Z[5])
);
defparam \d8DataOut_m2_2[5] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[16]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[16]),
	.D(D8OutputReg1_Z[16]),
	.Y(d8DataOut_m2_2_Z[16])
);
defparam \d8DataOut_m2_2[16] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[27]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[27]),
	.D(D8OutputReg1_Z[27]),
	.Y(d8DataOut_m2_2_Z[27])
);
defparam \d8DataOut_m2_2[27] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[18]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[18]),
	.D(D8OutputReg1_Z[18]),
	.Y(d8DataOut_m2_2_Z[18])
);
defparam \d8DataOut_m2_2[18] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[6]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[6]),
	.D(D8OutputReg1_Z[6]),
	.Y(d8DataOut_m2_2_Z[6])
);
defparam \d8DataOut_m2_2[6] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[22]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[22]),
	.D(D8OutputReg1_Z[22]),
	.Y(d8DataOut_m2_2_Z[22])
);
defparam \d8DataOut_m2_2[22] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[13]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[13]),
	.D(D8OutputReg1_Z[13]),
	.Y(d8DataOut_m2_2_Z[13])
);
defparam \d8DataOut_m2_2[13] .INIT=16'hA820;
// @18:155
  CFG4 \d8DataOut_m2_2[24]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg2_Z[24]),
	.D(D8OutputReg1_Z[24]),
	.Y(d8DataOut_m2_2_Z[24])
);
defparam \d8DataOut_m2_2[24] .INIT=16'hA820;
// @18:155
  CFG3 \d8DataOut_m2_1[7]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[7]),
	.Y(d8DataOut_m2_1_Z[7])
);
defparam \d8DataOut_m2_1[7] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[1]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[1]),
	.Y(d8DataOut_m2_1_Z[1])
);
defparam \d8DataOut_m2_1[1] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[2]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[2]),
	.Y(d8DataOut_m2_1_Z[2])
);
defparam \d8DataOut_m2_1[2] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[3]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[3]),
	.Y(d8DataOut_m2_1_Z[3])
);
defparam \d8DataOut_m2_1[3] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[0]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[0]),
	.Y(d8DataOut_m2_1_Z[0])
);
defparam \d8DataOut_m2_1[0] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[4]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[4]),
	.Y(d8DataOut_m2_1_Z[4])
);
defparam \d8DataOut_m2_1[4] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[5]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[5]),
	.Y(d8DataOut_m2_1_Z[5])
);
defparam \d8DataOut_m2_1[5] .INIT=8'h40;
// @18:155
  CFG3 \d8DataOut_m2_1[6]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(D8OutputReg3_Z[6]),
	.Y(d8DataOut_m2_1_Z[6])
);
defparam \d8DataOut_m2_1[6] .INIT=8'h40;
// @18:155
  CFG4 \d8DataOut_m2[31]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[31]),
	.D(D8OutputReg3_Z[31]),
	.Y(d8DataOut_m2_Z[31])
);
defparam \d8DataOut_m2[31] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[30]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[30]),
	.D(D8OutputReg3_Z[30]),
	.Y(d8DataOut_m2_Z[30])
);
defparam \d8DataOut_m2[30] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[15]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[15]),
	.D(D8OutputReg3_Z[15]),
	.Y(d8DataOut_m2_Z[15])
);
defparam \d8DataOut_m2[15] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[28]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[28]),
	.D(D8OutputReg3_Z[28]),
	.Y(d8DataOut_m2_Z[28])
);
defparam \d8DataOut_m2[28] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[26]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[26]),
	.D(D8OutputReg3_Z[26]),
	.Y(d8DataOut_m2_8)
);
defparam \d8DataOut_m2[26] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[21]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[21]),
	.D(D8OutputReg3_Z[21]),
	.Y(d8DataOut_m2_Z[21])
);
defparam \d8DataOut_m2[21] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[29]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[29]),
	.D(D8OutputReg3_Z[29]),
	.Y(d8DataOut_m2_Z[29])
);
defparam \d8DataOut_m2[29] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[19]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[19]),
	.D(D8OutputReg3_Z[19]),
	.Y(d8DataOut_m2_Z[19])
);
defparam \d8DataOut_m2[19] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[12]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[12]),
	.D(D8OutputReg3_Z[12]),
	.Y(d8DataOut_m2_Z[12])
);
defparam \d8DataOut_m2[12] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[25]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[25]),
	.D(D8OutputReg3_Z[25]),
	.Y(d8DataOut_m2_Z[25])
);
defparam \d8DataOut_m2[25] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[10]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[10]),
	.D(D8OutputReg3_Z[10]),
	.Y(d8DataOut_m2_Z[10])
);
defparam \d8DataOut_m2[10] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[9]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[9]),
	.D(D8OutputReg3_Z[9]),
	.Y(d8DataOut_m2_Z[9])
);
defparam \d8DataOut_m2[9] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[8]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[8]),
	.D(D8OutputReg3_Z[8]),
	.Y(d8DataOut_m2_Z[8])
);
defparam \d8DataOut_m2[8] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[20]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[20]),
	.D(D8OutputReg3_Z[20]),
	.Y(d8DataOut_m2_Z[20])
);
defparam \d8DataOut_m2[20] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[14]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[14]),
	.D(D8OutputReg3_Z[14]),
	.Y(d8DataOut_m2_Z[14])
);
defparam \d8DataOut_m2[14] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[23]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[23]),
	.D(D8OutputReg3_Z[23]),
	.Y(d8DataOut_m2_Z[23])
);
defparam \d8DataOut_m2[23] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[17]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[17]),
	.D(D8OutputReg3_Z[17]),
	.Y(d8DataOut_m2_Z[17])
);
defparam \d8DataOut_m2[17] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[11]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[11]),
	.D(D8OutputReg3_Z[11]),
	.Y(d8DataOut_m2_Z[11])
);
defparam \d8DataOut_m2[11] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[16]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[16]),
	.D(D8OutputReg3_Z[16]),
	.Y(d8DataOut_m2_Z[16])
);
defparam \d8DataOut_m2[16] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[27]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[27]),
	.D(D8OutputReg3_Z[27]),
	.Y(d8DataOut_m2_Z[27])
);
defparam \d8DataOut_m2[27] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[18]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[18]),
	.D(D8OutputReg3_Z[18]),
	.Y(d8DataOut_m2_0)
);
defparam \d8DataOut_m2[18] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[22]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[22]),
	.D(D8OutputReg3_Z[22]),
	.Y(d8DataOut_m2_Z[22])
);
defparam \d8DataOut_m2[22] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[13]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[13]),
	.D(D8OutputReg3_Z[13]),
	.Y(d8DataOut_m2_Z[13])
);
defparam \d8DataOut_m2[13] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m2[24]  (
	.A(N_1442),
	.B(d8DataOut_ss0),
	.C(d8DataOut_m2_2_Z[24]),
	.D(D8OutputReg3_Z[24]),
	.Y(d8DataOut_m2_Z[24])
);
defparam \d8DataOut_m2[24] .INIT=16'hF4F0;
// @18:155
  CFG4 \d8DataOut_m6_cZ[5]  (
	.A(N_239),
	.B(d8DataOut_m5[5]),
	.C(d8DataOut_m2_2_Z[5]),
	.D(d8DataOut_m2_1_Z[5]),
	.Y(NN_4)
);
defparam \d8DataOut_m6_cZ[5] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[6]  (
	.A(N_239),
	.B(d8DataOut_m5[6]),
	.C(d8DataOut_m2_2_Z[6]),
	.D(d8DataOut_m2_1_Z[6]),
	.Y(d8DataOut_m6[6])
);
defparam \d8DataOut_m6_cZ[6] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[7]  (
	.A(N_239),
	.B(d8DataOut_m5[7]),
	.C(d8DataOut_m2_2_Z[7]),
	.D(d8DataOut_m2_1_Z[7]),
	.Y(d8DataOut_m6[7])
);
defparam \d8DataOut_m6_cZ[7] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[8]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[8]),
	.D(D8OutputReg0_Z[8]),
	.Y(d8DataOut_m6[8])
);
defparam \d8DataOut_m6_cZ[8] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[10]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[10]),
	.D(D8OutputReg0_Z[10]),
	.Y(d8DataOut_m6[10])
);
defparam \d8DataOut_m6_cZ[10] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[11]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[11]),
	.D(D8OutputReg0_Z[11]),
	.Y(d8DataOut_m6[11])
);
defparam \d8DataOut_m6_cZ[11] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[13]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[13]),
	.D(D8OutputReg0_Z[13]),
	.Y(d8DataOut_m6[13])
);
defparam \d8DataOut_m6_cZ[13] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[14]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[14]),
	.D(D8OutputReg0_Z[14]),
	.Y(d8DataOut_m6[14])
);
defparam \d8DataOut_m6_cZ[14] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[16]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[16]),
	.D(D8OutputReg0_Z[16]),
	.Y(d8DataOut_m6[16])
);
defparam \d8DataOut_m6_cZ[16] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[17]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[17]),
	.D(D8OutputReg0_Z[17]),
	.Y(d8DataOut_m6[17])
);
defparam \d8DataOut_m6_cZ[17] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[20]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[20]),
	.D(D8OutputReg0_Z[20]),
	.Y(d8DataOut_m6[20])
);
defparam \d8DataOut_m6_cZ[20] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[22]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[22]),
	.D(D8OutputReg0_Z[22]),
	.Y(d8DataOut_m6[22])
);
defparam \d8DataOut_m6_cZ[22] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[23]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[23]),
	.D(D8OutputReg0_Z[23]),
	.Y(d8DataOut_m6[23])
);
defparam \d8DataOut_m6_cZ[23] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[24]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[24]),
	.D(D8OutputReg0_Z[24]),
	.Y(d8DataOut_m6[24])
);
defparam \d8DataOut_m6_cZ[24] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[25]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[25]),
	.D(D8OutputReg0_Z[25]),
	.Y(d8DataOut_m6[25])
);
defparam \d8DataOut_m6_cZ[25] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[27]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[27]),
	.D(D8OutputReg0_Z[27]),
	.Y(d8DataOut_m6[27])
);
defparam \d8DataOut_m6_cZ[27] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[2]  (
	.A(N_239),
	.B(d8DataOut_m5[2]),
	.C(d8DataOut_m2_2_Z[2]),
	.D(d8DataOut_m2_1_Z[2]),
	.Y(d8DataOut_m6[2])
);
defparam \d8DataOut_m6_cZ[2] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[1]  (
	.A(N_239),
	.B(d8DataOut_m5[1]),
	.C(d8DataOut_m2_2_Z[1]),
	.D(d8DataOut_m2_1_Z[1]),
	.Y(d8DataOut_m6[1])
);
defparam \d8DataOut_m6_cZ[1] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6[0]  (
	.A(N_239),
	.B(d8DataOut_m5[0]),
	.C(d8DataOut_m2_2_Z[0]),
	.D(d8DataOut_m2_1_Z[0]),
	.Y(d8DataOut_m6_Z[0])
);
defparam \d8DataOut_m6[0] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[9]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[9]),
	.D(D8OutputReg0_Z[9]),
	.Y(d8DataOut_m6[9])
);
defparam \d8DataOut_m6_cZ[9] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[15]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[15]),
	.D(D8OutputReg0_Z[15]),
	.Y(d8DataOut_m6[15])
);
defparam \d8DataOut_m6_cZ[15] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[12]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[12]),
	.D(D8OutputReg0_Z[12]),
	.Y(d8DataOut_m6[12])
);
defparam \d8DataOut_m6_cZ[12] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[19]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[19]),
	.D(D8OutputReg0_Z[19]),
	.Y(d8DataOut_m6[19])
);
defparam \d8DataOut_m6_cZ[19] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[21]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[21]),
	.D(D8OutputReg0_Z[21]),
	.Y(d8DataOut_m6[21])
);
defparam \d8DataOut_m6_cZ[21] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[28]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[28]),
	.D(D8OutputReg0_Z[28]),
	.Y(d8DataOut_m6[28])
);
defparam \d8DataOut_m6_cZ[28] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[3]  (
	.A(N_239),
	.B(d8DataOut_m5[3]),
	.C(d8DataOut_m2_2_Z[3]),
	.D(d8DataOut_m2_1_Z[3]),
	.Y(d8DataOut_m6[3])
);
defparam \d8DataOut_m6_cZ[3] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[4]  (
	.A(N_239),
	.B(d8DataOut_m5[4]),
	.C(d8DataOut_m2_2_Z[4]),
	.D(d8DataOut_m2_1_Z[4]),
	.Y(d8DataOut_m6[4])
);
defparam \d8DataOut_m6_cZ[4] .INIT=16'hDDD8;
// @18:155
  CFG4 \d8DataOut_m6_cZ[31]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[31]),
	.D(D8OutputReg0_Z[31]),
	.Y(d8DataOut_m6[31])
);
defparam \d8DataOut_m6_cZ[31] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[30]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[30]),
	.D(D8OutputReg0_Z[30]),
	.Y(d8DataOut_m6[30])
);
defparam \d8DataOut_m6_cZ[30] .INIT=16'hD850;
// @18:155
  CFG4 \d8DataOut_m6_cZ[29]  (
	.A(N_239),
	.B(d8DataOut_m5_0_Z[8]),
	.C(d8DataOut_m2_Z[29]),
	.D(D8OutputReg0_Z[29]),
	.Y(d8DataOut_m6[29])
);
defparam \d8DataOut_m6_cZ[29] .INIT=16'hD850;
// @40:1866
  CFG4 \AnlgDATA_m_0[3]  (
	.A(N_878_i),
	.B(un136_data_i),
	.C(N_2197),
	.D(un18_anlgdata_0_o2),
	.Y(AnlgDATA_m_0_0)
);
defparam \AnlgDATA_m_0[3] .INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DIO8 */

module ControlOutput (
  DATA_in,
  PowerUp,
  N_4074_i,
  Axis1ControlOutputWrite,
  SysRESET_arst_i,
  M_OUT1_DATA_c,
  un2_enable,
  M_OUT1_CONTROL_c,
  SysRESET_i,
  H1_CLKWR_c,
  Enable,
  M_OUT1_CLK_c,
  SynchedTick_i,
  SysClk
)
;
input [15:0] DATA_in ;
input PowerUp ;
input N_4074_i ;
input Axis1ControlOutputWrite ;
input SysRESET_arst_i ;
output M_OUT1_DATA_c ;
input un2_enable ;
output M_OUT1_CONTROL_c ;
input SysRESET_i ;
input H1_CLKWR_c ;
input Enable ;
output M_OUT1_CLK_c ;
input SynchedTick_i ;
input SysClk ;
wire PowerUp ;
wire N_4074_i ;
wire Axis1ControlOutputWrite ;
wire SysRESET_arst_i ;
wire M_OUT1_DATA_c ;
wire un2_enable ;
wire M_OUT1_CONTROL_c ;
wire SysRESET_i ;
wire H1_CLKWR_c ;
wire Enable ;
wire M_OUT1_CLK_c ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] ShiftRegister_Z;
wire [15:0] ShiftRegister_4_Z;
wire [15:0] DataBuffer_Z;
wire [4:0] Count_Z;
wire [0:0] un2_controloutputoneshot_1_Z;
wire State_Z ;
wire VCC ;
wire N_42 ;
wire GND ;
wire OutputClock_2_0 ;
wire ControlOutputWriteLatched2_Z ;
wire ControlOutputWriteLatched2_1_Z ;
wire ShiftComplete_Z ;
wire un14_enable_Z ;
wire ControlOutputWriteLatched0_Z ;
wire ControlOutputWriteLatched0_1_Z ;
wire ControlOutputWriteLatched1_Z ;
wire ControlOutputWriteLatched1_1_Z ;
wire M_OUT_CONTROL_3_iv_i ;
wire M_OUT_DATA_4 ;
wire ShiftEnable_Z ;
wire ShiftEnable_3 ;
wire un1_controloutputwritelatched16_i ;
wire Count_n1_Z ;
wire Counte ;
wire N_194_i ;
wire Count_n4_Z ;
wire Count_n3_Z ;
wire Count_n2_Z ;
wire un3_controloutputoneshot_i ;
wire un2_synchedtick_Z ;
wire un14_enable_3_Z ;
wire Count_c2_Z ;
wire M_OUT_DATA_m ;
// @17:120
  SLE State (
	.Q(State_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @17:151
  SLE OutputClock (
	.Q(M_OUT1_CLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(OutputClock_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:104
  SLE ControlOutputWriteLatched2 (
	.Q(ControlOutputWriteLatched2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ControlOutputWriteLatched2_1_Z),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE ShiftComplete (
	.Q(ShiftComplete_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un14_enable_Z),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE ControlOutputWriteLatched0 (
	.Q(ControlOutputWriteLatched0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(ControlOutputWriteLatched0_1_Z),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:104
  SLE ControlOutputWriteLatched1 (
	.Q(ControlOutputWriteLatched1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ControlOutputWriteLatched1_1_Z),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:120
  SLE M_OUT_CONTROL (
	.Q(M_OUT1_CONTROL_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_OUT_CONTROL_3_iv_i),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:120
  SLE M_OUT_DATA (
	.Q(M_OUT1_DATA_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_OUT_DATA_4),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:120
  SLE ShiftEnable (
	.Q(ShiftEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftEnable_3),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[2]  (
	.Q(ShiftRegister_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[2]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[1]  (
	.Q(ShiftRegister_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[1]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[0]  (
	.Q(ShiftRegister_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[0]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[1]  (
	.Q(DataBuffer_Z[1]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[0]  (
	.Q(DataBuffer_Z[0]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[15]  (
	.Q(ShiftRegister_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[15]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[14]  (
	.Q(ShiftRegister_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[14]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[13]  (
	.Q(ShiftRegister_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[13]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[12]  (
	.Q(ShiftRegister_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[12]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[11]  (
	.Q(ShiftRegister_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[11]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[10]  (
	.Q(ShiftRegister_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[10]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[9]  (
	.Q(ShiftRegister_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[9]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[8]  (
	.Q(ShiftRegister_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[8]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[7]  (
	.Q(ShiftRegister_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[7]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[6]  (
	.Q(ShiftRegister_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[6]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[5]  (
	.Q(ShiftRegister_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[5]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[4]  (
	.Q(ShiftRegister_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[4]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[3]  (
	.Q(ShiftRegister_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[3]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[15]  (
	.Q(DataBuffer_Z[15]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[14]  (
	.Q(DataBuffer_Z[14]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[13]  (
	.Q(DataBuffer_Z[13]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[12]  (
	.Q(DataBuffer_Z[12]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[11]  (
	.Q(DataBuffer_Z[11]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[10]  (
	.Q(DataBuffer_Z[10]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[9]  (
	.Q(DataBuffer_Z[9]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[8]  (
	.Q(DataBuffer_Z[8]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[7]  (
	.Q(DataBuffer_Z[7]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[6]  (
	.Q(DataBuffer_Z[6]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[5]  (
	.Q(DataBuffer_Z[5]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[4]  (
	.Q(DataBuffer_Z[4]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[3]  (
	.Q(DataBuffer_Z[3]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[2]  (
	.Q(DataBuffer_Z[2]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(Axis1ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n1_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_194_i),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[4]  (
	.Q(Count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n4_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n3_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n2_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:166
  CFG2 \ShiftRegister_4[0]  (
	.A(un3_controloutputoneshot_i),
	.B(DataBuffer_Z[0]),
	.Y(ShiftRegister_4_Z[0])
);
defparam \ShiftRegister_4[0] .INIT=4'h2;
// @17:108
  CFG2 ControlOutputWriteLatched2_1 (
	.A(ControlOutputWriteLatched1_Z),
	.B(ControlOutputWriteLatched2_Z),
	.Y(ControlOutputWriteLatched2_1_Z)
);
defparam ControlOutputWriteLatched2_1.INIT=4'h2;
// @17:153
  CFG2 un2_synchedtick (
	.A(N_4074_i),
	.B(ShiftComplete_Z),
	.Y(un2_synchedtick_Z)
);
defparam un2_synchedtick.INIT=4'hE;
// @17:166
  CFG3 \ShiftRegister_4[1]  (
	.A(DataBuffer_Z[1]),
	.B(ShiftRegister_Z[0]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[1])
);
defparam \ShiftRegister_4[1] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[2]  (
	.A(DataBuffer_Z[2]),
	.B(ShiftRegister_Z[1]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[2])
);
defparam \ShiftRegister_4[2] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[3]  (
	.A(DataBuffer_Z[3]),
	.B(ShiftRegister_Z[2]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[3])
);
defparam \ShiftRegister_4[3] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[4]  (
	.A(DataBuffer_Z[4]),
	.B(ShiftRegister_Z[3]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[4])
);
defparam \ShiftRegister_4[4] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[5]  (
	.A(DataBuffer_Z[5]),
	.B(ShiftRegister_Z[4]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[5])
);
defparam \ShiftRegister_4[5] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[6]  (
	.A(DataBuffer_Z[6]),
	.B(ShiftRegister_Z[5]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[6])
);
defparam \ShiftRegister_4[6] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[7]  (
	.A(DataBuffer_Z[7]),
	.B(ShiftRegister_Z[6]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[7])
);
defparam \ShiftRegister_4[7] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[8]  (
	.A(DataBuffer_Z[8]),
	.B(ShiftRegister_Z[7]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[8])
);
defparam \ShiftRegister_4[8] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[9]  (
	.A(DataBuffer_Z[9]),
	.B(ShiftRegister_Z[8]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[9])
);
defparam \ShiftRegister_4[9] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[10]  (
	.A(DataBuffer_Z[10]),
	.B(ShiftRegister_Z[9]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[10])
);
defparam \ShiftRegister_4[10] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[11]  (
	.A(DataBuffer_Z[11]),
	.B(ShiftRegister_Z[10]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[11])
);
defparam \ShiftRegister_4[11] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[12]  (
	.A(DataBuffer_Z[12]),
	.B(ShiftRegister_Z[11]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[12])
);
defparam \ShiftRegister_4[12] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[13]  (
	.A(DataBuffer_Z[13]),
	.B(ShiftRegister_Z[12]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[13])
);
defparam \ShiftRegister_4[13] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[14]  (
	.A(DataBuffer_Z[14]),
	.B(ShiftRegister_Z[13]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[14])
);
defparam \ShiftRegister_4[14] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[15]  (
	.A(DataBuffer_Z[15]),
	.B(ShiftRegister_Z[14]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[15])
);
defparam \ShiftRegister_4[15] .INIT=8'hAC;
// @19:574
  CFG3 \un2_controloutputoneshot_1[0]  (
	.A(ShiftComplete_Z),
	.B(un3_controloutputoneshot_i),
	.C(State_Z),
	.Y(un2_controloutputoneshot_1_Z[0])
);
defparam \un2_controloutputoneshot_1[0] .INIT=8'h5C;
// @17:167
  CFG4 un14_enable_3 (
	.A(Count_Z[4]),
	.B(Count_Z[3]),
	.C(Count_Z[2]),
	.D(Count_Z[1]),
	.Y(un14_enable_3_Z)
);
defparam un14_enable_3.INIT=16'h0002;
// @17:115
  CFG3 un3_controloutputoneshot (
	.A(PowerUp),
	.B(ControlOutputWriteLatched1_Z),
	.C(ControlOutputWriteLatched2_Z),
	.Y(un3_controloutputoneshot_i)
);
defparam un3_controloutputoneshot.INIT=8'hEA;
// @17:108
  CFG2 ControlOutputWriteLatched1_1 (
	.A(ControlOutputWriteLatched2_1_Z),
	.B(ControlOutputWriteLatched0_Z),
	.Y(ControlOutputWriteLatched1_1_Z)
);
defparam ControlOutputWriteLatched1_1.INIT=4'hE;
// @17:151
  CFG3 Count_c2 (
	.A(Count_Z[2]),
	.B(Count_Z[1]),
	.C(Count_Z[0]),
	.Y(Count_c2_Z)
);
defparam Count_c2.INIT=8'h80;
// @17:124
  CFG4 \StateMachine.ShiftEnable_3_u  (
	.A(ShiftComplete_Z),
	.B(un3_controloutputoneshot_i),
	.C(ShiftEnable_Z),
	.D(State_Z),
	.Y(ShiftEnable_3)
);
defparam \StateMachine.ShiftEnable_3_u .INIT=16'h55C0;
// @17:124
  CFG4 \StateMachine.M_OUT_DATA_4_iv_RNO  (
	.A(State_Z),
	.B(ShiftComplete_Z),
	.C(M_OUT1_DATA_c),
	.D(un3_controloutputoneshot_i),
	.Y(M_OUT_DATA_m)
);
defparam \StateMachine.M_OUT_DATA_4_iv_RNO .INIT=16'hD080;
// @17:167
  CFG3 un14_enable (
	.A(un14_enable_3_Z),
	.B(Count_Z[0]),
	.C(M_OUT1_CLK_c),
	.Y(un14_enable_Z)
);
defparam un14_enable.INIT=8'h20;
// @17:151
  CFG4 Count_n2 (
	.A(Count_Z[0]),
	.B(un2_synchedtick_Z),
	.C(Count_Z[2]),
	.D(Count_Z[1]),
	.Y(Count_n2_Z)
);
defparam Count_n2.INIT=16'h1230;
// @17:151
  CFG3 Count_n1 (
	.A(Count_Z[0]),
	.B(un2_synchedtick_Z),
	.C(Count_Z[1]),
	.Y(Count_n1_Z)
);
defparam Count_n1.INIT=8'h12;
// @17:151
  CFG4 OutputClock_2 (
	.A(Enable),
	.B(un2_synchedtick_Z),
	.C(ShiftEnable_Z),
	.D(M_OUT1_CLK_c),
	.Y(OutputClock_2_0)
);
defparam OutputClock_2.INIT=16'h1320;
  CFG4 ShiftEnable_RNI75T91 (
	.A(Enable),
	.B(un2_synchedtick_Z),
	.C(ShiftEnable_Z),
	.D(M_OUT1_CLK_c),
	.Y(Counte)
);
defparam ShiftEnable_RNI75T91.INIT=16'hCCEC;
// @17:124
  CFG4 \StateMachine.M_OUT_DATA_4_iv  (
	.A(State_Z),
	.B(ShiftRegister_Z[15]),
	.C(M_OUT_DATA_m),
	.D(ShiftComplete_Z),
	.Y(M_OUT_DATA_4)
);
defparam \StateMachine.M_OUT_DATA_4_iv .INIT=16'hF0F8;
// @17:120
  CFG4 State_1 (
	.A(Enable),
	.B(State_Z),
	.C(un2_enable),
	.D(un2_controloutputoneshot_1_Z[0]),
	.Y(N_42)
);
defparam State_1.INIT=16'hF444;
// @17:151
  CFG3 Count_n3 (
	.A(Count_Z[3]),
	.B(Count_c2_Z),
	.C(un2_synchedtick_Z),
	.Y(Count_n3_Z)
);
defparam Count_n3.INIT=8'h06;
// @17:151
  CFG4 ShiftEnable_RNI1H051 (
	.A(Enable),
	.B(un3_controloutputoneshot_i),
	.C(ShiftEnable_Z),
	.D(M_OUT1_CLK_c),
	.Y(un1_controloutputwritelatched16_i)
);
defparam ShiftEnable_RNI1H051.INIT=16'h88A8;
// @17:151
  CFG2 \Count_RNO[0]  (
	.A(un2_synchedtick_Z),
	.B(Count_Z[0]),
	.Y(N_194_i)
);
defparam \Count_RNO[0] .INIT=4'h1;
// @17:120
  CFG4 \StateMachine.M_OUT_CONTROL_3_iv_i  (
	.A(State_Z),
	.B(ShiftComplete_Z),
	.C(M_OUT1_CONTROL_c),
	.D(un3_controloutputoneshot_i),
	.Y(M_OUT_CONTROL_3_iv_i)
);
defparam \StateMachine.M_OUT_CONTROL_3_iv_i .INIT=16'hD0D5;
// @17:151
  CFG4 Count_n4 (
	.A(Count_Z[3]),
	.B(Count_Z[4]),
	.C(un2_synchedtick_Z),
	.D(Count_c2_Z),
	.Y(Count_n4_Z)
);
defparam Count_n4.INIT=16'h060C;
// @17:95
  CFG3 ControlOutputWriteLatched0_1 (
	.A(ControlOutputWriteLatched0_Z),
	.B(ControlOutputWriteLatched1_Z),
	.C(Axis1ControlOutputWrite),
	.Y(ControlOutputWriteLatched0_1_Z)
);
defparam ControlOutputWriteLatched0_1.INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ControlOutput */

module ControlOutput_1 (
  DATA_in,
  PowerUp,
  N_4074_i,
  Axis0ControlOutputWrite,
  SysRESET_arst_i,
  M_OUT0_DATA_c,
  un2_enable,
  M_OUT0_CONTROL_c,
  SysRESET_i,
  H1_CLKWR_c,
  Enable,
  M_OUT0_CLK_c,
  SynchedTick_i,
  SysClk
)
;
input [15:0] DATA_in ;
input PowerUp ;
input N_4074_i ;
input Axis0ControlOutputWrite ;
input SysRESET_arst_i ;
output M_OUT0_DATA_c ;
output un2_enable ;
output M_OUT0_CONTROL_c ;
input SysRESET_i ;
input H1_CLKWR_c ;
input Enable ;
output M_OUT0_CLK_c ;
input SynchedTick_i ;
input SysClk ;
wire PowerUp ;
wire N_4074_i ;
wire Axis0ControlOutputWrite ;
wire SysRESET_arst_i ;
wire M_OUT0_DATA_c ;
wire un2_enable ;
wire M_OUT0_CONTROL_c ;
wire SysRESET_i ;
wire H1_CLKWR_c ;
wire Enable ;
wire M_OUT0_CLK_c ;
wire SynchedTick_i ;
wire SysClk ;
wire [15:0] ShiftRegister_Z;
wire [15:0] ShiftRegister_4_Z;
wire [15:0] DataBuffer_Z;
wire [4:0] Count_Z;
wire State_Z ;
wire VCC ;
wire N_42 ;
wire GND ;
wire OutputClock_2_1 ;
wire ControlOutputWriteLatched2_Z ;
wire ControlOutputWriteLatched2_1 ;
wire ShiftComplete_Z ;
wire un14_enable_Z ;
wire ControlOutputWriteLatched0_Z ;
wire ControlOutputWriteLatched0_1 ;
wire ControlOutputWriteLatched1_Z ;
wire ControlOutputWriteLatched1_1 ;
wire M_OUT_CONTROL_3_iv_i ;
wire M_OUT_DATA_4 ;
wire ShiftEnable_Z ;
wire ShiftEnable_3 ;
wire un1_controloutputwritelatched16_i ;
wire Count_n1_Z ;
wire Counte ;
wire N_195_i ;
wire Count_n4_Z ;
wire Count_n3_Z ;
wire Count_n2_Z ;
wire un2_synchedtick_Z ;
wire un3_controloutputoneshot_i ;
wire un14_enable_3_Z ;
wire Count_c2_Z ;
wire M_OUT_DATA_m ;
// @17:120
  SLE State (
	.Q(State_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(SynchedTick_i)
);
// @17:151
  SLE OutputClock (
	.Q(M_OUT0_CLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(OutputClock_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:104
  SLE ControlOutputWriteLatched2 (
	.Q(ControlOutputWriteLatched2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ControlOutputWriteLatched2_1),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE ShiftComplete (
	.Q(ShiftComplete_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(un14_enable_Z),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE ControlOutputWriteLatched0 (
	.Q(ControlOutputWriteLatched0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLKWR_c),
	.D(ControlOutputWriteLatched0_1),
	.EN(SysRESET_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:104
  SLE ControlOutputWriteLatched1 (
	.Q(ControlOutputWriteLatched1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ControlOutputWriteLatched1_1),
	.EN(Enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:120
  SLE M_OUT_CONTROL (
	.Q(M_OUT0_CONTROL_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_OUT_CONTROL_3_iv_i),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:120
  SLE M_OUT_DATA (
	.Q(M_OUT0_DATA_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(M_OUT_DATA_4),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:120
  SLE ShiftEnable (
	.Q(ShiftEnable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftEnable_3),
	.EN(un2_enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[2]  (
	.Q(ShiftRegister_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[2]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[1]  (
	.Q(ShiftRegister_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[1]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[0]  (
	.Q(ShiftRegister_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[0]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[1]  (
	.Q(DataBuffer_Z[1]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[1]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[0]  (
	.Q(DataBuffer_Z[0]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[0]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[15]  (
	.Q(ShiftRegister_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[15]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[14]  (
	.Q(ShiftRegister_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[14]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[13]  (
	.Q(ShiftRegister_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[13]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[12]  (
	.Q(ShiftRegister_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[12]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[11]  (
	.Q(ShiftRegister_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[11]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[10]  (
	.Q(ShiftRegister_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[10]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[9]  (
	.Q(ShiftRegister_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[9]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[8]  (
	.Q(ShiftRegister_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[8]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[7]  (
	.Q(ShiftRegister_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[7]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[6]  (
	.Q(ShiftRegister_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[6]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[5]  (
	.Q(ShiftRegister_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[5]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[4]  (
	.Q(ShiftRegister_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[4]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \ShiftRegister[3]  (
	.Q(ShiftRegister_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(ShiftRegister_4_Z[3]),
	.EN(un1_controloutputwritelatched16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[15]  (
	.Q(DataBuffer_Z[15]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[15]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[14]  (
	.Q(DataBuffer_Z[14]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[14]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[13]  (
	.Q(DataBuffer_Z[13]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[13]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[12]  (
	.Q(DataBuffer_Z[12]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[12]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[11]  (
	.Q(DataBuffer_Z[11]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[11]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[10]  (
	.Q(DataBuffer_Z[10]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[10]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[9]  (
	.Q(DataBuffer_Z[9]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[9]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[8]  (
	.Q(DataBuffer_Z[8]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[8]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[7]  (
	.Q(DataBuffer_Z[7]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[7]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[6]  (
	.Q(DataBuffer_Z[6]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[6]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[5]  (
	.Q(DataBuffer_Z[5]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[5]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[4]  (
	.Q(DataBuffer_Z[4]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[4]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[3]  (
	.Q(DataBuffer_Z[3]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[3]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:86
  SLE \DataBuffer[2]  (
	.Q(DataBuffer_Z[2]),
	.ADn(GND),
	.ALn(SysRESET_arst_i),
	.CLK(H1_CLKWR_c),
	.D(DATA_in[2]),
	.EN(Axis0ControlOutputWrite),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n1_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(N_195_i),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[4]  (
	.Q(Count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n4_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n3_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:151
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(Count_n2_Z),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:108
  CFG2 ControlOutputWriteLatched2_1_0_a2 (
	.A(ControlOutputWriteLatched1_Z),
	.B(ControlOutputWriteLatched2_Z),
	.Y(ControlOutputWriteLatched2_1)
);
defparam ControlOutputWriteLatched2_1_0_a2.INIT=4'h2;
// @17:153
  CFG2 un2_synchedtick (
	.A(N_4074_i),
	.B(ShiftComplete_Z),
	.Y(un2_synchedtick_Z)
);
defparam un2_synchedtick.INIT=4'hE;
// @17:166
  CFG2 \ShiftRegister_4[0]  (
	.A(un3_controloutputoneshot_i),
	.B(DataBuffer_Z[0]),
	.Y(ShiftRegister_4_Z[0])
);
defparam \ShiftRegister_4[0] .INIT=4'h2;
// @17:123
  CFG2 \StateMachine.un3_enable  (
	.A(N_4074_i),
	.B(Enable),
	.Y(un2_enable)
);
defparam \StateMachine.un3_enable .INIT=4'h4;
// @17:166
  CFG3 \ShiftRegister_4[10]  (
	.A(DataBuffer_Z[10]),
	.B(ShiftRegister_Z[9]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[10])
);
defparam \ShiftRegister_4[10] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[11]  (
	.A(DataBuffer_Z[11]),
	.B(ShiftRegister_Z[10]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[11])
);
defparam \ShiftRegister_4[11] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[12]  (
	.A(DataBuffer_Z[12]),
	.B(ShiftRegister_Z[11]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[12])
);
defparam \ShiftRegister_4[12] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[13]  (
	.A(DataBuffer_Z[13]),
	.B(ShiftRegister_Z[12]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[13])
);
defparam \ShiftRegister_4[13] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[14]  (
	.A(DataBuffer_Z[14]),
	.B(ShiftRegister_Z[13]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[14])
);
defparam \ShiftRegister_4[14] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[15]  (
	.A(DataBuffer_Z[15]),
	.B(ShiftRegister_Z[14]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[15])
);
defparam \ShiftRegister_4[15] .INIT=8'hAC;
// @17:166
  CFG3 \ShiftRegister_4[1]  (
	.A(DataBuffer_Z[1]),
	.B(ShiftRegister_Z[0]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[1])
);
defparam \ShiftRegister_4[1] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[2]  (
	.A(DataBuffer_Z[2]),
	.B(ShiftRegister_Z[1]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[2])
);
defparam \ShiftRegister_4[2] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[3]  (
	.A(DataBuffer_Z[3]),
	.B(ShiftRegister_Z[2]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[3])
);
defparam \ShiftRegister_4[3] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[4]  (
	.A(DataBuffer_Z[4]),
	.B(ShiftRegister_Z[3]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[4])
);
defparam \ShiftRegister_4[4] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[5]  (
	.A(DataBuffer_Z[5]),
	.B(ShiftRegister_Z[4]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[5])
);
defparam \ShiftRegister_4[5] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[6]  (
	.A(DataBuffer_Z[6]),
	.B(ShiftRegister_Z[5]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[6])
);
defparam \ShiftRegister_4[6] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[7]  (
	.A(DataBuffer_Z[7]),
	.B(ShiftRegister_Z[6]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[7])
);
defparam \ShiftRegister_4[7] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[8]  (
	.A(DataBuffer_Z[8]),
	.B(ShiftRegister_Z[7]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[8])
);
defparam \ShiftRegister_4[8] .INIT=8'h5C;
// @17:166
  CFG3 \ShiftRegister_4[9]  (
	.A(DataBuffer_Z[9]),
	.B(ShiftRegister_Z[8]),
	.C(un3_controloutputoneshot_i),
	.Y(ShiftRegister_4_Z[9])
);
defparam \ShiftRegister_4[9] .INIT=8'h5C;
// @17:167
  CFG4 un14_enable_3 (
	.A(Count_Z[4]),
	.B(Count_Z[3]),
	.C(Count_Z[2]),
	.D(Count_Z[0]),
	.Y(un14_enable_3_Z)
);
defparam un14_enable_3.INIT=16'h0002;
// @17:115
  CFG3 un3_controloutputoneshot (
	.A(PowerUp),
	.B(ControlOutputWriteLatched1_Z),
	.C(ControlOutputWriteLatched2_Z),
	.Y(un3_controloutputoneshot_i)
);
defparam un3_controloutputoneshot.INIT=8'hEA;
// @17:108
  CFG2 ControlOutputWriteLatched1_1_0_0 (
	.A(ControlOutputWriteLatched2_1),
	.B(ControlOutputWriteLatched0_Z),
	.Y(ControlOutputWriteLatched1_1)
);
defparam ControlOutputWriteLatched1_1_0_0.INIT=4'hE;
// @17:151
  CFG3 Count_c2 (
	.A(Count_Z[2]),
	.B(Count_Z[1]),
	.C(Count_Z[0]),
	.Y(Count_c2_Z)
);
defparam Count_c2.INIT=8'h80;
// @17:124
  CFG4 \StateMachine.ShiftEnable_3_u  (
	.A(ShiftComplete_Z),
	.B(un3_controloutputoneshot_i),
	.C(ShiftEnable_Z),
	.D(State_Z),
	.Y(ShiftEnable_3)
);
defparam \StateMachine.ShiftEnable_3_u .INIT=16'h55C0;
// @17:124
  CFG4 \StateMachine.M_OUT_DATA_4_iv_RNO  (
	.A(State_Z),
	.B(ShiftComplete_Z),
	.C(M_OUT0_DATA_c),
	.D(un3_controloutputoneshot_i),
	.Y(M_OUT_DATA_m)
);
defparam \StateMachine.M_OUT_DATA_4_iv_RNO .INIT=16'hD080;
// @17:167
  CFG3 un14_enable (
	.A(un14_enable_3_Z),
	.B(Count_Z[1]),
	.C(M_OUT0_CLK_c),
	.Y(un14_enable_Z)
);
defparam un14_enable.INIT=8'h20;
// @17:151
  CFG4 Count_n2 (
	.A(Count_Z[0]),
	.B(un2_synchedtick_Z),
	.C(Count_Z[2]),
	.D(Count_Z[1]),
	.Y(Count_n2_Z)
);
defparam Count_n2.INIT=16'h1230;
  CFG4 ShiftEnable_RNI4TVP (
	.A(Enable),
	.B(un2_synchedtick_Z),
	.C(ShiftEnable_Z),
	.D(M_OUT0_CLK_c),
	.Y(Counte)
);
defparam ShiftEnable_RNI4TVP.INIT=16'hCCEC;
// @17:151
  CFG4 OutputClock_2 (
	.A(Enable),
	.B(un2_synchedtick_Z),
	.C(ShiftEnable_Z),
	.D(M_OUT0_CLK_c),
	.Y(OutputClock_2_1)
);
defparam OutputClock_2.INIT=16'h1320;
// @17:151
  CFG3 Count_n1 (
	.A(Count_Z[0]),
	.B(un2_synchedtick_Z),
	.C(Count_Z[1]),
	.Y(Count_n1_Z)
);
defparam Count_n1.INIT=8'h12;
// @17:120
  CFG4 State_1 (
	.A(State_Z),
	.B(ShiftComplete_Z),
	.C(Enable),
	.D(un3_controloutputoneshot_i),
	.Y(N_42)
);
defparam State_1.INIT=16'h7A2A;
// @17:124
  CFG4 \StateMachine.M_OUT_DATA_4_iv  (
	.A(State_Z),
	.B(ShiftRegister_Z[15]),
	.C(M_OUT_DATA_m),
	.D(ShiftComplete_Z),
	.Y(M_OUT_DATA_4)
);
defparam \StateMachine.M_OUT_DATA_4_iv .INIT=16'hF0F8;
// @17:151
  CFG3 Count_n3 (
	.A(Count_Z[3]),
	.B(Count_c2_Z),
	.C(un2_synchedtick_Z),
	.Y(Count_n3_Z)
);
defparam Count_n3.INIT=8'h06;
// @17:151
  CFG4 ShiftEnable_RNIUVEJ (
	.A(Enable),
	.B(un3_controloutputoneshot_i),
	.C(ShiftEnable_Z),
	.D(M_OUT0_CLK_c),
	.Y(un1_controloutputwritelatched16_i)
);
defparam ShiftEnable_RNIUVEJ.INIT=16'h88A8;
// @17:151
  CFG2 \Count_RNO[0]  (
	.A(un2_synchedtick_Z),
	.B(Count_Z[0]),
	.Y(N_195_i)
);
defparam \Count_RNO[0] .INIT=4'h1;
// @17:120
  CFG4 \StateMachine.M_OUT_CONTROL_3_iv_i  (
	.A(State_Z),
	.B(ShiftComplete_Z),
	.C(M_OUT0_CONTROL_c),
	.D(un3_controloutputoneshot_i),
	.Y(M_OUT_CONTROL_3_iv_i)
);
defparam \StateMachine.M_OUT_CONTROL_3_iv_i .INIT=16'hD0D5;
// @17:151
  CFG4 Count_n4 (
	.A(Count_Z[3]),
	.B(Count_Z[4]),
	.C(un2_synchedtick_Z),
	.D(Count_c2_Z),
	.Y(Count_n4_Z)
);
defparam Count_n4.INIT=16'h060C;
// @17:95
  CFG3 ControlOutputWriteLatched0_1_0_0 (
	.A(ControlOutputWriteLatched0_Z),
	.B(ControlOutputWriteLatched1_Z),
	.C(Axis0ControlOutputWrite),
	.Y(ControlOutputWriteLatched0_1)
);
defparam ControlOutputWriteLatched0_1_0_0.INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ControlOutput_1 */

module TickSync (
  State_srsts_0_i_o3_0_o2_0,
  SysRESET,
  SynchedTick60,
  SysClk,
  H1_CLK,
  LOOPTICK_arst_i,
  SynchedTick_i,
  N_4074_i
)
;
input State_srsts_0_i_o3_0_o2_0 ;
input SysRESET ;
output SynchedTick60 ;
input SysClk ;
input H1_CLK ;
input LOOPTICK_arst_i ;
output SynchedTick_i ;
output N_4074_i ;
wire State_srsts_0_i_o3_0_o2_0 ;
wire SysRESET ;
wire SynchedTick60 ;
wire SysClk ;
wire H1_CLK ;
wire LOOPTICK_arst_i ;
wire SynchedTick_i ;
wire N_4074_i ;
wire TickSync60_Z ;
wire GND ;
wire LatchedTickSync60_1 ;
wire VCC ;
wire TickSync_Z ;
wire LatchedTickSync_1 ;
  CFG1 LatchedTickSync_RNI3U7A (
	.A(N_4074_i),
	.Y(SynchedTick_i)
);
defparam LatchedTickSync_RNI3U7A.INIT=2'h1;
// @31:73
  SLE TickSync60 (
	.Q(TickSync60_Z),
	.ADn(GND),
	.ALn(LOOPTICK_arst_i),
	.CLK(H1_CLK),
	.D(LatchedTickSync60_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:57
  SLE TickSync (
	.Q(TickSync_Z),
	.ADn(GND),
	.ALn(LOOPTICK_arst_i),
	.CLK(SysClk),
	.D(GND),
	.EN(State_srsts_0_i_o3_0_o2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:57
  SLE LatchedTickSync (
	.Q(N_4074_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SysClk),
	.D(LatchedTickSync_1),
	.EN(LOOPTICK_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:73
  SLE LatchedTickSync60 (
	.Q(SynchedTick60),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(H1_CLK),
	.D(LatchedTickSync60_1),
	.EN(LOOPTICK_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:79
  CFG3 LatchedTickSync60_1_0_a2 (
	.A(TickSync60_Z),
	.B(SynchedTick60),
	.C(SysRESET),
	.Y(LatchedTickSync60_1)
);
defparam LatchedTickSync60_1_0_a2.INIT=8'h02;
// @31:63
  CFG2 LatchedTickSync_1_0_a2 (
	.A(State_srsts_0_i_o3_0_o2_0),
	.B(TickSync_Z),
	.Y(LatchedTickSync_1)
);
defparam LatchedTickSync_1_0_a2.INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TickSync */

module Top (
  DATA,
  ExtADDR,
  RD_L,
  WR_L,
  CS_L,
  LOOPTICK,
  H1_CLK_IN,
  H1_CLKWR,
  WD_RST_L,
  WD_TICKLE,
  RESET,
  M_DRV_EN_L,
  HALT_DRIVE_L,
  M_OUT0_CLK,
  M_OUT0_DATA,
  M_OUT0_CONTROL,
  M_OUT1_CLK,
  M_OUT1_DATA,
  M_OUT1_CONTROL,
  M_AX0_0,
  M_AX0_RET_DATA,
  M_AX1_INT_CLK,
  M_AX1_RET_DATA,
  M_MUXED_ADC_CS_QA0_SIGA,
  M_MUXED_ADC_DATA0_QA0_SIGB,
  M_MUXED_ADC_DATA1_QA1_SIGA,
  M_ENABLE,
  M_FAULT,
  M_Card_ID_LOAD,
  M_Card_ID_LATCH,
  M_Card_ID_CLK,
  M_Card_ID_DATA,
  Exp_Mxd_ID_LOAD,
  Exp_Mxd_ID_LATCH,
  Exp_Mxd_ID_CLK,
  Exp_ID_DATA,
  M_IO_OE,
  M_IO_LOAD,
  M_IO_LATCH,
  M_IO_CLK,
  M_IO_DATAOut,
  M_IO_DATAIn,
  M_SPROM_CLK,
  M_SPROM_DATA,
  CPUStatLEDDrive,
  Exp0Data,
  Exp1Data,
  Exp2Data,
  Exp3Data,
  QA0_SigZ,
  QA0_Home,
  QA0_RegX_PosLmt,
  QA0_RegY_NegLmt,
  QA1_SigB,
  QA1_SigZ,
  QA1_Home,
  QA1_RegX_PosLmt,
  QA1_RegY_NegLmt,
  X_Reserved0,
  X_Reserved1,
  Debug0,
  Debug1,
  Debug2,
  FPGA_Test,
  TestClock
)
;
inout [31:0] DATA /* synthesis syn_tristate = 1 */ ;
input [11:2] ExtADDR ;
input RD_L ;
input WR_L ;
input CS_L ;
input LOOPTICK ;
input H1_CLK_IN ;
input H1_CLKWR ;
output WD_RST_L ;
input WD_TICKLE ;
input RESET ;
output M_DRV_EN_L ;
input HALT_DRIVE_L ;
output M_OUT0_CLK ;
output M_OUT0_DATA ;
output M_OUT0_CONTROL ;
output M_OUT1_CLK ;
output M_OUT1_DATA ;
output M_OUT1_CONTROL ;
output M_AX0_0 ;
input M_AX0_RET_DATA ;
output M_AX1_INT_CLK ;
input M_AX1_RET_DATA ;
inout M_MUXED_ADC_CS_QA0_SIGA /* synthesis syn_tristate = 1 */ ;
input M_MUXED_ADC_DATA0_QA0_SIGB ;
input M_MUXED_ADC_DATA1_QA1_SIGA ;
output [1:0] M_ENABLE ;
input [1:0] M_FAULT ;
output M_Card_ID_LOAD ;
output M_Card_ID_LATCH ;
output M_Card_ID_CLK ;
input M_Card_ID_DATA ;
output Exp_Mxd_ID_LOAD ;
output Exp_Mxd_ID_LATCH ;
output Exp_Mxd_ID_CLK ;
input Exp_ID_DATA ;
output M_IO_OE ;
output M_IO_LOAD ;
output M_IO_LATCH ;
output M_IO_CLK ;
output M_IO_DATAOut ;
input M_IO_DATAIn ;
output M_SPROM_CLK ;
inout M_SPROM_DATA /* synthesis syn_tristate = 1 */ ;
output [1:0] CPUStatLEDDrive ;
inout [5:0] Exp0Data /* synthesis syn_tristate = 1 */ ;
inout [5:0] Exp1Data /* synthesis syn_tristate = 1 */ ;
inout [5:0] Exp2Data /* synthesis syn_tristate = 1 */ ;
inout [5:0] Exp3Data /* synthesis syn_tristate = 1 */ ;
input QA0_SigZ ;
input QA0_Home ;
input QA0_RegX_PosLmt ;
input QA0_RegY_NegLmt ;
input QA1_SigB ;
input QA1_SigZ ;
input QA1_Home ;
input QA1_RegX_PosLmt ;
input QA1_RegY_NegLmt ;
output X_Reserved0 ;
output X_Reserved1 ;
output Debug0 ;
output Debug1 ;
output Debug2 ;
output FPGA_Test ;
output TestClock ;
wire RD_L ;
wire WR_L ;
wire CS_L ;
wire LOOPTICK ;
wire H1_CLK_IN ;
wire H1_CLKWR ;
wire WD_RST_L ;
wire WD_TICKLE ;
wire RESET ;
wire M_DRV_EN_L ;
wire HALT_DRIVE_L ;
wire M_OUT0_CLK ;
wire M_OUT0_DATA ;
wire M_OUT0_CONTROL ;
wire M_OUT1_CLK ;
wire M_OUT1_DATA ;
wire M_OUT1_CONTROL ;
wire M_AX0_0 ;
wire M_AX0_RET_DATA ;
wire M_AX1_INT_CLK ;
wire M_AX1_RET_DATA ;
wire M_MUXED_ADC_CS_QA0_SIGA ;
wire M_MUXED_ADC_DATA0_QA0_SIGB ;
wire M_MUXED_ADC_DATA1_QA1_SIGA ;
wire M_Card_ID_LOAD ;
wire M_Card_ID_LATCH ;
wire M_Card_ID_CLK ;
wire M_Card_ID_DATA ;
wire Exp_Mxd_ID_LOAD ;
wire Exp_Mxd_ID_LATCH ;
wire Exp_Mxd_ID_CLK ;
wire Exp_ID_DATA ;
wire M_IO_OE ;
wire M_IO_LOAD ;
wire M_IO_LATCH ;
wire M_IO_CLK ;
wire M_IO_DATAOut ;
wire M_IO_DATAIn ;
wire M_SPROM_CLK ;
wire M_SPROM_DATA ;
wire QA0_SigZ ;
wire QA0_Home ;
wire QA0_RegX_PosLmt ;
wire QA0_RegY_NegLmt ;
wire QA1_SigB ;
wire QA1_SigZ ;
wire QA1_Home ;
wire QA1_RegX_PosLmt ;
wire QA1_RegY_NegLmt ;
wire X_Reserved0 ;
wire X_Reserved1 ;
wire Debug0 ;
wire Debug1 ;
wire Debug2 ;
wire FPGA_Test ;
wire TestClock ;
wire [1:0] un1_discoverIdDataOut_iv;
wire [31:2] un1_discoverIdDataOut_0_iv;
wire [3:0] ExpDIO8ConfigWrite;
wire [1:0] SSI_Data;
wire [2:0] QA0AxisFault;
wire [2:0] QA1AxisFault;
wire [1:0] cpuLedDataOut;
wire [0:0] cpuConfigDataOut;
wire [2:0] LoopTime;
wire [17:0] wdtDataOut;
wire [31:0] FPGAProgDOut;
wire [5:0] ExpA_DATA;
wire [24:0] serialMemDataOut;
wire [31:0] latencyDataOut;
wire [1:1] expLedDataOut;
wire [0:0] SSISelect;
wire [4:0] DIO8_1_Counter;
wire [10:0] DIO8_1_State;
wire [15:15] DIO8_1_OutputShiftRegister;
wire [7:1] DIO8_1_D8InputReg0;
wire [10:6] DIO8_1_State_ns;
wire [1:0] DIO8_1_ExpSlot;
wire [2:0] ExpModLED_1_Exp0LED;
wire [7:7] ExpModLED_1_ShiftRegister0;
wire [7:7] ExpModLED_1_ShiftRegister1;
wire [7:7] ExpModLED_1_ShiftRegister2;
wire [7:7] ExpModLED_1_ShiftRegister3;
wire [1:0] ExpModLED_1_State;
wire [3:0] ExpLEDSelect;
wire [15:1] Analog_1_DataBuf_1_DataOut0;
wire [15:1] Analog_1_DataBuf_1_DataOut1;
wire [0:0] State_srsts_0_i_o3_0_o2;
wire [15:9] DiscID_1_ControlID;
wire [1:1] SSITop_2_ClockRate;
wire [4:1] SSITop_2_TransducerSelect;
wire [5:5] SSITop_2_DataLength;
wire [31:1] SSITop_2_SSIDataLatch;
wire [1:0] SSITop_1_ClockRate;
wire [4:0] SSITop_1_TransducerSelect;
wire [5:0] SSITop_1_DataLength;
wire [31:0] SSITop_1_SSIDataLatch;
wire [6:0] MDTTop_2_TransducerSelect;
wire [19:0] MDTTop_2_MDTPosition;
wire [8:8] MDTTop_1_MDTPosition;
wire [11:2] ExtADDR_c;
wire [1:0] M_FAULT_c;
wire [31:0] DATA_in;
wire [4:0] Exp0Data_in;
wire [4:0] Exp1Data_in;
wire [4:0] Exp2Data_in;
wire [4:0] Exp3Data_in;
wire [1:0] M_ENABLE_c;
wire [20:1] Exp2QuadDataOut;
wire [21:1] Exp3QuadDataOut;
wire [15:15] Quad_1_QuadXface_6_QuadDataOut_1_m3;
wire [26:18] DIO8_1_d8DataOut_m2;
wire [26:18] DIO8_1_d8DataOut_m5;
wire [0:0] ExpDIO8DinRead;
wire [15:8] AnlgDATA_m;
wire [31:27] controlIoDataOut;
wire [31:1] DIO8_1_d8DataOut_m6;
wire [20:3] Exp3QuadDataOut_m;
wire [20:20] QuadA1DataOut_m;
wire [28:28] un1_discoverIdDataOut_8;
wire [27:27] un1_discoverIdDataOut_4;
wire [16:0] discoverIdDataOut;
wire [21:0] QuadA0DataOut;
wire [24:0] QuadA1DataOut;
wire [4:4] mdtSimpDataOut1_m;
wire [20:1] Exp0QuadDataOut;
wire [11:0] Exp1QuadDataOut;
wire [15:3] Quad_1_QuadXface_2_QuadDataOut_1_m2;
wire [2:2] Quad_1_QuadXface_1_QuadDataOut_1_m3;
wire [14:0] Quad_1_QuadXface_1_QuadDataOut_1_m4;
wire [2:2] Quad_1_QuadXface_3_QuadDataOut_1_m3;
wire [14:0] Quad_1_QuadXface_3_QuadDataOut_1_m4;
wire [3:3] Quad_1_QuadXface_5_QuadDataOut_1_m3;
wire [3:3] Quad_1_QuadXface_5_QuadDataOut_1_m4;
wire [3:3] QuadA0DataOut_m;
wire [21:3] Exp1QuadDataOut_m;
wire [21:21] Exp0QuadDataOut_m;
wire [14:0] Quad_1_QuadXface_1_QuadDataOut_1_m2;
wire [14:0] Quad_1_QuadXface_3_QuadDataOut_1_m2;
wire [14:0] Quad_1_QuadXface_4_QuadDataOut_1_m4;
wire [14:0] Quad_1_QuadXface_4_QuadDataOut_1_m2;
wire [12:0] Analog_1_DataOut;
wire [5:0] d8DataOut;
wire [14:3] Quad_1_QuadXface_2_QuadDataOut_1_m4;
wire [3:3] Exp2QuadDataOut_m;
wire [3:0] ExpOldAP2;
wire [3:2] ExpModLED_1_expLedDataOut_1_m6;
wire [0:0] ExpModLED_1_expLedDataOut_3_m2;
wire [28:0] Decode_1_ssiDataOut0_m_0;
wire [28:0] Decode_1_ssiDataOut1_m_0;
wire [8:0] Decode_1_mdtSimpDataOut0_m_0;
wire [8:0] Decode_1_mdtSimpDataOut1_m_0;
wire [3:3] DIO8_1_AnlgDATA_m_0;
wire [5:5] MDTTop_1_ssiDataOut0_m_0;
wire [5:5] MDTTop_1_ssiDataOut1_m_0;
wire [31:31] Decode_1_un1_discoverIdDataOut_0_iv_0;
wire [1:0] cpuLedDataOut_i;
wire [0:0] cpuConfigDataOut_i;
wire [1:0] Exp0Mux;
wire [1:0] Exp1Mux;
wire [1:0] Exp2Mux;
wire [1:0] Exp3Mux;
wire [1:0] SSI_Data_i;
wire [25:13] QuadA1DataOut_2;
wire [15:15] QuadA0DataOut_1;
wire [15:13] QuadA1DataOut_1;
wire [23:17] QuadA0DataOut_2;
wire [21:15] Exp2QuadDataOut_2;
wire [25:17] Exp0QuadDataOut_2;
wire [15:15] Exp3QuadDataOut_1;
wire [17:15] Exp1QuadDataOut_2;
wire [15:15] Exp2QuadDataOut_1;
wire [15:15] Exp0QuadDataOut_1;
wire [15:15] Exp1QuadDataOut_1;
wire GND ;
wire VCC ;
wire MDTTop_1_un10_mdtsimpdataout_i ;
wire MDTTop_2_un10_mdtsimpdataout_i ;
wire H1_CLK ;
wire H1_CLK90 ;
wire SysClk ;
wire DLL_RST ;
wire DLL_LOCK ;
wire PowerUp ;
wire Enable ;
wire ExpModLED_1_SlowEnable ;
wire SynchedTick60 ;
wire ANLGPresent ;
wire WDTConfigWrite ;
wire CPULEDWrite ;
wire MDT_SSIConfigWrite0 ;
wire Axis0ControlOutputWrite ;
wire Axis0LEDConfigWrite ;
wire MDT_SSIDelayWrite0 ;
wire Axis0IORead ;
wire Axis0IOWrite ;
wire MDT_SSIConfigWrite1 ;
wire Axis1ControlOutputWrite ;
wire Axis1LEDConfigWrite ;
wire MDT_SSIDelayWrite1 ;
wire Axis1IOWrite ;
wire SerialMemXfaceWrite ;
wire Exp0LEDWrite ;
wire Exp1LEDWrite ;
wire Exp2LEDWrite ;
wire Exp3LEDWrite ;
wire Exp0LED1Write ;
wire Exp0LED1Read ;
wire Exp1LED1Write ;
wire Exp1LED1Read ;
wire Exp2LED1Write ;
wire Exp2LED1Read ;
wire Exp3LED1Write ;
wire M_AX0_SSI_CLK ;
wire M_AX1_SSI_CLK ;
wire M_AX0_MDT_INT ;
wire M_AX1_MDT_INT ;
wire Exp_ID_CLK ;
wire Exp_ID_LATCH ;
wire Exp_ID_LOAD ;
wire ExpModLED_1_DiscoveryComplete ;
wire ExpLEDOE ;
wire ExpLEDLatch ;
wire ExpLEDClk ;
wire ExpA_CS_L ;
wire ExpA_CLK ;
wire SerialMemoryDataOut ;
wire SerialMemoryDataControl ;
wire Exp0D8_OE ;
wire Exp0Q1_A ;
wire Exp0Q1_B ;
wire Exp1Q1_A ;
wire Exp1Q1_B ;
wire Exp2Q1_A ;
wire Exp2Q1_B ;
wire Exp3Q1_A ;
wire Exp3Q1_B ;
wire ExpModLED_1_EEPROMAccessFlag ;
wire un1_expd8_clk0 ;
wire un1_serialmemorydataout1 ;
wire un1_expd8_clk0_0 ;
wire un1_serialmemorydataout1_0 ;
wire un1_expd8_clk0_1 ;
wire un1_serialmemorydataout1_1 ;
wire un1_expd8_clk0_2 ;
wire un1_serialmemorydataout1_2 ;
wire RESET_arst ;
wire ClkCtrl_1_SysRESET ;
wire un1_expa_clk5_2 ;
wire un1_expa_clk5_1 ;
wire un1_expa_clk5_0 ;
wire un1_expa_clk5 ;
wire Expansion4IDRead ;
wire un7_data_i ;
wire CPUConfigRead ;
wire CPULEDRead ;
wire WDTConfigRead ;
wire FPGAProgrammedRead ;
wire SerialMemXfaceRead ;
wire LatencyCounterRead ;
wire MDT_SSIPositionRead0 ;
wire MDT_SSIStatusRead0 ;
wire MDT_SSIStatusRead1 ;
wire MDT_SSIPositionRead1 ;
wire QA0LEDStatusRead ;
wire QA1LEDStatusRead ;
wire QA0InputRead ;
wire un136_data_i ;
wire Exp3LEDRead ;
wire Exp2LEDRead ;
wire un112_data_i ;
wire Exp1LEDRead ;
wire un100_data_i ;
wire Exp0LEDRead ;
wire QA1InputRead ;
wire CtrlIO_1_StateMachine_un2_enable ;
wire m95_0_a2 ;
wire m94_0_a2 ;
wire DIO8_1_intExpD8_Clk ;
wire DIO8_1_SynchedTick_Delay ;
wire DIO8_1_ExpD8_Load ;
wire DIO8_1_ExpD8_Latch ;
wire DIO8_1_IntWrite ;
wire DIO8_1_ExpSlot_2_sqmuxa ;
wire un1_expleddataout_0 ;
wire SerMemInt_1_SerialMemoryClockEnableCountere ;
wire SerMemInt_1_intSerialMemoryClock ;
wire SerMemInt_1_ReadFlag ;
wire SerMemInt_1_WriteFlag ;
wire SerMemInt_1_intSerialMemoryDataIn ;
wire un18_anlgdata_0_o2 ;
wire Analog_1_DataBuf_1_BankSelect ;
wire CtrlIO_1_un7_controliodataout_i ;
wire SSITop_2_DataValid ;
wire SSITop_2_un2_ssidataout_i ;
wire SSITop_2_un5_ssidataout_i ;
wire SSITop_1_DataValid ;
wire SSITop_1_un2_ssidataout_i ;
wire SSITop_1_un5_ssidataout_i ;
wire MDTTop_2_DataValid ;
wire MDTTop_2_CounterOverFlow ;
wire MDTTop_2_NoXducer ;
wire MDTTop_2_un3_mdtsimpdataout_i ;
wire MDTTop_1_un3_mdtsimpdataout_i ;
wire N_440_i ;
wire N_797 ;
wire N_813 ;
wire N_830 ;
wire N_1265 ;
wire N_1266 ;
wire N_1290 ;
wire N_1371 ;
wire N_1377 ;
wire N_1441 ;
wire N_1097 ;
wire N_1086 ;
wire N_1087 ;
wire N_1085 ;
wire N_1106 ;
wire N_1105 ;
wire N_1107 ;
wire N_1124 ;
wire RD_L_c ;
wire WR_L_c ;
wire CS_L_c ;
wire LOOPTICK_c ;
wire H1_CLKWR_c ;
wire WD_TICKLE_c ;
wire RESET_c ;
wire HALT_DRIVE_L_c ;
wire M_AX0_RET_DATA_c ;
wire M_AX1_RET_DATA_c ;
wire M_MUXED_ADC_DATA0_QA0_SIGB_c ;
wire M_MUXED_ADC_DATA1_QA1_SIGA_c ;
wire M_Card_ID_DATA_c ;
wire Exp_ID_DATA_c ;
wire M_IO_DATAIn_c ;
wire QA0_SigZ_c ;
wire QA0_Home_c ;
wire QA0_RegX_PosLmt_c ;
wire QA0_RegY_NegLmt_c ;
wire QA1_SigB_c ;
wire QA1_SigZ_c ;
wire QA1_Home_c ;
wire QA1_RegX_PosLmt_c ;
wire QA1_RegY_NegLmt_c ;
wire M_MUXED_ADC_CS_QA0_SIGA_in ;
wire M_SPROM_DATA_in ;
wire M_OUT0_CLK_c ;
wire M_OUT0_DATA_c ;
wire M_OUT0_CONTROL_c ;
wire M_OUT1_CLK_c ;
wire M_OUT1_DATA_c ;
wire M_OUT1_CONTROL_c ;
wire M_AX1_INT_CLK_c ;
wire M_Card_ID_LOAD_c ;
wire M_Card_ID_LATCH_c ;
wire M_Card_ID_CLK_c ;
wire M_IO_OE_c ;
wire M_IO_LOAD_c ;
wire M_IO_LATCH_c ;
wire M_IO_CLK_c ;
wire M_SPROM_CLK_c ;
wire N_845 ;
wire N_843 ;
wire DIO8_1_un1_intExpD8_Clk_1 ;
wire N_795 ;
wire N_811 ;
wire N_826 ;
wire N_828 ;
wire MDTTop_2_N_271 ;
wire MDTTop_2_N_272 ;
wire SSITop_1_N_224 ;
wire un164_data ;
wire un1_data_1 ;
wire un1_data_2 ;
wire un228_data ;
wire un269_data ;
wire Quad_1_QuadXface_1_QuadDataOut_1_sm3 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_sm3 ;
wire Quad_1_QuadXface_3_QuadDataOut_1_sm3 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_sm3 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_sm3 ;
wire Quad_1_QuadXface_6_QuadDataOut_1_sm3 ;
wire SSITop_1_N_223 ;
wire N_239 ;
wire un159_data ;
wire un170_data ;
wire un177_data ;
wire un1_data_6 ;
wire un1_data_9 ;
wire un1_data_11 ;
wire un1_data_12 ;
wire un1_data_13 ;
wire un1_data_15 ;
wire FPGAIDRead_m ;
wire SSITop_2_NoXducer ;
wire N_1538 ;
wire un1_data_17 ;
wire un254_data ;
wire N_320 ;
wire un194_data ;
wire un185_data ;
wire un240_data ;
wire un614_data ;
wire N_2295 ;
wire N_1096 ;
wire N_2197 ;
wire un7_data_i_2 ;
wire N_1078 ;
wire un1_CPUConfigRead ;
wire un9_data ;
wire N_2244 ;
wire N_1960 ;
wire N_1958 ;
wire N_1948 ;
wire Exp1QuadHomeRead ;
wire N_1984 ;
wire N_1945 ;
wire N_1962 ;
wire N_2219 ;
wire N_1040 ;
wire Exp0QuadInputRead ;
wire un155_data ;
wire N_2216 ;
wire N_1909 ;
wire N_1937 ;
wire N_1904 ;
wire N_1957 ;
wire N_2009 ;
wire N_1964 ;
wire N_1985 ;
wire un171_data ;
wire un186_data ;
wire un255_data ;
wire un205_data ;
wire Exp3QuadCountRead ;
wire N_1083 ;
wire N_1963 ;
wire N_2208 ;
wire N_1952 ;
wire N_1021 ;
wire N_1034 ;
wire DIO8_1_N_151 ;
wire N_1934 ;
wire N_1941 ;
wire Exp0QuadHomeRead ;
wire N_1077 ;
wire Exp3QuadInputRead ;
wire N_1027 ;
wire FPGAIDRead ;
wire N_1544 ;
wire N_1502 ;
wire N_2149 ;
wire Exp0QuadLatch1Read ;
wire SSITop_1_N_227 ;
wire SSITop_2_N_227 ;
wire N_1144 ;
wire N_2019 ;
wire N_1063 ;
wire CPULEDRead_i_1 ;
wire N_1898 ;
wire N_1923 ;
wire N_1914 ;
wire N_1020 ;
wire SSITop_2_N_221 ;
wire un152_data ;
wire N_1993 ;
wire MDTTop_1_N_269 ;
wire N_1961 ;
wire N_1035 ;
wire N_1080 ;
wire N_1079 ;
wire Exp1QuadCountRead ;
wire Exp1QuadInputRead ;
wire N_1098 ;
wire N_1956 ;
wire N_1959 ;
wire N_1939 ;
wire N_1007 ;
wire N_2277 ;
wire N_2248 ;
wire SSITop_1_N_235 ;
wire SSITop_2_N_223 ;
wire SSITop_2_N_224 ;
wire SSITop_2_N_226 ;
wire SSITop_2_N_229 ;
wire un425_data ;
wire N_1955 ;
wire N_1966 ;
wire N_1944 ;
wire N_1965 ;
wire N_1951 ;
wire un474_data ;
wire N_1953 ;
wire N_1988 ;
wire N_1925 ;
wire N_2245 ;
wire N_2246 ;
wire N_1126_i ;
wire un156_data ;
wire N_222 ;
wire SSITop_2_N_230 ;
wire SSITop_2_N_228 ;
wire MDTTop_2_N_270 ;
wire Decode_1_un1_exp0quadinputread_0_a2_0 ;
wire N_1541 ;
wire Decode_1_un78_data_0_a2_0 ;
wire Decode_1_un3_latencycounterread_0_o2_0 ;
wire DIO8_1_InputShiftRegister_0_sqmuxa_1_i_a2_2 ;
wire N_815_i ;
wire N_830_i ;
wire N_847_i ;
wire N_799_i ;
wire SysRESET_i ;
wire ExpModLED_1_SynchedTick_i ;
wire WDT_1_wd_rst_l_i ;
wire N_91_i ;
wire N_92_i ;
wire N_1794_i ;
wire N_1793_i ;
wire N_793_i ;
wire N_808_i ;
wire N_823_i ;
wire N_839_i ;
wire N_841_i ;
wire N_878_i ;
wire N_763_i ;
wire N_380_i ;
wire N_395_i ;
wire N_427_i ;
wire N_762_i ;
wire N_761_i ;
wire N_760_i ;
wire N_759_i ;
wire N_366_i ;
wire N_758_i ;
wire N_384_i ;
wire DIO8_1_N_147_i ;
wire N_386_i ;
wire N_303_i ;
wire N_301_i ;
wire N_1068_i ;
wire N_426_i ;
wire Quad_1_QuadXface_3_QuadDataOut_1_1 ;
wire Quad_1_QuadXface_3_QuadDataOut_1_5 ;
wire Quad_1_QuadXface_3_QuadDataOut_1_9 ;
wire Quad_1_QuadXface_3_QuadDataOut_1_2 ;
wire Quad_1_QuadXface_3_QuadDataOut_1_17 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_1 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_5 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_9 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_2 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_1 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_5 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_9 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_2 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_13 ;
wire Quad_1_QuadXface_1_QuadDataOut_1_5 ;
wire Quad_1_QuadXface_1_QuadDataOut_1_2 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_13 ;
wire Quad_1_QuadXface_1_QuadDataOut_1_17 ;
wire Quad_1_QuadXface_1_QuadDataOut_1_25 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_17 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_29 ;
wire Quad_1_QuadXface_4_QuadDataOut_1_21 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_33 ;
wire Quad_1_QuadXface_6_QuadDataOut_1_9 ;
wire Quad_1_QuadXface_6_QuadDataOut_1_10 ;
wire Quad_1_QuadXface_6_QuadDataOut_1_17 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_17 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_2 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_41 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_45 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_61 ;
wire Quad_1_QuadXface_5_QuadDataOut_1_73 ;
wire Quad_1_QuadXface_6_QuadDataOut_1_73 ;
wire Quad_1_QuadXface_2_QuadDataOut_1_2_1 ;
wire N_9_0 ;
wire N_17 ;
wire N_19 ;
wire N_53_mux ;
wire G_21_0_a6_0_1 ;
wire G_21_0_0 ;
wire N_53_mux_0 ;
wire N_871_i ;
wire N_869_i ;
wire N_867_i ;
wire N_865_i ;
wire CPULED_1_cpustatleddrive_i ;
wire un5_m_ax0_0_i_i ;
wire N_1085_i ;
wire N_1124_i ;
wire ExpSigRoute_4_un1_expdata_i ;
wire un6_expdata_2_i_i ;
wire N_1086_i ;
wire N_1107_i ;
wire ExpSigRoute_3_un1_expdata_i ;
wire un6_expdata_1_i_i ;
wire N_1097_i ;
wire N_1105_i ;
wire ExpSigRoute_2_un1_expdata_i ;
wire un6_expdata_0_i_i ;
wire N_1087_i ;
wire N_1106_i ;
wire ExpSigRoute_1_un1_expdata_i ;
wire un6_expdata_i_i ;
wire un1_m_sprom_data_i_i ;
wire ANLGPresent_i_i ;
wire N_1527_i ;
wire N_4074_i ;
wire H1_CLK_i ;
wire H1_CLK90_i ;
wire SysRESET_arst_i ;
wire RESET_arst_i ;
wire SysClk_i ;
wire LOOPTICK_arst_i ;
wire H1_CLKWR_ibuf_Z ;
wire N_4136 ;
wire N_4137 ;
wire N_4138 ;
wire N_4139 ;
wire N_4140 ;
wire N_4141 ;
wire N_4142 ;
wire N_4143 ;
wire N_4144 ;
wire N_4145 ;
wire N_4146 ;
wire N_4147 ;
wire N_4148 ;
wire N_4149 ;
wire N_4150 ;
wire N_4151 ;
wire N_4152 ;
wire N_4153 ;
wire N_4154 ;
wire N_4155 ;
wire N_4156 ;
wire N_4157 ;
wire N_4158 ;
wire N_4159 ;
wire N_4160 ;
wire N_4161 ;
wire N_4162 ;
wire N_4163 ;
wire N_4164 ;
wire N_4165 ;
wire N_4166 ;
wire N_4167 ;
wire N_4168 ;
wire N_4169 ;
wire N_4170 ;
wire N_4171 ;
wire N_4172 ;
wire N_4176 ;
wire N_4177 ;
wire N_4178 ;
wire N_4179 ;
wire N_4180 ;
wire N_4181 ;
wire N_4182 ;
wire N_4183 ;
wire N_4184 ;
wire N_4185 ;
wire N_4186 ;
  CLKINT RESET_ibuf_RNI8T16 (
	.Y(RESET_arst),
	.A(RESET_c)
);
  CLKINT H1_CLKWR_ibuf_RNI0GE3 (
	.Y(H1_CLKWR_c),
	.A(H1_CLKWR_ibuf_Z)
);
  CFG1 LOOPTICK_ibuf_RNIAMNF (
	.A(LOOPTICK_c),
	.Y(LOOPTICK_arst_i)
);
defparam LOOPTICK_ibuf_RNIAMNF.INIT=2'h1;
  CFG1 RESET_ibuf_RNI8T16_0 (
	.A(RESET_arst),
	.Y(RESET_arst_i)
);
defparam RESET_ibuf_RNI8T16_0.INIT=2'h1;
// @40:58
  INBUF \ExtADDR_ibuf[2]  (
	.Y(ExtADDR_c[2]),
	.PAD(ExtADDR[2])
);
// @40:58
  INBUF \ExtADDR_ibuf[3]  (
	.Y(ExtADDR_c[3]),
	.PAD(ExtADDR[3])
);
// @40:58
  INBUF \ExtADDR_ibuf[4]  (
	.Y(ExtADDR_c[4]),
	.PAD(ExtADDR[4])
);
// @40:58
  INBUF \ExtADDR_ibuf[5]  (
	.Y(ExtADDR_c[5]),
	.PAD(ExtADDR[5])
);
// @40:58
  INBUF \ExtADDR_ibuf[6]  (
	.Y(ExtADDR_c[6]),
	.PAD(ExtADDR[6])
);
// @40:58
  INBUF \ExtADDR_ibuf[7]  (
	.Y(ExtADDR_c[7]),
	.PAD(ExtADDR[7])
);
// @40:58
  INBUF \ExtADDR_ibuf[8]  (
	.Y(ExtADDR_c[8]),
	.PAD(ExtADDR[8])
);
// @40:58
  INBUF \ExtADDR_ibuf[9]  (
	.Y(ExtADDR_c[9]),
	.PAD(ExtADDR[9])
);
// @40:58
  INBUF \ExtADDR_ibuf[10]  (
	.Y(ExtADDR_c[10]),
	.PAD(ExtADDR[10])
);
// @40:58
  INBUF \ExtADDR_ibuf[11]  (
	.Y(ExtADDR_c[11]),
	.PAD(ExtADDR[11])
);
// @40:59
  INBUF RD_L_ibuf (
	.Y(RD_L_c),
	.PAD(RD_L)
);
// @40:60
  INBUF WR_L_ibuf (
	.Y(WR_L_c),
	.PAD(WR_L)
);
// @40:61
  INBUF CS_L_ibuf (
	.Y(CS_L_c),
	.PAD(CS_L)
);
// @40:62
  INBUF LOOPTICK_ibuf (
	.Y(LOOPTICK_c),
	.PAD(LOOPTICK)
);
// @40:65
  INBUF H1_CLKWR_ibuf (
	.Y(H1_CLKWR_ibuf_Z),
	.PAD(H1_CLKWR)
);
// @40:68
  INBUF WD_TICKLE_ibuf (
	.Y(WD_TICKLE_c),
	.PAD(WD_TICKLE)
);
// @40:69
  INBUF RESET_ibuf (
	.Y(RESET_c),
	.PAD(RESET)
);
// @40:72
  INBUF HALT_DRIVE_L_ibuf (
	.Y(HALT_DRIVE_L_c),
	.PAD(HALT_DRIVE_L)
);
// @40:83
  INBUF M_AX0_RET_DATA_ibuf (
	.Y(M_AX0_RET_DATA_c),
	.PAD(M_AX0_RET_DATA)
);
// @40:86
  INBUF M_AX1_RET_DATA_ibuf (
	.Y(M_AX1_RET_DATA_c),
	.PAD(M_AX1_RET_DATA)
);
// @40:89
  INBUF M_MUXED_ADC_DATA0_QA0_SIGB_ibuf (
	.Y(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.PAD(M_MUXED_ADC_DATA0_QA0_SIGB)
);
// @40:90
  INBUF M_MUXED_ADC_DATA1_QA1_SIGA_ibuf (
	.Y(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.PAD(M_MUXED_ADC_DATA1_QA1_SIGA)
);
// @40:93
  INBUF \M_FAULT_ibuf[0]  (
	.Y(M_FAULT_c[0]),
	.PAD(M_FAULT[0])
);
// @40:93
  INBUF \M_FAULT_ibuf[1]  (
	.Y(M_FAULT_c[1]),
	.PAD(M_FAULT[1])
);
// @40:98
  INBUF M_Card_ID_DATA_ibuf (
	.Y(M_Card_ID_DATA_c),
	.PAD(M_Card_ID_DATA)
);
// @40:103
  INBUF Exp_ID_DATA_ibuf (
	.Y(Exp_ID_DATA_c),
	.PAD(Exp_ID_DATA)
);
// @40:110
  INBUF M_IO_DATAIn_ibuf (
	.Y(M_IO_DATAIn_c),
	.PAD(M_IO_DATAIn)
);
// @40:124
  INBUF QA0_SigZ_ibuf (
	.Y(QA0_SigZ_c),
	.PAD(QA0_SigZ)
);
// @40:125
  INBUF QA0_Home_ibuf (
	.Y(QA0_Home_c),
	.PAD(QA0_Home)
);
// @40:126
  INBUF QA0_RegX_PosLmt_ibuf (
	.Y(QA0_RegX_PosLmt_c),
	.PAD(QA0_RegX_PosLmt)
);
// @40:127
  INBUF QA0_RegY_NegLmt_ibuf (
	.Y(QA0_RegY_NegLmt_c),
	.PAD(QA0_RegY_NegLmt)
);
// @40:130
  INBUF QA1_SigB_ibuf (
	.Y(QA1_SigB_c),
	.PAD(QA1_SigB)
);
// @40:131
  INBUF QA1_SigZ_ibuf (
	.Y(QA1_SigZ_c),
	.PAD(QA1_SigZ)
);
// @40:132
  INBUF QA1_Home_ibuf (
	.Y(QA1_Home_c),
	.PAD(QA1_Home)
);
// @40:133
  INBUF QA1_RegX_PosLmt_ibuf (
	.Y(QA1_RegX_PosLmt_c),
	.PAD(QA1_RegX_PosLmt)
);
// @40:134
  INBUF QA1_RegY_NegLmt_ibuf (
	.Y(QA1_RegY_NegLmt_c),
	.PAD(QA1_RegY_NegLmt)
);
// @40:57
  BIBUF \DATA_iobuf[0]  (
	.Y(DATA_in[0]),
	.PAD(DATA[0]),
	.D(un1_discoverIdDataOut_iv[0]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[1]  (
	.Y(DATA_in[1]),
	.PAD(DATA[1]),
	.D(un1_discoverIdDataOut_iv[1]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[2]  (
	.Y(DATA_in[2]),
	.PAD(DATA[2]),
	.D(un1_discoverIdDataOut_0_iv[2]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[3]  (
	.Y(DATA_in[3]),
	.PAD(DATA[3]),
	.D(un1_discoverIdDataOut_0_iv[3]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[4]  (
	.Y(DATA_in[4]),
	.PAD(DATA[4]),
	.D(un1_discoverIdDataOut_0_iv[4]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[5]  (
	.Y(DATA_in[5]),
	.PAD(DATA[5]),
	.D(un1_discoverIdDataOut_0_iv[5]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[6]  (
	.Y(DATA_in[6]),
	.PAD(DATA[6]),
	.D(un1_discoverIdDataOut_0_iv[6]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[7]  (
	.Y(DATA_in[7]),
	.PAD(DATA[7]),
	.D(un1_discoverIdDataOut_0_iv[7]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[8]  (
	.Y(DATA_in[8]),
	.PAD(DATA[8]),
	.D(un1_discoverIdDataOut_0_iv[8]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[9]  (
	.Y(DATA_in[9]),
	.PAD(DATA[9]),
	.D(un1_discoverIdDataOut_0_iv[9]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[10]  (
	.Y(DATA_in[10]),
	.PAD(DATA[10]),
	.D(un1_discoverIdDataOut_0_iv[10]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[11]  (
	.Y(DATA_in[11]),
	.PAD(DATA[11]),
	.D(un1_discoverIdDataOut_0_iv[11]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[12]  (
	.Y(DATA_in[12]),
	.PAD(DATA[12]),
	.D(un1_discoverIdDataOut_0_iv[12]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[13]  (
	.Y(DATA_in[13]),
	.PAD(DATA[13]),
	.D(un1_discoverIdDataOut_0_iv[13]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[14]  (
	.Y(DATA_in[14]),
	.PAD(DATA[14]),
	.D(un1_discoverIdDataOut_0_iv[14]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[15]  (
	.Y(DATA_in[15]),
	.PAD(DATA[15]),
	.D(un1_discoverIdDataOut_0_iv[15]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[16]  (
	.Y(DATA_in[16]),
	.PAD(DATA[16]),
	.D(un1_discoverIdDataOut_0_iv[16]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[17]  (
	.Y(DATA_in[17]),
	.PAD(DATA[17]),
	.D(un1_discoverIdDataOut_0_iv[17]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[18]  (
	.Y(DATA_in[18]),
	.PAD(DATA[18]),
	.D(un1_discoverIdDataOut_0_iv[18]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[19]  (
	.Y(DATA_in[19]),
	.PAD(DATA[19]),
	.D(un1_discoverIdDataOut_0_iv[19]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[20]  (
	.Y(DATA_in[20]),
	.PAD(DATA[20]),
	.D(un1_discoverIdDataOut_0_iv[20]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[21]  (
	.Y(DATA_in[21]),
	.PAD(DATA[21]),
	.D(un1_discoverIdDataOut_0_iv[21]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[22]  (
	.Y(DATA_in[22]),
	.PAD(DATA[22]),
	.D(un1_discoverIdDataOut_0_iv[22]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[23]  (
	.Y(DATA_in[23]),
	.PAD(DATA[23]),
	.D(un1_discoverIdDataOut_0_iv[23]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[24]  (
	.Y(DATA_in[24]),
	.PAD(DATA[24]),
	.D(un1_discoverIdDataOut_0_iv[24]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[25]  (
	.Y(DATA_in[25]),
	.PAD(DATA[25]),
	.D(un1_discoverIdDataOut_0_iv[25]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[26]  (
	.Y(DATA_in[26]),
	.PAD(DATA[26]),
	.D(un1_discoverIdDataOut_0_iv[26]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[27]  (
	.Y(DATA_in[27]),
	.PAD(DATA[27]),
	.D(un1_discoverIdDataOut_0_iv[27]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[28]  (
	.Y(DATA_in[28]),
	.PAD(DATA[28]),
	.D(un1_discoverIdDataOut_0_iv[28]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[29]  (
	.Y(DATA_in[29]),
	.PAD(DATA[29]),
	.D(un1_discoverIdDataOut_0_iv[29]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[30]  (
	.Y(DATA_in[30]),
	.PAD(DATA[30]),
	.D(un1_discoverIdDataOut_0_iv[30]),
	.E(N_1527_i)
);
// @40:57
  BIBUF \DATA_iobuf[31]  (
	.Y(DATA_in[31]),
	.PAD(DATA[31]),
	.D(un1_discoverIdDataOut_0_iv[31]),
	.E(N_1527_i)
);
// @40:88
  BIBUF M_MUXED_ADC_CS_QA0_SIGA_iobuf (
	.Y(M_MUXED_ADC_CS_QA0_SIGA_in),
	.PAD(M_MUXED_ADC_CS_QA0_SIGA),
	.D(ExpA_CS_L),
	.E(ANLGPresent_i_i)
);
// @40:113
  BIBUF M_SPROM_DATA_iobuf (
	.Y(M_SPROM_DATA_in),
	.PAD(M_SPROM_DATA),
	.D(SerialMemoryDataOut),
	.E(un1_m_sprom_data_i_i)
);
// @40:117
  BIBUF \Exp0Data_iobuf[0]  (
	.Y(Exp0Data_in[0]),
	.PAD(Exp0Data[0]),
	.D(un1_expd8_clk0),
	.E(un6_expdata_i_i)
);
// @40:117
  BIBUF \Exp0Data_iobuf[1]  (
	.Y(Exp0Data_in[1]),
	.PAD(Exp0Data[1]),
	.D(un1_serialmemorydataout1),
	.E(ExpSigRoute_1_un1_expdata_i)
);
// @40:117
  BIBUF \Exp0Data_iobuf[2]  (
	.Y(Exp0Data_in[2]),
	.PAD(Exp0Data[2]),
	.D(N_1793_i),
	.E(N_1106_i)
);
// @40:117
  BIBUF \Exp0Data_iobuf[3]  (
	.Y(Exp0Data_in[3]),
	.PAD(Exp0Data[3]),
	.D(Exp0D8_OE),
	.E(N_1106_i)
);
// @40:117
  BIBUF \Exp0Data_iobuf[4]  (
	.Y(Exp0Data_in[4]),
	.PAD(Exp0Data[4]),
	.D(ExpA_CS_L),
	.E(N_1087_i)
);
// @40:118
  BIBUF \Exp1Data_iobuf[0]  (
	.Y(Exp1Data_in[0]),
	.PAD(Exp1Data[0]),
	.D(un1_expd8_clk0_0),
	.E(un6_expdata_0_i_i)
);
// @40:118
  BIBUF \Exp1Data_iobuf[1]  (
	.Y(Exp1Data_in[1]),
	.PAD(Exp1Data[1]),
	.D(un1_serialmemorydataout1_0),
	.E(ExpSigRoute_2_un1_expdata_i)
);
// @40:118
  BIBUF \Exp1Data_iobuf[2]  (
	.Y(Exp1Data_in[2]),
	.PAD(Exp1Data[2]),
	.D(N_1794_i),
	.E(N_1105_i)
);
// @40:118
  BIBUF \Exp1Data_iobuf[3]  (
	.Y(Exp1Data_in[3]),
	.PAD(Exp1Data[3]),
	.D(Exp0D8_OE),
	.E(N_1105_i)
);
// @40:118
  BIBUF \Exp1Data_iobuf[4]  (
	.Y(Exp1Data_in[4]),
	.PAD(Exp1Data[4]),
	.D(ExpA_CS_L),
	.E(N_1097_i)
);
// @40:119
  BIBUF \Exp2Data_iobuf[0]  (
	.Y(Exp2Data_in[0]),
	.PAD(Exp2Data[0]),
	.D(un1_expd8_clk0_1),
	.E(un6_expdata_1_i_i)
);
// @40:119
  BIBUF \Exp2Data_iobuf[1]  (
	.Y(Exp2Data_in[1]),
	.PAD(Exp2Data[1]),
	.D(un1_serialmemorydataout1_1),
	.E(ExpSigRoute_3_un1_expdata_i)
);
// @40:119
  BIBUF \Exp2Data_iobuf[2]  (
	.Y(Exp2Data_in[2]),
	.PAD(Exp2Data[2]),
	.D(N_92_i),
	.E(N_1107_i)
);
// @40:119
  BIBUF \Exp2Data_iobuf[3]  (
	.Y(Exp2Data_in[3]),
	.PAD(Exp2Data[3]),
	.D(Exp0D8_OE),
	.E(N_1107_i)
);
// @40:119
  BIBUF \Exp2Data_iobuf[4]  (
	.Y(Exp2Data_in[4]),
	.PAD(Exp2Data[4]),
	.D(ExpA_CS_L),
	.E(N_1086_i)
);
// @40:120
  BIBUF \Exp3Data_iobuf[0]  (
	.Y(Exp3Data_in[0]),
	.PAD(Exp3Data[0]),
	.D(un1_expd8_clk0_2),
	.E(un6_expdata_2_i_i)
);
// @40:120
  BIBUF \Exp3Data_iobuf[1]  (
	.Y(Exp3Data_in[1]),
	.PAD(Exp3Data[1]),
	.D(un1_serialmemorydataout1_2),
	.E(ExpSigRoute_4_un1_expdata_i)
);
// @40:120
  BIBUF \Exp3Data_iobuf[2]  (
	.Y(Exp3Data_in[2]),
	.PAD(Exp3Data[2]),
	.D(N_91_i),
	.E(N_1124_i)
);
// @40:120
  BIBUF \Exp3Data_iobuf[3]  (
	.Y(Exp3Data_in[3]),
	.PAD(Exp3Data[3]),
	.D(Exp0D8_OE),
	.E(N_1124_i)
);
// @40:120
  BIBUF \Exp3Data_iobuf[4]  (
	.Y(Exp3Data_in[4]),
	.PAD(Exp3Data[4]),
	.D(ExpA_CS_L),
	.E(N_1085_i)
);
// @40:67
  OUTBUF WD_RST_L_obuf (
	.PAD(WD_RST_L),
	.D(WDT_1_wd_rst_l_i)
);
// @40:71
  OUTBUF M_DRV_EN_L_obuf (
	.PAD(M_DRV_EN_L),
	.D(cpuConfigDataOut_i[0])
);
// @40:74
  OUTBUF M_OUT0_CLK_obuf (
	.PAD(M_OUT0_CLK),
	.D(M_OUT0_CLK_c)
);
// @40:75
  OUTBUF M_OUT0_DATA_obuf (
	.PAD(M_OUT0_DATA),
	.D(M_OUT0_DATA_c)
);
// @40:76
  OUTBUF M_OUT0_CONTROL_obuf (
	.PAD(M_OUT0_CONTROL),
	.D(M_OUT0_CONTROL_c)
);
// @40:78
  OUTBUF M_OUT1_CLK_obuf (
	.PAD(M_OUT1_CLK),
	.D(M_OUT1_CLK_c)
);
// @40:79
  OUTBUF M_OUT1_DATA_obuf (
	.PAD(M_OUT1_DATA),
	.D(M_OUT1_DATA_c)
);
// @40:80
  OUTBUF M_OUT1_CONTROL_obuf (
	.PAD(M_OUT1_CONTROL),
	.D(M_OUT1_CONTROL_c)
);
// @40:82
  TRIBUFF M_AX0_0_obuft (
	.PAD(M_AX0_0),
	.D(N_1371),
	.E(un5_m_ax0_0_i_i)
);
// @40:85
  OUTBUF M_AX1_INT_CLK_obuf (
	.PAD(M_AX1_INT_CLK),
	.D(M_AX1_INT_CLK_c)
);
// @40:92
  OUTBUF \M_ENABLE_obuf[0]  (
	.PAD(M_ENABLE[0]),
	.D(M_ENABLE_c[0])
);
// @40:92
  OUTBUF \M_ENABLE_obuf[1]  (
	.PAD(M_ENABLE[1]),
	.D(M_ENABLE_c[1])
);
// @40:95
  OUTBUF M_Card_ID_LOAD_obuf (
	.PAD(M_Card_ID_LOAD),
	.D(M_Card_ID_LOAD_c)
);
// @40:96
  OUTBUF M_Card_ID_LATCH_obuf (
	.PAD(M_Card_ID_LATCH),
	.D(M_Card_ID_LATCH_c)
);
// @40:97
  OUTBUF M_Card_ID_CLK_obuf (
	.PAD(M_Card_ID_CLK),
	.D(M_Card_ID_CLK_c)
);
// @40:100
  OUTBUF Exp_Mxd_ID_LOAD_obuf (
	.PAD(Exp_Mxd_ID_LOAD),
	.D(N_1290)
);
// @40:101
  OUTBUF Exp_Mxd_ID_LATCH_obuf (
	.PAD(Exp_Mxd_ID_LATCH),
	.D(N_1266)
);
// @40:102
  OUTBUF Exp_Mxd_ID_CLK_obuf (
	.PAD(Exp_Mxd_ID_CLK),
	.D(N_1265)
);
// @40:105
  OUTBUF M_IO_OE_obuf (
	.PAD(M_IO_OE),
	.D(M_IO_OE_c)
);
// @40:106
  OUTBUF M_IO_LOAD_obuf (
	.PAD(M_IO_LOAD),
	.D(M_IO_LOAD_c)
);
// @40:107
  OUTBUF M_IO_LATCH_obuf (
	.PAD(M_IO_LATCH),
	.D(M_IO_LATCH_c)
);
// @40:108
  OUTBUF M_IO_CLK_obuf (
	.PAD(M_IO_CLK),
	.D(M_IO_CLK_c)
);
// @40:109
  OUTBUF M_IO_DATAOut_obuf (
	.PAD(M_IO_DATAOut),
	.D(N_1377)
);
// @40:112
  OUTBUF M_SPROM_CLK_obuf (
	.PAD(M_SPROM_CLK),
	.D(M_SPROM_CLK_c)
);
// @40:115
  TRIBUFF \CPUStatLEDDrive_obuft[0]  (
	.PAD(CPUStatLEDDrive[0]),
	.D(cpuLedDataOut_i[0]),
	.E(CPULED_1_cpustatleddrive_i)
);
// @40:115
  TRIBUFF \CPUStatLEDDrive_obuft[1]  (
	.PAD(CPUStatLEDDrive[1]),
	.D(cpuLedDataOut_i[1]),
	.E(CPULED_1_cpustatleddrive_i)
);
// @40:117
  TRIBUFF \Exp0Data_obuft[5]  (
	.PAD(Exp0Data[5]),
	.D(un1_expa_clk5),
	.E(N_865_i)
);
// @40:118
  TRIBUFF \Exp1Data_obuft[5]  (
	.PAD(Exp1Data[5]),
	.D(un1_expa_clk5_0),
	.E(N_867_i)
);
// @40:119
  TRIBUFF \Exp2Data_obuft[5]  (
	.PAD(Exp2Data[5]),
	.D(un1_expa_clk5_1),
	.E(N_869_i)
);
// @40:120
  TRIBUFF \Exp3Data_obuft[5]  (
	.PAD(Exp3Data[5]),
	.D(un1_expa_clk5_2),
	.E(N_871_i)
);
// @40:137
  OUTBUF X_Reserved0_obuf (
	.PAD(X_Reserved0),
	.D(GND)
);
// @40:138
  OUTBUF X_Reserved1_obuf (
	.PAD(X_Reserved1),
	.D(GND)
);
// @40:139
  OUTBUF Debug0_obuf (
	.PAD(Debug0),
	.D(GND)
);
// @40:140
  OUTBUF Debug1_obuf (
	.PAD(Debug1),
	.D(GND)
);
// @40:141
  OUTBUF Debug2_obuf (
	.PAD(Debug2),
	.D(GND)
);
// @40:142
  OUTBUF FPGA_Test_obuf (
	.PAD(FPGA_Test),
	.D(VCC)
);
// @40:143
  OUTBUF TestClock_obuf (
	.PAD(TestClock),
	.D(GND)
);
  CFG4 M_SPROM_DATA_iobuf_RNIL1AC4 (
	.A(M_SPROM_DATA_in),
	.B(Exp0Data_in[1]),
	.C(N_53_mux),
	.D(G_21_0_a6_0_1),
	.Y(G_21_0_0)
);
defparam M_SPROM_DATA_iobuf_RNIL1AC4.INIT=16'hECA0;
  CFG4 M_SPROM_DATA_iobuf_RNIQPJVH (
	.A(N_19),
	.B(N_9_0),
	.C(N_17),
	.D(G_21_0_0),
	.Y(SerMemInt_1_intSerialMemoryDataIn)
);
defparam M_SPROM_DATA_iobuf_RNIQPJVH.INIT=16'hFFFE;
// @40:1062
  ClockControl ClkCtrl_1 (
	.H1_CLK_IN(H1_CLK_IN),
	.SysClk_i(SysClk_i),
	.H1_CLK90_i(H1_CLK90_i),
	.H1_CLK90(H1_CLK90),
	.H1_CLK_i(H1_CLK_i),
	.H1_CLK(H1_CLK),
	.RESET_c(RESET_c),
	.DLL_RST(DLL_RST),
	.Enable_1z(Enable),
	.PowerUp_1z(PowerUp),
	.SlowEnable_1z(ExpModLED_1_SlowEnable),
	.DLL_LOCK(DLL_LOCK),
	.SysRESET_arst_i(SysRESET_arst_i),
	.SysRESET_i(SysRESET_i),
	.SysRESET_1z(ClkCtrl_1_SysRESET),
	.SysClk(SysClk),
	.RESET_arst_i(RESET_arst_i)
);
// @40:1092
  Decode Decode_1 (
	.un1_discoverIdDataOut_0_iv_0_d0(un1_discoverIdDataOut_0_iv[8]),
	.un1_discoverIdDataOut_0_iv_23(un1_discoverIdDataOut_0_iv[31]),
	.un1_discoverIdDataOut_0_iv_20(un1_discoverIdDataOut_0_iv[28]),
	.un1_discoverIdDataOut_iv_0(un1_discoverIdDataOut_iv[0]),
	.SSIDataLatch_0_3(SSITop_2_SSIDataLatch[31]),
	.SSIDataLatch_0_0(SSITop_1_SSIDataLatch[28]),
	.un1_discoverIdDataOut_0_iv_0_0(Decode_1_un1_discoverIdDataOut_0_iv_0[31]),
	.Exp3QuadDataOut_m_0(Exp3QuadDataOut_m[20]),
	.un1_discoverIdDataOut_8_0(un1_discoverIdDataOut_8[28]),
	.controlIoDataOut_0(controlIoDataOut[28]),
	.controlIoDataOut_3(controlIoDataOut[31]),
	.cpuConfigDataOut_0(cpuConfigDataOut[0]),
	.FPGAProgDOut_31(FPGAProgDOut[31]),
	.FPGAProgDOut_8(FPGAProgDOut[8]),
	.FPGAProgDOut_0(FPGAProgDOut[0]),
	.FPGAProgDOut_28(FPGAProgDOut[28]),
	.AnlgDATA_m_0_d0(AnlgDATA_m[8]),
	.MDTPosition_0_0(MDTTop_1_MDTPosition[8]),
	.DataOut_0(Analog_1_DataOut[0]),
	.AnlgDATA_m_0_0(DIO8_1_AnlgDATA_m_0[3]),
	.serialMemDataOut_0(serialMemDataOut[0]),
	.QuadDataOut_1_m2_1_0(Quad_1_QuadXface_4_QuadDataOut_1_m2[0]),
	.QuadDataOut_1_m4_1_0(Quad_1_QuadXface_4_QuadDataOut_1_m4[0]),
	.QuadDataOut_1_m2_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m2[0]),
	.QuadDataOut_1_m2_0_8(Quad_1_QuadXface_4_QuadDataOut_1_m2[8]),
	.QuadDataOut_1_m4_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m4[0]),
	.QuadDataOut_1_m4_0_8(Quad_1_QuadXface_4_QuadDataOut_1_m4[8]),
	.wdtDataOut_8(wdtDataOut[8]),
	.wdtDataOut_0(wdtDataOut[0]),
	.Exp1QuadDataOut_0(Exp1QuadDataOut[0]),
	.Exp1QuadDataOut_8(Exp1QuadDataOut[8]),
	.QuadDataOut_1_m2_0_d0(Quad_1_QuadXface_1_QuadDataOut_1_m2[0]),
	.QuadDataOut_1_m2_8(Quad_1_QuadXface_3_QuadDataOut_1_m2[8]),
	.QuadDataOut_1_m4_0_d0(Quad_1_QuadXface_1_QuadDataOut_1_m4[0]),
	.QuadDataOut_1_m4_8(Quad_1_QuadXface_3_QuadDataOut_1_m4[8]),
	.Exp0LED(ExpModLED_1_Exp0LED[2:1]),
	.expLedDataOut_1_m6_0(ExpModLED_1_expLedDataOut_1_m6[3]),
	.QuadA0DataOut_20(QuadA0DataOut[20]),
	.QuadA0DataOut_8(QuadA0DataOut[8]),
	.QuadA0DataOut_0(QuadA0DataOut[0]),
	.QuadA1DataOut_20(QuadA1DataOut[20]),
	.QuadA1DataOut_8(QuadA1DataOut[8]),
	.QuadA1DataOut_0(QuadA1DataOut[0]),
	.d8DataOut_m6_23(DIO8_1_d8DataOut_m6[31]),
	.d8DataOut_m6_0(DIO8_1_d8DataOut_m6[8]),
	.d8DataOut_m6_20(DIO8_1_d8DataOut_m6[28]),
	.MDTPosition_4(MDTTop_2_MDTPosition[4]),
	.MDTPosition_0_d0(MDTTop_2_MDTPosition[0]),
	.MDTPosition_8(MDTTop_2_MDTPosition[8]),
	.d8DataOut_0(d8DataOut[0]),
	.Exp0QuadDataOut_0(Exp0QuadDataOut[8]),
	.latencyDataOut_31(latencyDataOut[31]),
	.latencyDataOut_28(latencyDataOut[28]),
	.latencyDataOut_0(latencyDataOut[0]),
	.latencyDataOut_8(latencyDataOut[8]),
	.un1_discoverIdDataOut_4_0(un1_discoverIdDataOut_4[27]),
	.expLedDataOut_3_m2_0(ExpModLED_1_expLedDataOut_3_m2[0]),
	.discoverIdDataOut_0(discoverIdDataOut[0]),
	.discoverIdDataOut_8(discoverIdDataOut[8]),
	.ssiDataOut1_m_0_28(Decode_1_ssiDataOut1_m_0[28]),
	.ssiDataOut1_m_0_0(Decode_1_ssiDataOut1_m_0[0]),
	.SSIDataLatch_31(SSITop_1_SSIDataLatch[31]),
	.SSIDataLatch_0_d0(SSITop_1_SSIDataLatch[0]),
	.SSIDataLatch_8(SSITop_1_SSIDataLatch[8]),
	.SSIDataLatch_28(SSITop_2_SSIDataLatch[28]),
	.DataLength_0(SSITop_1_DataLength[0]),
	.TransducerSelect_0_0(SSITop_1_TransducerSelect[0]),
	.ssiDataOut0_m_0_28(Decode_1_ssiDataOut0_m_0[28]),
	.ssiDataOut0_m_0_0(Decode_1_ssiDataOut0_m_0[0]),
	.TransducerSelect_4(MDTTop_2_TransducerSelect[4]),
	.TransducerSelect_0_d0(MDTTop_2_TransducerSelect[0]),
	.mdtSimpDataOut1_m_0_d0(mdtSimpDataOut1_m[4]),
	.mdtSimpDataOut1_m_0_8(Decode_1_mdtSimpDataOut1_m_0[8]),
	.mdtSimpDataOut1_m_0_0(Decode_1_mdtSimpDataOut1_m_0[0]),
	.cpuLedDataOut_0(cpuLedDataOut[0]),
	.mdtSimpDataOut0_m_0_8(Decode_1_mdtSimpDataOut0_m_0[8]),
	.mdtSimpDataOut0_m_0_0(Decode_1_mdtSimpDataOut0_m_0[0]),
	.ExpDIO8DinRead_0(ExpDIO8DinRead[0]),
	.ExpDIO8ConfigWrite(ExpDIO8ConfigWrite[3:0]),
	.ControlID(DiscID_1_ControlID[15:9]),
	.M_FAULT_c(M_FAULT_c[1:0]),
	.Exp2Mux(Exp2Mux[1:0]),
	.Exp1Mux(Exp1Mux[1:0]),
	.Exp3Mux(Exp3Mux[1:0]),
	.ExtADDR_c(ExtADDR_c[11:2]),
	.Exp0Mux(Exp0Mux[1:0]),
	.SSISelect_0(SSISelect[0]),
	.QuadA1DataOut_m_0(QuadA1DataOut_m[20]),
	.FPGAIDRead_m(FPGAIDRead_m),
	.un164_data(un164_data),
	.un1_data_17_1z(un1_data_17),
	.un194_data(un194_data),
	.un614_data(un614_data),
	.QuadDataOut_1_sm3_1(Quad_1_QuadXface_4_QuadDataOut_1_sm3),
	.un1_data_15(un1_data_15),
	.QuadDataOut_1_sm3_0(Quad_1_QuadXface_3_QuadDataOut_1_sm3),
	.un1_data_13(un1_data_13),
	.N_221(SSITop_2_N_221),
	.un1_data_12(un1_data_12),
	.un1_expleddataout_0(un1_expleddataout_0),
	.N_226(SSITop_2_N_226),
	.un155_data(un155_data),
	.QuadDataOut_1_sm3(Quad_1_QuadXface_1_QuadDataOut_1_sm3),
	.un1_data_11(un1_data_11),
	.N_320(N_320),
	.un159_data(un159_data),
	.un5_ssidataout_i_0(SSITop_2_un5_ssidataout_i),
	.un9_data(un9_data),
	.un240_data(un240_data),
	.N_1098(N_1098),
	.un5_ssidataout_i(SSITop_1_un5_ssidataout_i),
	.un254_data(un254_data),
	.un2_ssidataout_i_0(SSITop_2_un2_ssidataout_i),
	.un177_data(un177_data),
	.un3_mdtsimpdataout_i_0(MDTTop_2_un3_mdtsimpdataout_i),
	.N_269(MDTTop_1_N_269),
	.un152_data(un152_data),
	.un10_mdtsimpdataout_i_0(MDTTop_1_un10_mdtsimpdataout_i),
	.un3_mdtsimpdataout_i(MDTTop_1_un3_mdtsimpdataout_i),
	.Exp0QuadLatch1Read(Exp0QuadLatch1Read),
	.un136_data_i(un136_data_i),
	.N_1040(N_1040),
	.Exp0QuadInputRead(Exp0QuadInputRead),
	.Exp3QuadInputRead(Exp3QuadInputRead),
	.Exp1QuadInputRead(Exp1QuadInputRead),
	.N_878_i(N_878_i),
	.Exp1QuadHomeRead(Exp1QuadHomeRead),
	.Exp0QuadHomeRead(Exp0QuadHomeRead),
	.Exp1QuadCountRead(Exp1QuadCountRead),
	.N_2208(N_2208),
	.N_2295(N_2295),
	.Exp3LEDRead(Exp3LEDRead),
	.un7_data_i_2(un7_data_i_2),
	.Exp0LED1Read(Exp0LED1Read),
	.Exp2LEDRead(Exp2LEDRead),
	.N_1964(N_1964),
	.Exp1LED1Read(Exp1LED1Read),
	.Exp2LED1Read(Exp2LED1Read),
	.N_1034(N_1034),
	.N_1941(N_1941),
	.N_1371(N_1371),
	.ExpA_CLK(ExpA_CLK),
	.un170_data(un170_data),
	.un171_data(un171_data),
	.N_1441(N_1441),
	.N_1962(N_1962),
	.QA1LEDStatusRead(QA1LEDStatusRead),
	.Axis1IOWrite(Axis1IOWrite),
	.MDT_SSIDelayWrite1(MDT_SSIDelayWrite1),
	.MDT_SSIDelayWrite0(MDT_SSIDelayWrite0),
	.N_1952(N_1952),
	.N_1544(N_1544),
	.M_AX0_MDT_INT(M_AX0_MDT_INT),
	.M_AX0_SSI_CLK(M_AX0_SSI_CLK),
	.LatencyCounterRead(LatencyCounterRead),
	.FPGAIDRead(FPGAIDRead),
	.un5_m_ax0_0_i_i(un5_m_ax0_0_i_i),
	.CPULEDRead_i_1(CPULEDRead_i_1),
	.N_1027(N_1027),
	.un7_controliodataout_i(CtrlIO_1_un7_controliodataout_i),
	.N_2248(N_2248),
	.N_2245(N_2245),
	.N_2246(N_2246),
	.un1_CPUConfigRead_1z(un1_CPUConfigRead),
	.CPUConfigRead(CPUConfigRead),
	.un7_data_i(un7_data_i),
	.un10_mdtsimpdataout_i(MDTTop_2_un10_mdtsimpdataout_i),
	.N_1078(N_1078),
	.N_1021(N_1021),
	.N_1020(N_1020),
	.N_1077(N_1077),
	.N_1126_i(N_1126_i),
	.un269_data_1z(un269_data),
	.un255_data(un255_data),
	.un2_ssidataout_i(SSITop_1_un2_ssidataout_i),
	.un78_data_0_a2_0(Decode_1_un78_data_0_a2_0),
	.N_2244(N_2244),
	.Axis0ControlOutputWrite(Axis0ControlOutputWrite),
	.N_1953(N_1953),
	.Axis0LEDConfigWrite(Axis0LEDConfigWrite),
	.N_1963(N_1963),
	.QA0LEDStatusRead(QA0LEDStatusRead),
	.N_1993(N_1993),
	.N_1939(N_1939),
	.WDTConfigRead(WDTConfigRead),
	.WDTConfigWrite(WDTConfigWrite),
	.Axis1LEDConfigWrite(Axis1LEDConfigWrite),
	.Exp0LED1Write(Exp0LED1Write),
	.Exp1LED1Write(Exp1LED1Write),
	.N_1988(N_1988),
	.Exp2LED1Write(Exp2LED1Write),
	.N_1960(N_1960),
	.Exp3LED1Write(Exp3LED1Write),
	.N_1956(N_1956),
	.SerialMemXfaceWrite(SerialMemXfaceWrite),
	.SerialMemXfaceRead(SerialMemXfaceRead),
	.N_1898(N_1898),
	.Expansion4IDRead(Expansion4IDRead),
	.N_1144(N_1144),
	.un3_latencycounterread_0_o2_0_1z(Decode_1_un3_latencycounterread_0_o2_0),
	.CS_L_c(CS_L_c),
	.N_2009(N_2009),
	.N_1959(N_1959),
	.N_1080(N_1080),
	.N_1079(N_1079),
	.N_1961(N_1961),
	.N_1923(N_1923),
	.CPULEDWrite(CPULEDWrite),
	.FPGAProgrammedRead(FPGAProgrammedRead),
	.N_2277(N_2277),
	.Axis1ControlOutputWrite(Axis1ControlOutputWrite),
	.N_1914(N_1914),
	.CPULEDRead(CPULEDRead),
	.N_1063(N_1063),
	.N_1035(N_1035),
	.N_2219(N_2219),
	.un1_exp0quadinputread_0_a2_0_1z(Decode_1_un1_exp0quadinputread_0_a2_0),
	.N_1096(N_1096),
	.N_1937(N_1937),
	.Exp3LEDWrite(Exp3LEDWrite),
	.Exp1LEDWrite(Exp1LEDWrite),
	.N_1984(N_1984),
	.Exp0LEDWrite(Exp0LEDWrite),
	.N_1957(N_1957),
	.Exp2LEDWrite(Exp2LEDWrite),
	.N_1958(N_1958),
	.N_1934(N_1934),
	.N_1945(N_1945),
	.N_1904(N_1904),
	.Axis0IOWrite(Axis0IOWrite),
	.WR_L_c(WR_L_c),
	.Axis0IORead(Axis0IORead),
	.RD_L_c(RD_L_c),
	.N_2019(N_2019),
	.N_1007(N_1007),
	.Exp3QuadCountRead(Exp3QuadCountRead),
	.N_1985(N_1985),
	.N_1909(N_1909),
	.un1_data_1_1z(un1_data_1),
	.un186_data(un186_data),
	.un1_data_6_1z(un1_data_6),
	.QA0InputRead(QA0InputRead),
	.un1_data_2_1z(un1_data_2),
	.MDT_SSIPositionRead1(MDT_SSIPositionRead1),
	.N_440_i(N_440_i),
	.un205_data(un205_data),
	.MDT_SSIStatusRead1(MDT_SSIStatusRead1),
	.un100_data_i(un100_data_i),
	.un1_data_9_1z(un1_data_9),
	.QA1InputRead(QA1InputRead),
	.un228_data(un228_data),
	.MDT_SSIPositionRead0(MDT_SSIPositionRead0),
	.MDT_SSIStatusRead0(MDT_SSIStatusRead0),
	.un474_data_1z(un474_data),
	.un112_data_i(un112_data_i),
	.Exp0LEDRead(Exp0LEDRead),
	.Exp1LEDRead(Exp1LEDRead),
	.N_1951(N_1951),
	.N_1085_i(N_1085_i),
	.N_1085(N_1085),
	.N_1086_i(N_1086_i),
	.N_1086(N_1086),
	.N_1097_i(N_1097_i),
	.N_1097(N_1097),
	.N_1087_i(N_1087_i),
	.N_1087(N_1087)
);
// @40:1260
  MDTSSIRoute MDTSSIRoute_1 (
	.M_AX1_INT_CLK_c(M_AX1_INT_CLK_c),
	.M_AX1_MDT_INT(M_AX1_MDT_INT),
	.M_AX1_SSI_CLK(M_AX1_SSI_CLK),
	.N_440_i(N_440_i)
);
// @40:1271
  MDTTopSimp MDTTop_1 (
	.un1_discoverIdDataOut_0_iv({un1_discoverIdDataOut_0_iv[30:29], N_4138, un1_discoverIdDataOut_0_iv[27:22], N_4137, un1_discoverIdDataOut_0_iv[20:9], N_4136, un1_discoverIdDataOut_0_iv[7:2]}),
	.un1_discoverIdDataOut_0_iv_0_0(Decode_1_un1_discoverIdDataOut_0_iv_0[31]),
	.un1_discoverIdDataOut_iv_0(un1_discoverIdDataOut_iv[1]),
	.SSIDataLatch_0_28(SSITop_2_SSIDataLatch[29]),
	.SSIDataLatch_0_26(SSITop_1_SSIDataLatch[27]),
	.SSIDataLatch_0_3(SSITop_2_SSIDataLatch[4]),
	.SSIDataLatch_0_14(SSITop_2_SSIDataLatch[15]),
	.SSIDataLatch_0_12(SSITop_2_SSIDataLatch[13]),
	.SSIDataLatch_0_0(SSITop_2_SSIDataLatch[1]),
	.SSIDataLatch_0_24(SSITop_2_SSIDataLatch[25]),
	.SSIDataLatch_0_16(SSITop_2_SSIDataLatch[17]),
	.SSIDataLatch_0_19(SSITop_2_SSIDataLatch[20]),
	.SSIDataLatch_0_17(SSITop_1_SSIDataLatch[18]),
	.SSIDataLatch_0_18(SSITop_2_SSIDataLatch[19]),
	.SSIDataLatch_0_15(SSITop_2_SSIDataLatch[16]),
	.SSIDataLatch_0_6(SSITop_2_SSIDataLatch[7]),
	.SSIDataLatch_0_21(SSITop_1_SSIDataLatch[22]),
	.SSIDataLatch_0_22(SSITop_1_SSIDataLatch[23]),
	.SSIDataLatch_0_5(SSITop_2_SSIDataLatch[6]),
	.SSIDataLatch_0_4(SSITop_2_SSIDataLatch[5]),
	.SSIDataLatch_0_29(SSITop_1_SSIDataLatch[30]),
	.SSIDataLatch_0_23(SSITop_1_SSIDataLatch[24]),
	.QuadA1DataOut_2_d0(QuadA1DataOut[3]),
	.QuadA1DataOut_4(QuadA1DataOut[5]),
	.QuadA1DataOut_1_d0(QuadA1DataOut[2]),
	.QuadA1DataOut_19(QuadA1DataOut[20]),
	.QuadA1DataOut_0(QuadA1DataOut[1]),
	.QuadA1DataOut_3(QuadA1DataOut[4]),
	.QuadA1DataOut_5(QuadA1DataOut[6]),
	.QuadA1DataOut_23(QuadA1DataOut[24]),
	.QuadA1DataOut_8(QuadA1DataOut[9]),
	.QuadA1DataOut_10(QuadA1DataOut[11]),
	.QuadA1DataOut_9(QuadA1DataOut[10]),
	.QuadA1DataOut_11(QuadA1DataOut[12]),
	.QuadA1DataOut_6(QuadA1DataOut[7]),
	.QuadA1DataOut_14(QuadA1DataOut[15]),
	.QuadA1DataOut_13(QuadA1DataOut[14]),
	.controlIoDataOut_3(controlIoDataOut[30]),
	.controlIoDataOut_0(controlIoDataOut[27]),
	.controlIoDataOut_2(controlIoDataOut[29]),
	.un1_discoverIdDataOut_8_0(un1_discoverIdDataOut_8[28]),
	.wdtDataOut({wdtDataOut[17:9], N_4139, wdtDataOut[7:1]}),
	.Exp1QuadDataOut_2(Exp1QuadDataOut_2[17:15]),
	.d8DataOut_m6({DIO8_1_d8DataOut_m6[30:29], N_4145, DIO8_1_d8DataOut_m6[27], N_4144, DIO8_1_d8DataOut_m6[25:22], N_4143, DIO8_1_d8DataOut_m6[20:19], N_4142, DIO8_1_d8DataOut_m6[17:9], N_4141, DIO8_1_d8DataOut_m6[7:6], N_4140, DIO8_1_d8DataOut_m6[4:1]}),
	.DataOut_3(Analog_1_DataOut[6]),
	.DataOut_9(Analog_1_DataOut[12]),
	.DataOut_0(Analog_1_DataOut[3]),
	.DataOut_8(Analog_1_DataOut[11]),
	.DataOut_7(Analog_1_DataOut[10]),
	.Exp2QuadDataOut_2_0(Exp2QuadDataOut_2[15]),
	.Exp2QuadDataOut_2_4(Exp2QuadDataOut_2[19]),
	.Exp2QuadDataOut_m_0(Exp2QuadDataOut_m[3]),
	.Exp3QuadDataOut_m_17(Exp3QuadDataOut_m[20]),
	.Exp3QuadDataOut_m_0(Exp3QuadDataOut_m[3]),
	.QuadA0DataOut_m_0(QuadA0DataOut_m[3]),
	.FPGAProgDOut({FPGAProgDOut[30:29], N_4148, FPGAProgDOut[27:22], N_4147, FPGAProgDOut[20:9], N_4146, FPGAProgDOut[7:1]}),
	.QuadA0DataOut_2_0(QuadA0DataOut_2[17]),
	.QuadA0DataOut_2_5(QuadA0DataOut_2[22]),
	.QuadA0DataOut_2_6(QuadA0DataOut_2[23]),
	.un1_discoverIdDataOut_4_0(un1_discoverIdDataOut_4[27]),
	.Exp0QuadDataOut_2_5(Exp0QuadDataOut_2[22]),
	.Exp0QuadDataOut_2_6(Exp0QuadDataOut_2[23]),
	.Exp0QuadDataOut_2_1(Exp0QuadDataOut_2[18]),
	.Exp0QuadDataOut_2_2(Exp0QuadDataOut_2[19]),
	.Exp0QuadDataOut_2_0(Exp0QuadDataOut_2[17]),
	.Exp0QuadDataOut_2_8(Exp0QuadDataOut_2[25]),
	.QuadA0DataOut_3(QuadA0DataOut[4]),
	.QuadA0DataOut_5(QuadA0DataOut[6]),
	.QuadA0DataOut_4(QuadA0DataOut[5]),
	.QuadA0DataOut_0(QuadA0DataOut[1]),
	.QuadA0DataOut_19(QuadA0DataOut[20]),
	.QuadA0DataOut_8(QuadA0DataOut[9]),
	.QuadA0DataOut_6(QuadA0DataOut[7]),
	.QuadA0DataOut_10(QuadA0DataOut[11]),
	.QuadA0DataOut_9(QuadA0DataOut[10]),
	.QuadA0DataOut_11(QuadA0DataOut[12]),
	.QuadA0DataOut_13(QuadA0DataOut[14]),
	.QuadA0DataOut_15(QuadA0DataOut[16]),
	.QuadA0DataOut_12(QuadA0DataOut[13]),
	.QuadA0DataOut_1_d0(QuadA0DataOut[2]),
	.Exp0QuadDataOut_19(Exp0QuadDataOut[20]),
	.Exp0QuadDataOut_3(Exp0QuadDataOut[4]),
	.Exp0QuadDataOut_5(Exp0QuadDataOut[6]),
	.Exp0QuadDataOut_4(Exp0QuadDataOut[5]),
	.Exp0QuadDataOut_0(Exp0QuadDataOut[1]),
	.Exp0QuadDataOut_2_d0(Exp0QuadDataOut[3]),
	.Exp0QuadDataOut_11(Exp0QuadDataOut[12]),
	.latencyDataOut({latencyDataOut[30:29], N_4151, latencyDataOut[27:22], N_4150, latencyDataOut[20:9], N_4149, latencyDataOut[7:1]}),
	.Exp3QuadDataOut_19(Exp3QuadDataOut[20]),
	.Exp3QuadDataOut_1_d0(Exp3QuadDataOut[2]),
	.Exp3QuadDataOut_3(Exp3QuadDataOut[4]),
	.Exp3QuadDataOut_18(Exp3QuadDataOut[19]),
	.Exp3QuadDataOut_4(Exp3QuadDataOut[5]),
	.Exp3QuadDataOut_0(Exp3QuadDataOut[1]),
	.Exp3QuadDataOut_17(Exp3QuadDataOut[18]),
	.DataOut0_3(Analog_1_DataBuf_1_DataOut0[4]),
	.DataOut0_1(Analog_1_DataBuf_1_DataOut0[2]),
	.DataOut0_8(Analog_1_DataBuf_1_DataOut0[9]),
	.DataOut0_12(Analog_1_DataBuf_1_DataOut0[13]),
	.DataOut0_6(Analog_1_DataBuf_1_DataOut0[7]),
	.DataOut0_4(Analog_1_DataBuf_1_DataOut0[5]),
	.DataOut0_0(Analog_1_DataBuf_1_DataOut0[1]),
	.DataOut0_13(Analog_1_DataBuf_1_DataOut0[14]),
	.DataOut0_14(Analog_1_DataBuf_1_DataOut0[15]),
	.DataOut1_3(Analog_1_DataBuf_1_DataOut1[4]),
	.DataOut1_1(Analog_1_DataBuf_1_DataOut1[2]),
	.DataOut1_8(Analog_1_DataBuf_1_DataOut1[9]),
	.DataOut1_12(Analog_1_DataBuf_1_DataOut1[13]),
	.DataOut1_6(Analog_1_DataBuf_1_DataOut1[7]),
	.DataOut1_4(Analog_1_DataBuf_1_DataOut1[5]),
	.DataOut1_0(Analog_1_DataBuf_1_DataOut1[1]),
	.DataOut1_13(Analog_1_DataBuf_1_DataOut1[14]),
	.DataOut1_14(Analog_1_DataBuf_1_DataOut1[15]),
	.AnlgDATA_m_0_0(DIO8_1_AnlgDATA_m_0[3]),
	.QuadDataOut_1_m2_1({Quad_1_QuadXface_3_QuadDataOut_1_m2[14:13], Quad_1_QuadXface_4_QuadDataOut_1_m2[12:9], N_4152, Quad_1_QuadXface_3_QuadDataOut_1_m2[7], Quad_1_QuadXface_4_QuadDataOut_1_m2[6]}),
	.QuadDataOut_1_m4_1({Quad_1_QuadXface_3_QuadDataOut_1_m4[14:13], Quad_1_QuadXface_4_QuadDataOut_1_m4[12:9], N_4153, Quad_1_QuadXface_3_QuadDataOut_1_m4[7], Quad_1_QuadXface_4_QuadDataOut_1_m4[6]}),
	.QuadDataOut_1_m2_2_6(Quad_1_QuadXface_4_QuadDataOut_1_m2[13]),
	.QuadDataOut_1_m2_2_7(Quad_1_QuadXface_4_QuadDataOut_1_m2[14]),
	.QuadDataOut_1_m2_2_0(Quad_1_QuadXface_4_QuadDataOut_1_m2[7]),
	.QuadDataOut_1_m4_2_6(Quad_1_QuadXface_4_QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_2_7(Quad_1_QuadXface_4_QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_2_0(Quad_1_QuadXface_4_QuadDataOut_1_m4[7]),
	.Exp3QuadDataOut_1_0(Exp3QuadDataOut_1[15]),
	.Exp1QuadDataOut_0(Exp1QuadDataOut[1]),
	.Exp1QuadDataOut_1_d0(Exp1QuadDataOut[2]),
	.Exp1QuadDataOut_3(Exp1QuadDataOut[4]),
	.Exp1QuadDataOut_4(Exp1QuadDataOut[5]),
	.Exp1QuadDataOut_8(Exp1QuadDataOut[9]),
	.Exp1QuadDataOut_10(Exp1QuadDataOut[11]),
	.Exp1QuadDataOut_9(Exp1QuadDataOut[10]),
	.Exp2QuadDataOut_19(Exp2QuadDataOut[20]),
	.Exp2QuadDataOut_3(Exp2QuadDataOut[4]),
	.Exp2QuadDataOut_4(Exp2QuadDataOut[5]),
	.Exp2QuadDataOut_15(Exp2QuadDataOut[16]),
	.Exp2QuadDataOut_0(Exp2QuadDataOut[1]),
	.Exp2QuadDataOut_17(Exp2QuadDataOut[18]),
	.QuadDataOut_1_m3_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m3[2]),
	.QuadDataOut_1_m4_0_12(Quad_1_QuadXface_2_QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_0_5(Quad_1_QuadXface_2_QuadDataOut_1_m4[7]),
	.QuadDataOut_1_m4_0_11(Quad_1_QuadXface_2_QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_0_4(Quad_1_QuadXface_3_QuadDataOut_1_m4[6]),
	.QuadDataOut_1_m4_0_8(Quad_1_QuadXface_3_QuadDataOut_1_m4[10]),
	.QuadDataOut_1_m4_0_10(Quad_1_QuadXface_3_QuadDataOut_1_m4[12]),
	.QuadDataOut_1_m4_0_9(Quad_1_QuadXface_3_QuadDataOut_1_m4[11]),
	.QuadDataOut_1_m4_0_7(Quad_1_QuadXface_3_QuadDataOut_1_m4[9]),
	.QuadDataOut_1_m4_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m4[2]),
	.QuadDataOut_1_m2_0({Quad_1_QuadXface_2_QuadDataOut_1_m2[14:13], Quad_1_QuadXface_3_QuadDataOut_1_m2[12:9], N_4154, Quad_1_QuadXface_2_QuadDataOut_1_m2[7], Quad_1_QuadXface_3_QuadDataOut_1_m2[6]}),
	.Exp2QuadDataOut_1_0(Exp2QuadDataOut_1[15]),
	.Exp1QuadDataOut_m_18(Exp1QuadDataOut_m[21]),
	.Exp1QuadDataOut_m_0(Exp1QuadDataOut_m[3]),
	.QuadA1DataOut_2_4(QuadA1DataOut_2[17]),
	.QuadA1DataOut_2_5(QuadA1DataOut_2[18]),
	.QuadA1DataOut_2_0(QuadA1DataOut_2[13]),
	.QuadA1DataOut_2_12(QuadA1DataOut_2[25]),
	.QuadA1DataOut_2_3(QuadA1DataOut_2[16]),
	.Exp0QuadDataOut_m_0(Exp0QuadDataOut_m[21]),
	.Exp1QuadDataOut_1_0(Exp1QuadDataOut_1[15]),
	.Exp0QuadDataOut_1_0(Exp0QuadDataOut_1[15]),
	.Exp0LED_0(ExpModLED_1_Exp0LED[0]),
	.expLedDataOut_1_m6_0(ExpModLED_1_expLedDataOut_1_m6[2]),
	.QuadDataOut_1_m2({Quad_1_QuadXface_2_QuadDataOut_1_m2[15], Quad_1_QuadXface_1_QuadDataOut_1_m2[14:13], Quad_1_QuadXface_2_QuadDataOut_1_m2[12], Quad_1_QuadXface_1_QuadDataOut_1_m2[11:9], N_4155, Quad_1_QuadXface_1_QuadDataOut_1_m2[7], Quad_1_QuadXface_2_QuadDataOut_1_m2[6]}),
	.QuadDataOut_1_m4_12(Quad_1_QuadXface_1_QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_5(Quad_1_QuadXface_1_QuadDataOut_1_m4[7]),
	.QuadDataOut_1_m4_8(Quad_1_QuadXface_1_QuadDataOut_1_m4[10]),
	.QuadDataOut_1_m4_9(Quad_1_QuadXface_1_QuadDataOut_1_m4[11]),
	.QuadDataOut_1_m4_11(Quad_1_QuadXface_1_QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_7(Quad_1_QuadXface_1_QuadDataOut_1_m4[9]),
	.QuadDataOut_1_m4_0_d0(Quad_1_QuadXface_1_QuadDataOut_1_m4[2]),
	.QuadDataOut_1_m4_4(Quad_1_QuadXface_2_QuadDataOut_1_m4[6]),
	.QuadDataOut_1_m4_10(Quad_1_QuadXface_2_QuadDataOut_1_m4[12]),
	.QuadDataOut_1_m3_13(Quad_1_QuadXface_6_QuadDataOut_1_m3[15]),
	.QuadDataOut_1_m3_0_d0(Quad_1_QuadXface_1_QuadDataOut_1_m3[2]),
	.QuadA0DataOut_1_0(QuadA0DataOut_1[15]),
	.QuadA1DataOut_1_2(QuadA1DataOut_1[15]),
	.QuadA1DataOut_1_0(QuadA1DataOut_1[13]),
	.cpuLedDataOut_0(cpuLedDataOut[1]),
	.SSIDataLatch({SSITop_2_SSIDataLatch[30], SSITop_1_SSIDataLatch[29], N_4161, SSITop_2_SSIDataLatch[27:26], SSITop_1_SSIDataLatch[25], SSITop_2_SSIDataLatch[24:22], N_4160, SSITop_1_SSIDataLatch[20:19], SSITop_2_SSIDataLatch[18], SSITop_1_SSIDataLatch[17:10], N_4159, N_4158, SSITop_1_SSIDataLatch[7:4], N_4157, N_4156, SSITop_1_SSIDataLatch[1]}),
	.discoverIdDataOut({discoverIdDataOut[16:9], N_4162, discoverIdDataOut[7:1]}),
	.MDTPosition_0({MDTTop_2_MDTPosition[19:9], N_4163, MDTTop_2_MDTPosition[7:5]}),
	.mdtSimpDataOut1_m_0_d0(mdtSimpDataOut1_m[4]),
	.expLedDataOut_0(expLedDataOut[1]),
	.TransducerSelect_1_3(SSITop_2_TransducerSelect[4]),
	.TransducerSelect_1_0(SSITop_2_TransducerSelect[1]),
	.DataLength_0_0(SSITop_2_DataLength[5]),
	.ClockRate_0_0(SSITop_2_ClockRate[1]),
	.ssiDataOut1_m_0_28(Decode_1_ssiDataOut1_m_0[28]),
	.ssiDataOut1_m_0_5(MDTTop_1_ssiDataOut1_m_0[5]),
	.ssiDataOut1_m_0_0(Decode_1_ssiDataOut1_m_0[0]),
	.serialMemDataOut_0(serialMemDataOut[1]),
	.serialMemDataOut_23(serialMemDataOut[24]),
	.serialMemDataOut_17(serialMemDataOut[18]),
	.serialMemDataOut_2(serialMemDataOut[3]),
	.serialMemDataOut_6(serialMemDataOut[7]),
	.serialMemDataOut_14(serialMemDataOut[15]),
	.serialMemDataOut_1(serialMemDataOut[2]),
	.serialMemDataOut_13(serialMemDataOut[14]),
	.serialMemDataOut_15(serialMemDataOut[16]),
	.serialMemDataOut_12(serialMemDataOut[13]),
	.serialMemDataOut_19(serialMemDataOut[20]),
	.serialMemDataOut_21(serialMemDataOut[22]),
	.serialMemDataOut_22(serialMemDataOut[23]),
	.serialMemDataOut_5(serialMemDataOut[6]),
	.serialMemDataOut_18(serialMemDataOut[19]),
	.serialMemDataOut_16(serialMemDataOut[17]),
	.serialMemDataOut_3(serialMemDataOut[4]),
	.serialMemDataOut_4(serialMemDataOut[5]),
	.d8DataOut_0(d8DataOut[5]),
	.QuadA1DataOut_m_0(QuadA1DataOut_m[20]),
	.D8InputReg0({DIO8_1_D8InputReg0[7:6], N_4164, DIO8_1_D8InputReg0[4:1]}),
	.ExpDIO8DinRead_0(ExpDIO8DinRead[0]),
	.DataLength(SSITop_1_DataLength[5:2]),
	.ClockRate(SSITop_1_ClockRate[1:0]),
	.TransducerSelect_0_4(MDTTop_2_TransducerSelect[5]),
	.TransducerSelect_0_5(MDTTop_2_TransducerSelect[6]),
	.TransducerSelect_0_3(SSITop_1_TransducerSelect[4]),
	.TransducerSelect_0_0(SSITop_1_TransducerSelect[1]),
	.ssiDataOut0_m_0_5(MDTTop_1_ssiDataOut0_m_0[5]),
	.ssiDataOut0_m_0_28(Decode_1_ssiDataOut0_m_0[28]),
	.ssiDataOut0_m_0_0(Decode_1_ssiDataOut0_m_0[0]),
	.d8DataOut_m2_8(DIO8_1_d8DataOut_m2[26]),
	.d8DataOut_m2_0(DIO8_1_d8DataOut_m2[18]),
	.d8DataOut_m5_8(DIO8_1_d8DataOut_m5[26]),
	.d8DataOut_m5_0(DIO8_1_d8DataOut_m5[18]),
	.LoopTime(LoopTime[2:0]),
	.mdtSimpDataOut1_m_0_0(Decode_1_mdtSimpDataOut1_m_0[0]),
	.mdtSimpDataOut1_m_0_8(Decode_1_mdtSimpDataOut1_m_0[8]),
	.mdtSimpDataOut0_m_0_0(Decode_1_mdtSimpDataOut0_m_0[0]),
	.mdtSimpDataOut0_m_0_8(Decode_1_mdtSimpDataOut0_m_0[8]),
	.ExtADDR_c_7(ExtADDR_c[10]),
	.ExtADDR_c_1(ExtADDR_c[4]),
	.ExtADDR_c_0(ExtADDR_c[3]),
	.ControlID(DiscID_1_ControlID[10:9]),
	.SSISelect_0(SSISelect[0]),
	.AnlgDATA_m_0_d0(AnlgDATA_m[15]),
	.MDTPosition_0_d0(MDTTop_1_MDTPosition[8]),
	.DATA_in(DATA_in[6:0]),
	.SSI_Data_i_0(SSI_Data_i[0]),
	.SSI_Data_0(SSI_Data[0]),
	.un425_data(un425_data),
	.un1_data_17(un1_data_17),
	.BankSelect(Analog_1_DataBuf_1_BankSelect),
	.QuadDataOut_1_17_3(Quad_1_QuadXface_4_QuadDataOut_1_17),
	.QuadDataOut_1_13_0(Quad_1_QuadXface_4_QuadDataOut_1_13),
	.N_1527_i(N_1527_i),
	.un18_anlgdata_0_o2(un18_anlgdata_0_o2),
	.QuadDataOut_1_21(Quad_1_QuadXface_4_QuadDataOut_1_21),
	.QuadDataOut_1_1_1(Quad_1_QuadXface_4_QuadDataOut_1_1),
	.QuadDataOut_1_5_2(Quad_1_QuadXface_4_QuadDataOut_1_5),
	.QuadDataOut_1_2_4(Quad_1_QuadXface_4_QuadDataOut_1_2),
	.QuadDataOut_1_9_2(Quad_1_QuadXface_4_QuadDataOut_1_9),
	.QuadDataOut_1_sm3_3(Quad_1_QuadXface_4_QuadDataOut_1_sm3),
	.N_222(N_222),
	.un614_data(un614_data),
	.N_878_i(N_878_i),
	.un136_data_i(un136_data_i),
	.DLL_LOCK(DLL_LOCK),
	.QuadDataOut_1_1_0(Quad_1_QuadXface_3_QuadDataOut_1_1),
	.QuadDataOut_1_5_1(Quad_1_QuadXface_3_QuadDataOut_1_5),
	.QuadDataOut_1_9_1(Quad_1_QuadXface_3_QuadDataOut_1_9),
	.QuadDataOut_1_2_3(Quad_1_QuadXface_3_QuadDataOut_1_2),
	.QuadDataOut_1_17_2(Quad_1_QuadXface_3_QuadDataOut_1_17),
	.QuadDataOut_1_sm3_2(Quad_1_QuadXface_3_QuadDataOut_1_sm3),
	.N_2197(N_2197),
	.QuadDataOut_1_1(Quad_1_QuadXface_2_QuadDataOut_1_1),
	.QuadDataOut_1_29(Quad_1_QuadXface_2_QuadDataOut_1_29),
	.QuadDataOut_1_5_0(Quad_1_QuadXface_1_QuadDataOut_1_5),
	.QuadDataOut_1_33(Quad_1_QuadXface_2_QuadDataOut_1_33),
	.QuadDataOut_1_25(Quad_1_QuadXface_1_QuadDataOut_1_25),
	.QuadDataOut_1_5(Quad_1_QuadXface_2_QuadDataOut_1_5),
	.QuadDataOut_1_9_0(Quad_1_QuadXface_2_QuadDataOut_1_9),
	.QuadDataOut_1_2_2(Quad_1_QuadXface_2_QuadDataOut_1_2),
	.QuadDataOut_1_13(Quad_1_QuadXface_2_QuadDataOut_1_13),
	.QuadDataOut_1_2_0(Quad_1_QuadXface_1_QuadDataOut_1_2),
	.QuadDataOut_1_17_1(Quad_1_QuadXface_1_QuadDataOut_1_17),
	.un1_expleddataout_0(un1_expleddataout_0),
	.N_235(SSITop_1_N_235),
	.QuadDataOut_1_41(Quad_1_QuadXface_5_QuadDataOut_1_41),
	.QuadDataOut_1_45(Quad_1_QuadXface_5_QuadDataOut_1_45),
	.N_1953(N_1953),
	.QuadDataOut_1_61(Quad_1_QuadXface_5_QuadDataOut_1_61),
	.QuadDataOut_1_17_0(Quad_1_QuadXface_5_QuadDataOut_1_17),
	.QuadDataOut_1_2(Quad_1_QuadXface_5_QuadDataOut_1_2),
	.QuadDataOut_1_73_0(Quad_1_QuadXface_5_QuadDataOut_1_73),
	.QuadDataOut_1_2_1(Quad_1_QuadXface_2_QuadDataOut_1_2_1),
	.QuadDataOut_1_sm3_1(Quad_1_QuadXface_2_QuadDataOut_1_sm3),
	.un474_data(un474_data),
	.un152_data(un152_data),
	.N_223_0(SSITop_2_N_223),
	.N_230(SSITop_2_N_230),
	.N_228(SSITop_2_N_228),
	.N_229(SSITop_2_N_229),
	.N_224_0(SSITop_2_N_224),
	.N_227_0(SSITop_2_N_227),
	.QuadDataOut_1_17(Quad_1_QuadXface_6_QuadDataOut_1_17),
	.QuadDataOut_1_9(Quad_1_QuadXface_6_QuadDataOut_1_9),
	.QuadDataOut_1_10(Quad_1_QuadXface_6_QuadDataOut_1_10),
	.QuadDataOut_1_73(Quad_1_QuadXface_6_QuadDataOut_1_73),
	.QuadDataOut_1_sm3_0(Quad_1_QuadXface_1_QuadDataOut_1_sm3),
	.DataValid_2(SSITop_2_DataValid),
	.NoXducer_1(SSITop_2_NoXducer),
	.N_270_0(MDTTop_2_N_270),
	.N_223(SSITop_1_N_223),
	.un159_data(un159_data),
	.N_224(SSITop_1_N_224),
	.N_227(SSITop_1_N_227),
	.DataValid_1_1z(SSITop_1_DataValid),
	.N_239(N_239),
	.un170_data(un170_data),
	.N_271(MDTTop_2_N_271),
	.un1_CPUConfigRead(un1_CPUConfigRead),
	.un1_data_6(un1_data_6),
	.N_272(MDTTop_2_N_272),
	.DataValid_0_1z(MDTTop_2_DataValid),
	.NoXducer_0(MDTTop_2_NoXducer),
	.un1_data_2(un1_data_2),
	.un1_data_1(un1_data_1),
	.CounterOverFlow_0(MDTTop_2_CounterOverFlow),
	.un3_mdtsimpdataout_i_0(MDTTop_2_un3_mdtsimpdataout_i),
	.un10_mdtsimpdataout_i_0(MDTTop_2_un10_mdtsimpdataout_i),
	.N_440_i(N_440_i),
	.un205_data(un205_data),
	.un185_data(un185_data),
	.N_1958(N_1958),
	.CPULEDRead_i_1(CPULEDRead_i_1),
	.N_1144(N_1144),
	.un177_data(un177_data),
	.N_1544(N_1544),
	.N_1502(N_1502),
	.N_1040(N_1040),
	.N_1904(N_1904),
	.MDT_SSIConfigWrite0(MDT_SSIConfigWrite0),
	.un155_data(un155_data),
	.un164_data(un164_data),
	.N_1898(N_1898),
	.N_1027(N_1027),
	.un10_mdtsimpdataout_i(MDTTop_1_un10_mdtsimpdataout_i),
	.N_269(MDTTop_1_N_269),
	.un9_data_1z(un9_data),
	.QuadDataOut_1_sm3(Quad_1_QuadXface_6_QuadDataOut_1_sm3),
	.un1_data_9(un1_data_9),
	.Exp2LEDRead(Exp2LEDRead),
	.Exp3LEDRead(Exp3LEDRead),
	.N_320(N_320),
	.N_1541(N_1541),
	.un1_data_13_1z(un1_data_13),
	.FPGAIDRead(FPGAIDRead),
	.un7_data_i(un7_data_i),
	.Expansion4IDRead(Expansion4IDRead),
	.un3_mdtsimpdataout_i(MDTTop_1_un3_mdtsimpdataout_i),
	.FPGAProgrammedRead(FPGAProgrammedRead),
	.un156_data(un156_data),
	.WDTConfigRead(WDTConfigRead),
	.SysRESET(ClkCtrl_1_SysRESET),
	.N_1096(N_1096),
	.Axis0LEDConfigWrite(Axis0LEDConfigWrite),
	.MDT_SSIPositionRead1(MDT_SSIPositionRead1),
	.un1_data_11_1z(un1_data_11),
	.N_1098(N_1098),
	.un100_data_i(un100_data_i),
	.un2_ssidataout_i_0(SSITop_1_un2_ssidataout_i),
	.MDT_SSIStatusRead0(MDT_SSIStatusRead0),
	.un228_data(un228_data),
	.un269_data(un269_data),
	.un254_data_1z(un254_data),
	.un2_ssidataout_i(SSITop_2_un2_ssidataout_i),
	.un1_data_12_1z(un1_data_12),
	.N_1951(N_1951),
	.Exp1LEDRead(Exp1LEDRead),
	.Exp0LEDRead(Exp0LEDRead),
	.un112_data_i(un112_data_i),
	.FPGAIDRead_m(FPGAIDRead_m),
	.un1_data_15_1z(un1_data_15),
	.H1_CLK_i(H1_CLK_i),
	.H1_CLK90(H1_CLK90),
	.M_AX0_RET_DATA_c(M_AX0_RET_DATA_c),
	.H1_CLK90_i(H1_CLK90_i),
	.SynchedTick60(SynchedTick60),
	.MDT_SSIPositionRead0(MDT_SSIPositionRead0),
	.M_AX0_MDT_INT(M_AX0_MDT_INT),
	.H1_CLK(H1_CLK),
	.SysRESET_i(SysRESET_i),
	.H1_CLKWR_c(H1_CLKWR_c)
);
// @40:1289
  MDTTopSimp_1 MDTTop_2 (
	.MDTPosition({MDTTop_2_MDTPosition[19:4], N_4167, N_4166, N_4165, MDTTop_2_MDTPosition[0]}),
	.DATA_in(DATA_in[6:0]),
	.TransducerSelect_0(MDTTop_2_TransducerSelect[0]),
	.TransducerSelect_4(MDTTop_2_TransducerSelect[4]),
	.TransducerSelect_5(MDTTop_2_TransducerSelect[5]),
	.TransducerSelect_6(MDTTop_2_TransducerSelect[6]),
	.SSI_Data_i_0(SSI_Data_i[1]),
	.SSI_Data_0(SSI_Data[1]),
	.MDT_SSIConfigWrite1(MDT_SSIConfigWrite1),
	.N_271(MDTTop_2_N_271),
	.N_272(MDTTop_2_N_272),
	.N_270(MDTTop_2_N_270),
	.un240_data_1z(un240_data),
	.un255_data_1z(un255_data),
	.MDT_SSIPositionRead0(MDT_SSIPositionRead0),
	.MDT_SSIStatusRead0(MDT_SSIStatusRead0),
	.un3_mdtsimpdataout_i(MDTTop_2_un3_mdtsimpdataout_i),
	.un228_data_1z(un228_data),
	.un205_data(un205_data),
	.N_440_i(N_440_i),
	.MDT_SSIStatusRead1(MDT_SSIStatusRead1),
	.N_1096(N_1096),
	.Axis1LEDConfigWrite(Axis1LEDConfigWrite),
	.H1_CLK_i(H1_CLK_i),
	.H1_CLK90(H1_CLK90),
	.M_AX1_RET_DATA_c(M_AX1_RET_DATA_c),
	.H1_CLK90_i(H1_CLK90_i),
	.DataValid_1z(MDTTop_2_DataValid),
	.SynchedTick60(SynchedTick60),
	.NoXducer_1z(MDTTop_2_NoXducer),
	.CounterOverFlow_1z(MDTTop_2_CounterOverFlow),
	.MDT_SSIPositionRead1(MDT_SSIPositionRead1),
	.M_AX1_MDT_INT(M_AX1_MDT_INT),
	.SysRESET(ClkCtrl_1_SysRESET),
	.H1_CLK(H1_CLK),
	.SysRESET_i(SysRESET_i),
	.H1_CLKWR_c(H1_CLKWR_c)
);
// @40:1307
  SSITop SSITop_1 (
	.AnlgDATA_m_0_d0(AnlgDATA_m[8]),
	.DataOut0_0(Analog_1_DataBuf_1_DataOut0[8]),
	.DataOut1_0(Analog_1_DataBuf_1_DataOut1[8]),
	.AnlgDATA_m_0_0(DIO8_1_AnlgDATA_m_0[3]),
	.Exp1QuadDataOut_m_0(Exp1QuadDataOut_m[3]),
	.QuadDataOut_1_m2_0(Quad_1_QuadXface_2_QuadDataOut_1_m2[3]),
	.QuadDataOut_1_m4_0(Quad_1_QuadXface_2_QuadDataOut_1_m4[3]),
	.SSISelect_0(SSISelect[0]),
	.SSIDataLatch({SSITop_1_SSIDataLatch[31:27], N_4171, SSITop_1_SSIDataLatch[25:10], N_4170, SSITop_1_SSIDataLatch[8:4], N_4169, N_4168, SSITop_1_SSIDataLatch[1:0]}),
	.DataLength({SSITop_1_DataLength[5:2], N_4172, SSITop_1_DataLength[0]}),
	.TransducerSelect_4(SSITop_1_TransducerSelect[4]),
	.TransducerSelect_1(SSITop_1_TransducerSelect[1]),
	.TransducerSelect_0(SSITop_1_TransducerSelect[0]),
	.ClockRate(SSITop_1_ClockRate[1:0]),
	.DATA_in(DATA_in[21:0]),
	.SSI_Data_0(SSI_Data[0]),
	.SSI_Data_i_0(SSI_Data_i[0]),
	.BankSelect(Analog_1_DataBuf_1_BankSelect),
	.QuadDataOut_1_sm3(Quad_1_QuadXface_2_QuadDataOut_1_sm3),
	.un1_data_12(un1_data_12),
	.un155_data_1z(un155_data),
	.WDTConfigRead(WDTConfigRead),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.N_224(SSITop_1_N_224),
	.N_223(SSITop_1_N_223),
	.N_227(SSITop_1_N_227),
	.N_1541(N_1541),
	.un5_ssidataout_i(SSITop_1_un5_ssidataout_i),
	.MDT_SSIStatusRead0(MDT_SSIStatusRead0),
	.un156_data_1z(un156_data),
	.un152_data_1z(un152_data),
	.CPULEDRead(CPULEDRead),
	.CPUConfigRead(CPUConfigRead),
	.un7_data_i(un7_data_i),
	.Expansion4IDRead(Expansion4IDRead),
	.N_235(SSITop_1_N_235),
	.un2_ssidataout_i(SSITop_1_un2_ssidataout_i),
	.un425_data(un425_data),
	.N_1098(N_1098),
	.un100_data_i(un100_data_i),
	.Exp0LEDRead(Exp0LEDRead),
	.MDT_SSIConfigWrite0(MDT_SSIConfigWrite0),
	.N_4074_i(N_4074_i),
	.MDT_SSIDelayWrite0(MDT_SSIDelayWrite0),
	.Enable(Enable),
	.M_AX0_SSI_CLK(M_AX0_SSI_CLK),
	.DataValid_1z(SSITop_1_DataValid),
	.MDT_SSIPositionRead0(MDT_SSIPositionRead0),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.SysClk(SysClk)
);
// @40:1325
  SSITop_1 SSITop_2 (
	.QuadA0DataOut_m_0(QuadA0DataOut_m[3]),
	.QuadDataOut_1_m3_0(Quad_1_QuadXface_5_QuadDataOut_1_m3[3]),
	.QuadDataOut_1_m4_0(Quad_1_QuadXface_5_QuadDataOut_1_m4[3]),
	.SSISelect_0(SSISelect[0]),
	.SSIDataLatch_0(SSITop_2_SSIDataLatch[1]),
	.SSIDataLatch_15(SSITop_2_SSIDataLatch[16]),
	.SSIDataLatch_14(SSITop_2_SSIDataLatch[15]),
	.SSIDataLatch_12(SSITop_2_SSIDataLatch[13]),
	.SSIDataLatch_6(SSITop_2_SSIDataLatch[7]),
	.SSIDataLatch_5(SSITop_2_SSIDataLatch[6]),
	.SSIDataLatch_4(SSITop_2_SSIDataLatch[5]),
	.SSIDataLatch_3(SSITop_2_SSIDataLatch[4]),
	.SSIDataLatch_30(SSITop_2_SSIDataLatch[31]),
	.SSIDataLatch_29(SSITop_2_SSIDataLatch[30]),
	.SSIDataLatch_28(SSITop_2_SSIDataLatch[29]),
	.SSIDataLatch_27(SSITop_2_SSIDataLatch[28]),
	.SSIDataLatch_26(SSITop_2_SSIDataLatch[27]),
	.SSIDataLatch_25(SSITop_2_SSIDataLatch[26]),
	.SSIDataLatch_24(SSITop_2_SSIDataLatch[25]),
	.SSIDataLatch_23(SSITop_2_SSIDataLatch[24]),
	.SSIDataLatch_22(SSITop_2_SSIDataLatch[23]),
	.SSIDataLatch_21(SSITop_2_SSIDataLatch[22]),
	.SSIDataLatch_20(SSITop_2_SSIDataLatch[21]),
	.SSIDataLatch_19(SSITop_2_SSIDataLatch[20]),
	.SSIDataLatch_18(SSITop_2_SSIDataLatch[19]),
	.SSIDataLatch_17(SSITop_2_SSIDataLatch[18]),
	.SSIDataLatch_16(SSITop_2_SSIDataLatch[17]),
	.DataLength_0(SSITop_2_DataLength[5]),
	.TransducerSelect_3(SSITop_2_TransducerSelect[4]),
	.TransducerSelect_0(SSITop_2_TransducerSelect[1]),
	.ClockRate_0(SSITop_2_ClockRate[1]),
	.DATA_in(DATA_in[21:0]),
	.SSI_Data_0(SSI_Data[1]),
	.SSI_Data_i_0(SSI_Data_i[1]),
	.QuadDataOut_1_sm3(Quad_1_QuadXface_5_QuadDataOut_1_sm3),
	.un1_data_6(un1_data_6),
	.un185_data_1z(un185_data),
	.un164_data_1z(un164_data),
	.SerialMemXfaceRead(SerialMemXfaceRead),
	.un159_data_1z(un159_data),
	.FPGAProgrammedRead(FPGAProgrammedRead),
	.WDTConfigRead(WDTConfigRead),
	.un156_data(un156_data),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.N_440_i(N_440_i),
	.N_227(SSITop_2_N_227),
	.N_221(SSITop_2_N_221),
	.N_223(SSITop_2_N_223),
	.N_224(SSITop_2_N_224),
	.N_226(SSITop_2_N_226),
	.N_229(SSITop_2_N_229),
	.N_222(N_222),
	.N_230(SSITop_2_N_230),
	.N_228(SSITop_2_N_228),
	.un10_mdtsimpdataout_i(MDTTop_1_un10_mdtsimpdataout_i),
	.NoXducer_1z(SSITop_2_NoXducer),
	.un2_ssidataout_i(SSITop_2_un2_ssidataout_i),
	.un5_ssidataout_i(SSITop_2_un5_ssidataout_i),
	.MDT_SSIStatusRead1(MDT_SSIStatusRead1),
	.un205_data_1z(un205_data),
	.un194_data_1z(un194_data),
	.MDT_SSIPositionRead0(MDT_SSIPositionRead0),
	.MDT_SSIStatusRead0(MDT_SSIStatusRead0),
	.un177_data_1z(un177_data),
	.un186_data_1z(un186_data),
	.LatencyCounterRead(LatencyCounterRead),
	.un171_data_1z(un171_data),
	.N_1441(N_1441),
	.MDT_SSIConfigWrite1(MDT_SSIConfigWrite1),
	.N_4074_i(N_4074_i),
	.MDT_SSIDelayWrite1(MDT_SSIDelayWrite1),
	.Enable(Enable),
	.M_AX1_SSI_CLK(M_AX1_SSI_CLK),
	.DataValid_1z(SSITop_2_DataValid),
	.MDT_SSIPositionRead1(MDT_SSIPositionRead1),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.SysClk(SysClk)
);
// @40:1343
  ControlIO CtrlIO_1 (
	.controlIoDataOut(controlIoDataOut[31:27]),
	.ControlID(DiscID_1_ControlID[10:9]),
	.ExtADDR_c(ExtADDR_c[4:2]),
	.M_ENABLE_c(M_ENABLE_c[1:0]),
	.QA1AxisFault(QA1AxisFault[2:0]),
	.DATA_in_29(DATA_in[29]),
	.DATA_in_30(DATA_in[30]),
	.DATA_in_31(DATA_in[31]),
	.DATA_in_27(DATA_in[27]),
	.DATA_in_28(DATA_in[28]),
	.DATA_in_0(DATA_in[0]),
	.QA0AxisFault(QA0AxisFault[2:0]),
	.N_1377(N_1377),
	.N_1035(N_1035),
	.N_1027(N_1027),
	.N_1898(N_1898),
	.PowerUp(PowerUp),
	.Enable(Enable),
	.N_2295(N_2295),
	.RD_L_c(RD_L_c),
	.N_1939(N_1939),
	.un7_controliodataout_i(CtrlIO_1_un7_controliodataout_i),
	.Axis0IORead(Axis0IORead),
	.N_1937(N_1937),
	.N_1904(N_1904),
	.Axis1IOWrite(Axis1IOWrite),
	.M_IO_DATAIn_c(M_IO_DATAIn_c),
	.Axis0IOWrite(Axis0IOWrite),
	.N_4074_i(N_4074_i),
	.M_IO_LOAD_c(M_IO_LOAD_c),
	.un2_enable(CtrlIO_1_StateMachine_un2_enable),
	.M_IO_LATCH_c(M_IO_LATCH_c),
	.M_IO_CLK_c(M_IO_CLK_c),
	.M_IO_OE_c(M_IO_OE_c),
	.Axis0LEDConfigWrite(Axis0LEDConfigWrite),
	.Axis1LEDConfigWrite(Axis1LEDConfigWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SysClk(SysClk),
	.SysRESET_arst_i(SysRESET_arst_i)
);
// @40:1374
  DiscoverID DiscID_1 (
	.Exp0Mux(Exp0Mux[1:0]),
	.Exp1Mux(Exp1Mux[1:0]),
	.Exp2Mux(Exp2Mux[1:0]),
	.Exp3Mux(Exp3Mux[1:0]),
	.discoverIdDataOut(discoverIdDataOut[16:0]),
	.ControlID(DiscID_1_ControlID[15:9]),
	.ExtADDR_c_0(ExtADDR_c[2]),
	.ExtADDR_c_2(ExtADDR_c[4]),
	.ExtADDR_c_4(ExtADDR_c[6]),
	.ExpOldAP2(ExpOldAP2[3:0]),
	.Exp_ID_LOAD(Exp_ID_LOAD),
	.Exp_ID_DATA_c(Exp_ID_DATA_c),
	.Exp_ID_LATCH(Exp_ID_LATCH),
	.Exp_ID_CLK(Exp_ID_CLK),
	.M_Card_ID_LOAD_c(M_Card_ID_LOAD_c),
	.SysClk(SysClk),
	.SysRESET_i(SysRESET_i),
	.SysRESET(ClkCtrl_1_SysRESET),
	.M_Card_ID_LATCH_c(M_Card_ID_LATCH_c),
	.M_Card_ID_CLK_c(M_Card_ID_CLK_c),
	.SysRESET_arst_i(SysRESET_arst_i),
	.M_Card_ID_DATA_c(M_Card_ID_DATA_c),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.SerialMemoryClockEnableCountere(SerMemInt_1_SerialMemoryClockEnableCountere),
	.ANLGPresent_i_i(ANLGPresent_i_i),
	.DiscoveryComplete(ExpModLED_1_DiscoveryComplete),
	.N_1544(N_1544),
	.N_1904(N_1904),
	.Expansion4IDRead(Expansion4IDRead),
	.N_1020(N_1020),
	.un3_latencycounterread_0_o2_0(Decode_1_un3_latencycounterread_0_o2_0),
	.RD_L_c(RD_L_c),
	.WR_L_c(WR_L_c),
	.ANLGPresent(ANLGPresent),
	.N_1027(N_1027),
	.N_1063(N_1063),
	.un7_data_i_2(un7_data_i_2),
	.N_2019(N_2019),
	.N_1144(N_1144),
	.FPGAIDRead(FPGAIDRead),
	.N_1502(N_1502)
);
// @40:1406
  RtdExpIDLED RtdExpIDLED_1 (
	.N_1265(N_1265),
	.ExpLEDClk(ExpLEDClk),
	.Exp_ID_CLK(Exp_ID_CLK),
	.N_1266(N_1266),
	.ExpLEDLatch(ExpLEDLatch),
	.Exp_ID_LATCH(Exp_ID_LATCH),
	.N_1290(N_1290),
	.ExpLEDOE(ExpLEDOE),
	.DiscoveryComplete(ExpModLED_1_DiscoveryComplete),
	.Exp_ID_LOAD(Exp_ID_LOAD)
);
// @40:1422
  CPULED CPULED_1 (
	.DATA_in(DATA_in[1:0]),
	.cpuLedDataOut_i(cpuLedDataOut_i[1:0]),
	.cpuLedDataOut(cpuLedDataOut[1:0]),
	.cpustatleddrive_i(CPULED_1_cpustatleddrive_i),
	.CPULEDWrite(CPULEDWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SysRESET_arst_i(SysRESET_arst_i)
);
// @40:1432
  CPUConfig CPUCnf_1 (
	.DATA_in_6(DATA_in[6]),
	.DATA_in_5(DATA_in[5]),
	.DATA_in_4(DATA_in[4]),
	.DATA_in_0(DATA_in[0]),
	.DATA_in_2(DATA_in[2]),
	.LoopTime(LoopTime[2:0]),
	.cpuConfigDataOut_i_0(cpuConfigDataOut_i[0]),
	.cpuConfigDataOut_0(cpuConfigDataOut[0]),
	.RESET_c(RESET_c),
	.N_1020(N_1020),
	.N_1914(N_1914),
	.N_1923(N_1923),
	.RD_L_c(RD_L_c),
	.SysRESET(ClkCtrl_1_SysRESET),
	.HALT_DRIVE_L_c(HALT_DRIVE_L_c),
	.H1_CLKWR_c(H1_CLKWR_c),
	.RESET_arst_i(RESET_arst_i),
	.DLL_RST_1z(DLL_RST)
);
// @40:1449
  WDT WDT_1 (
	.wdtDataOut(wdtDataOut[17:0]),
	.DATA_in(DATA_in[31:0]),
	.FPGAProgDOut(FPGAProgDOut[31:0]),
	.N_1914(N_1914),
	.N_2277(N_2277),
	.N_2248(N_2248),
	.HALT_DRIVE_L_c(HALT_DRIVE_L_c),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.SysRESET(ClkCtrl_1_SysRESET),
	.wd_rst_l_i(WDT_1_wd_rst_l_i),
	.WR_L_c(WR_L_c),
	.RD_L_c(RD_L_c),
	.CS_L_c(CS_L_c),
	.RESET_c(RESET_c),
	.WD_TICKLE_c(WD_TICKLE_c),
	.WDTConfigWrite(WDTConfigWrite),
	.H1_CLKWR_c(H1_CLKWR_c),
	.RESET_arst_i(RESET_arst_i),
	.SysClk(SysClk),
	.SysRESET_arst_i(SysRESET_arst_i)
);
// @40:1577
  Analog Analog_1 (
	.DataOut_6(Analog_1_DataOut[6]),
	.DataOut_10(Analog_1_DataOut[10]),
	.DataOut_12(Analog_1_DataOut[12]),
	.DataOut_3(Analog_1_DataOut[3]),
	.DataOut_11(Analog_1_DataOut[11]),
	.DataOut_0(Analog_1_DataOut[0]),
	.ExtADDR_c_0(ExtADDR_c[2]),
	.ExtADDR_c_2(ExtADDR_c[4]),
	.ExtADDR_c_1(ExtADDR_c[3]),
	.ExtADDR_c_5(ExtADDR_c[7]),
	.ExtADDR_c_6(ExtADDR_c[8]),
	.Exp3Mux(Exp3Mux[1:0]),
	.DataOut0_0(Analog_1_DataBuf_1_DataOut0[1]),
	.DataOut0_1(Analog_1_DataBuf_1_DataOut0[2]),
	.DataOut0_3(Analog_1_DataBuf_1_DataOut0[4]),
	.DataOut0_4(Analog_1_DataBuf_1_DataOut0[5]),
	.DataOut0_6(Analog_1_DataBuf_1_DataOut0[7]),
	.DataOut0_7(Analog_1_DataBuf_1_DataOut0[8]),
	.DataOut0_8(Analog_1_DataBuf_1_DataOut0[9]),
	.DataOut0_12(Analog_1_DataBuf_1_DataOut0[13]),
	.DataOut0_13(Analog_1_DataBuf_1_DataOut0[14]),
	.DataOut0_14(Analog_1_DataBuf_1_DataOut0[15]),
	.DataOut1_0(Analog_1_DataBuf_1_DataOut1[1]),
	.DataOut1_1(Analog_1_DataBuf_1_DataOut1[2]),
	.DataOut1_3(Analog_1_DataBuf_1_DataOut1[4]),
	.DataOut1_4(Analog_1_DataBuf_1_DataOut1[5]),
	.DataOut1_6(Analog_1_DataBuf_1_DataOut1[7]),
	.DataOut1_7(Analog_1_DataBuf_1_DataOut1[8]),
	.DataOut1_8(Analog_1_DataBuf_1_DataOut1[9]),
	.DataOut1_12(Analog_1_DataBuf_1_DataOut1[13]),
	.DataOut1_13(Analog_1_DataBuf_1_DataOut1[14]),
	.DataOut1_14(Analog_1_DataBuf_1_DataOut1[15]),
	.ExpA_DATA_5(ExpA_DATA[5]),
	.ExpA_DATA_3(ExpA_DATA[3]),
	.ExpA_DATA_0(ExpA_DATA[0]),
	.LoopTime(LoopTime[2:0]),
	.State_srsts_0_i_o3_0_o2_0(State_srsts_0_i_o3_0_o2[0]),
	.H1_CLKWR_c(H1_CLKWR_c),
	.BankSelect(Analog_1_DataBuf_1_BankSelect),
	.N_1937(N_1937),
	.N_1904(N_1904),
	.N_1956(N_1956),
	.N_1087(N_1087),
	.N_1086(N_1086),
	.N_1097(N_1097),
	.N_1960(N_1960),
	.N_1988(N_1988),
	.N_1959(N_1959),
	.N_1945(N_1945),
	.SynchedTick60(SynchedTick60),
	.N_841_i(N_841_i),
	.N_839_i(N_839_i),
	.N_823_i(N_823_i),
	.N_808_i(N_808_i),
	.N_793_i(N_793_i),
	.M_MUXED_ADC_DATA1_QA1_SIGA_c(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.M_MUXED_ADC_DATA0_QA0_SIGB_c(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.SysClk(SysClk),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.N_4074_i(N_4074_i),
	.ExpA_CLK(ExpA_CLK),
	.ExpA_CS_L(ExpA_CS_L),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.SysRESET(ClkCtrl_1_SysRESET),
	.un18_anlgdata_0_o2_1z(un18_anlgdata_0_o2),
	.N_1909(N_1909),
	.N_1007(N_1007),
	.N_1021(N_1021),
	.RD_L_c(RD_L_c),
	.N_1941(N_1941),
	.N_1126_i(N_1126_i),
	.ANLGPresent(ANLGPresent)
);
// @40:1603
  SerialMemoryInterface SerMemInt_1 (
	.un1_discoverIdDataOut_0_iv_0(un1_discoverIdDataOut_0_iv[21]),
	.AnlgDATA_m_0(AnlgDATA_m[15]),
	.QuadA0DataOut_0(QuadA0DataOut[21]),
	.QuadA1DataOut_1_0(QuadA1DataOut_1[15]),
	.QuadA1DataOut_2_0(QuadA1DataOut_2[21]),
	.Exp3QuadDataOut_0(Exp3QuadDataOut[21]),
	.FPGAProgDOut_0(FPGAProgDOut[21]),
	.Exp1QuadDataOut_m_0(Exp1QuadDataOut_m[21]),
	.ssiDataOut1_m_0_0(MDTTop_1_ssiDataOut1_m_0[5]),
	.SSIDataLatch_0_0(SSITop_2_SSIDataLatch[21]),
	.Exp0QuadDataOut_m_0(Exp0QuadDataOut_m[21]),
	.Exp2QuadDataOut_1_0(Exp2QuadDataOut_1[15]),
	.Exp2QuadDataOut_2_0(Exp2QuadDataOut_2[21]),
	.ssiDataOut0_m_0_0(MDTTop_1_ssiDataOut0_m_0[5]),
	.SSIDataLatch_0_d0(SSITop_1_SSIDataLatch[21]),
	.d8DataOut_m6_0(DIO8_1_d8DataOut_m6[21]),
	.latencyDataOut_0(latencyDataOut[21]),
	.DATA_in_19(DATA_in[19]),
	.DATA_in_18(DATA_in[18]),
	.DATA_in_17(DATA_in[17]),
	.DATA_in_16(DATA_in[16]),
	.DATA_in_7(DATA_in[7]),
	.DATA_in_6(DATA_in[6]),
	.DATA_in_5(DATA_in[5]),
	.DATA_in_4(DATA_in[4]),
	.DATA_in_3(DATA_in[3]),
	.DATA_in_2(DATA_in[2]),
	.DATA_in_1(DATA_in[1]),
	.DATA_in_0(DATA_in[0]),
	.DATA_in_24(DATA_in[24]),
	.DATA_in_23(DATA_in[23]),
	.DATA_in_22(DATA_in[22]),
	.DATA_in_21(DATA_in[21]),
	.DATA_in_20(DATA_in[20]),
	.DATA_in_14(DATA_in[14]),
	.DATA_in_15(DATA_in[15]),
	.serialMemDataOut_13(serialMemDataOut[13]),
	.serialMemDataOut_15(serialMemDataOut[15]),
	.serialMemDataOut_14(serialMemDataOut[14]),
	.serialMemDataOut_19(serialMemDataOut[19]),
	.serialMemDataOut_18(serialMemDataOut[18]),
	.serialMemDataOut_17(serialMemDataOut[17]),
	.serialMemDataOut_16(serialMemDataOut[16]),
	.serialMemDataOut_7(serialMemDataOut[7]),
	.serialMemDataOut_6(serialMemDataOut[6]),
	.serialMemDataOut_5(serialMemDataOut[5]),
	.serialMemDataOut_4(serialMemDataOut[4]),
	.serialMemDataOut_3(serialMemDataOut[3]),
	.serialMemDataOut_2(serialMemDataOut[2]),
	.serialMemDataOut_1(serialMemDataOut[1]),
	.serialMemDataOut_0(serialMemDataOut[0]),
	.serialMemDataOut_24(serialMemDataOut[24]),
	.serialMemDataOut_23(serialMemDataOut[23]),
	.serialMemDataOut_22(serialMemDataOut[22]),
	.serialMemDataOut_20(serialMemDataOut[20]),
	.un1_data_6(un1_data_6),
	.un1_data_9(un1_data_9),
	.un1_data_15(un1_data_15),
	.un159_data(un159_data),
	.un1_data_13(un1_data_13),
	.un164_data(un164_data),
	.un170_data(un170_data),
	.un177_data(un177_data),
	.un1_m_sprom_data_i_i(un1_m_sprom_data_i_i),
	.M_SPROM_CLK_c(M_SPROM_CLK_c),
	.SerialMemoryDataOut(SerialMemoryDataOut),
	.N_53_mux(N_53_mux),
	.N_53_mux_0(N_53_mux_0),
	.SerialMemoryClockEnableCountere(SerMemInt_1_SerialMemoryClockEnableCountere),
	.intSerialMemoryDataIn(SerMemInt_1_intSerialMemoryDataIn),
	.SerialMemXfaceWrite(SerialMemXfaceWrite),
	.ReadFlag(SerMemInt_1_ReadFlag),
	.WriteFlag(SerMemInt_1_WriteFlag),
	.H1_CLK(H1_CLK),
	.intSerialMemoryClock_1z(SerMemInt_1_intSerialMemoryClock),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.EEPROMAccessFlag(ExpModLED_1_EEPROMAccessFlag),
	.SerialMemoryDataControl(SerialMemoryDataControl),
	.SysRESET(ClkCtrl_1_SysRESET),
	.SysRESET_i(SysRESET_i),
	.SysClk(SysClk)
);
// @40:1663
  Quad Quad_1 (
	.QA1AxisFault(QA1AxisFault[2:0]),
	.QuadDataOut_1_m3_0_d0(Quad_1_QuadXface_1_QuadDataOut_1_m3[2]),
	.QuadDataOut_1_m3_1(Quad_1_QuadXface_5_QuadDataOut_1_m3[3]),
	.QuadDataOut_1_m3_13(Quad_1_QuadXface_6_QuadDataOut_1_m3[15]),
	.ExtADDR_c_2(ExtADDR_c[4]),
	.ExtADDR_c_0(ExtADDR_c[2]),
	.ExtADDR_c_6(ExtADDR_c[8]),
	.ExtADDR_c_8(ExtADDR_c[10]),
	.ExtADDR_c_5(ExtADDR_c[7]),
	.ExtADDR_c_1(ExtADDR_c[3]),
	.QuadA1DataOut_2_4(QuadA1DataOut_2[17]),
	.QuadA1DataOut_2_5(QuadA1DataOut_2[18]),
	.QuadA1DataOut_2_8(QuadA1DataOut_2[21]),
	.QuadA1DataOut_2_0(QuadA1DataOut_2[13]),
	.QuadA1DataOut_2_12(QuadA1DataOut_2[25]),
	.QuadA1DataOut_2_3(QuadA1DataOut_2[16]),
	.QuadA1DataOut_1_2(QuadA1DataOut_1[15]),
	.QuadA1DataOut_1_0(QuadA1DataOut_1[13]),
	.QuadA1DataOut_2_d0(QuadA1DataOut[2]),
	.QuadA1DataOut_6(QuadA1DataOut[6]),
	.QuadA1DataOut_5(QuadA1DataOut[5]),
	.QuadA1DataOut_1_d0(QuadA1DataOut[1]),
	.QuadA1DataOut_3(QuadA1DataOut[3]),
	.QuadA1DataOut_4(QuadA1DataOut[4]),
	.QuadA1DataOut_20(QuadA1DataOut[20]),
	.QuadA1DataOut_0(QuadA1DataOut[0]),
	.QuadA1DataOut_8(QuadA1DataOut[8]),
	.QuadA1DataOut_9(QuadA1DataOut[9]),
	.QuadA1DataOut_11(QuadA1DataOut[11]),
	.QuadA1DataOut_15(QuadA1DataOut[15]),
	.QuadA1DataOut_12(QuadA1DataOut[12]),
	.QuadA1DataOut_10(QuadA1DataOut[10]),
	.QuadA1DataOut_24(QuadA1DataOut[24]),
	.QuadA1DataOut_14(QuadA1DataOut[14]),
	.QuadA1DataOut_7(QuadA1DataOut[7]),
	.QA0AxisFault(QA0AxisFault[2:0]),
	.QuadA0DataOut_1_0(QuadA0DataOut_1[15]),
	.QuadDataOut_1_m4_1_7(Quad_1_QuadXface_3_QuadDataOut_1_m4[7]),
	.QuadDataOut_1_m4_1_13(Quad_1_QuadXface_3_QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_1_14(Quad_1_QuadXface_3_QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_1_6(Quad_1_QuadXface_4_QuadDataOut_1_m4[6]),
	.QuadDataOut_1_m4_1_10(Quad_1_QuadXface_4_QuadDataOut_1_m4[10]),
	.QuadDataOut_1_m4_1_12(Quad_1_QuadXface_4_QuadDataOut_1_m4[12]),
	.QuadDataOut_1_m4_1_11(Quad_1_QuadXface_4_QuadDataOut_1_m4[11]),
	.QuadDataOut_1_m4_1_0(Quad_1_QuadXface_4_QuadDataOut_1_m4[0]),
	.QuadDataOut_1_m4_1_9(Quad_1_QuadXface_4_QuadDataOut_1_m4[9]),
	.QuadDataOut_1_m4_1_3(Quad_1_QuadXface_5_QuadDataOut_1_m4[3]),
	.QuadA0DataOut_2_0(QuadA0DataOut_2[17]),
	.QuadA0DataOut_2_5(QuadA0DataOut_2[22]),
	.QuadA0DataOut_2_6(QuadA0DataOut_2[23]),
	.QuadA0DataOut_5(QuadA0DataOut[5]),
	.QuadA0DataOut_2_d0(QuadA0DataOut[2]),
	.QuadA0DataOut_6(QuadA0DataOut[6]),
	.QuadA0DataOut_4(QuadA0DataOut[4]),
	.QuadA0DataOut_1_d0(QuadA0DataOut[1]),
	.QuadA0DataOut_20(QuadA0DataOut[20]),
	.QuadA0DataOut_21(QuadA0DataOut[21]),
	.QuadA0DataOut_7(QuadA0DataOut[7]),
	.QuadA0DataOut_0(QuadA0DataOut[0]),
	.QuadA0DataOut_12(QuadA0DataOut[12]),
	.QuadA0DataOut_9(QuadA0DataOut[9]),
	.QuadA0DataOut_11(QuadA0DataOut[11]),
	.QuadA0DataOut_8(QuadA0DataOut[8]),
	.QuadA0DataOut_16(QuadA0DataOut[16]),
	.QuadA0DataOut_13(QuadA0DataOut[13]),
	.QuadA0DataOut_14(QuadA0DataOut[14]),
	.QuadA0DataOut_10(QuadA0DataOut[10]),
	.Exp3QuadDataOut_1_0(Exp3QuadDataOut_1[15]),
	.Exp3Data_in_0(Exp3Data_in[2]),
	.QuadDataOut_1_m4_2_0(Quad_1_QuadXface_4_QuadDataOut_1_m4[7]),
	.QuadDataOut_1_m4_2_6(Quad_1_QuadXface_4_QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_2_7(Quad_1_QuadXface_4_QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_0_7(Quad_1_QuadXface_2_QuadDataOut_1_m4[7]),
	.QuadDataOut_1_m4_0_14(Quad_1_QuadXface_2_QuadDataOut_1_m4[14]),
	.QuadDataOut_1_m4_0_13(Quad_1_QuadXface_2_QuadDataOut_1_m4[13]),
	.QuadDataOut_1_m4_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m4[0]),
	.QuadDataOut_1_m4_0_2(Quad_1_QuadXface_3_QuadDataOut_1_m4[2]),
	.QuadDataOut_1_m4_0_6(Quad_1_QuadXface_3_QuadDataOut_1_m4[6]),
	.QuadDataOut_1_m4_0_9(Quad_1_QuadXface_3_QuadDataOut_1_m4[9]),
	.QuadDataOut_1_m4_0_10(Quad_1_QuadXface_3_QuadDataOut_1_m4[10]),
	.QuadDataOut_1_m4_0_11(Quad_1_QuadXface_3_QuadDataOut_1_m4[11]),
	.QuadDataOut_1_m4_0_12(Quad_1_QuadXface_3_QuadDataOut_1_m4[12]),
	.QuadDataOut_1_m4_0_8(Quad_1_QuadXface_4_QuadDataOut_1_m4[8]),
	.QuadDataOut_1_m2_1_14(Quad_1_QuadXface_3_QuadDataOut_1_m2[14]),
	.QuadDataOut_1_m2_1_13(Quad_1_QuadXface_3_QuadDataOut_1_m2[13]),
	.QuadDataOut_1_m2_1_7(Quad_1_QuadXface_3_QuadDataOut_1_m2[7]),
	.QuadDataOut_1_m2_1_9(Quad_1_QuadXface_4_QuadDataOut_1_m2[9]),
	.QuadDataOut_1_m2_1_0(Quad_1_QuadXface_4_QuadDataOut_1_m2[0]),
	.QuadDataOut_1_m2_1_11(Quad_1_QuadXface_4_QuadDataOut_1_m2[11]),
	.QuadDataOut_1_m2_1_12(Quad_1_QuadXface_4_QuadDataOut_1_m2[12]),
	.QuadDataOut_1_m2_1_6(Quad_1_QuadXface_4_QuadDataOut_1_m2[6]),
	.QuadDataOut_1_m2_1_10(Quad_1_QuadXface_4_QuadDataOut_1_m2[10]),
	.QuadDataOut_1_m2_2_7(Quad_1_QuadXface_4_QuadDataOut_1_m2[14]),
	.QuadDataOut_1_m2_2_0(Quad_1_QuadXface_4_QuadDataOut_1_m2[7]),
	.QuadDataOut_1_m2_2_6(Quad_1_QuadXface_4_QuadDataOut_1_m2[13]),
	.QuadDataOut_1_m2_0_13(Quad_1_QuadXface_2_QuadDataOut_1_m2[13]),
	.QuadDataOut_1_m2_0_14(Quad_1_QuadXface_2_QuadDataOut_1_m2[14]),
	.QuadDataOut_1_m2_0_7(Quad_1_QuadXface_2_QuadDataOut_1_m2[7]),
	.QuadDataOut_1_m2_0_9(Quad_1_QuadXface_3_QuadDataOut_1_m2[9]),
	.QuadDataOut_1_m2_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m2[0]),
	.QuadDataOut_1_m2_0_6(Quad_1_QuadXface_3_QuadDataOut_1_m2[6]),
	.QuadDataOut_1_m2_0_10(Quad_1_QuadXface_3_QuadDataOut_1_m2[10]),
	.QuadDataOut_1_m2_0_12(Quad_1_QuadXface_3_QuadDataOut_1_m2[12]),
	.QuadDataOut_1_m2_0_11(Quad_1_QuadXface_3_QuadDataOut_1_m2[11]),
	.QuadDataOut_1_m2_0_8(Quad_1_QuadXface_4_QuadDataOut_1_m2[8]),
	.Exp3QuadDataOut_4(Exp3QuadDataOut[5]),
	.Exp3QuadDataOut_0(Exp3QuadDataOut[1]),
	.Exp3QuadDataOut_3(Exp3QuadDataOut[4]),
	.Exp3QuadDataOut_1_d0(Exp3QuadDataOut[2]),
	.Exp3QuadDataOut_18(Exp3QuadDataOut[19]),
	.Exp3QuadDataOut_19(Exp3QuadDataOut[20]),
	.Exp3QuadDataOut_17(Exp3QuadDataOut[18]),
	.Exp3QuadDataOut_20(Exp3QuadDataOut[21]),
	.Exp2QuadDataOut_m_0(Exp2QuadDataOut_m[3]),
	.Exp3QuadDataOut_m_0(Exp3QuadDataOut_m[3]),
	.Exp2QuadDataOut_1_0(Exp2QuadDataOut_1[15]),
	.Exp2Data_in_0(Exp2Data_in[2]),
	.QuadDataOut_1_m4({Quad_1_QuadXface_1_QuadDataOut_1_m4[14:13], Quad_1_QuadXface_2_QuadDataOut_1_m4[12], Quad_1_QuadXface_1_QuadDataOut_1_m4[11:9], Quad_1_QuadXface_3_QuadDataOut_1_m4[8], Quad_1_QuadXface_1_QuadDataOut_1_m4[7], Quad_1_QuadXface_2_QuadDataOut_1_m4[6], N_4178, N_4177, Quad_1_QuadXface_2_QuadDataOut_1_m4[3], Quad_1_QuadXface_1_QuadDataOut_1_m4[2], N_4176, Quad_1_QuadXface_1_QuadDataOut_1_m4[0]}),
	.Exp2QuadDataOut_2_0(Exp2QuadDataOut_2[15]),
	.Exp2QuadDataOut_2_6(Exp2QuadDataOut_2[21]),
	.Exp2QuadDataOut_2_4(Exp2QuadDataOut_2[19]),
	.QuadDataOut_1_m2_9(Quad_1_QuadXface_1_QuadDataOut_1_m2[9]),
	.QuadDataOut_1_m2_13(Quad_1_QuadXface_1_QuadDataOut_1_m2[13]),
	.QuadDataOut_1_m2_0_d0(Quad_1_QuadXface_1_QuadDataOut_1_m2[0]),
	.QuadDataOut_1_m2_11(Quad_1_QuadXface_1_QuadDataOut_1_m2[11]),
	.QuadDataOut_1_m2_7(Quad_1_QuadXface_1_QuadDataOut_1_m2[7]),
	.QuadDataOut_1_m2_10(Quad_1_QuadXface_1_QuadDataOut_1_m2[10]),
	.QuadDataOut_1_m2_14(Quad_1_QuadXface_1_QuadDataOut_1_m2[14]),
	.QuadDataOut_1_m2_15(Quad_1_QuadXface_2_QuadDataOut_1_m2[15]),
	.QuadDataOut_1_m2_12(Quad_1_QuadXface_2_QuadDataOut_1_m2[12]),
	.QuadDataOut_1_m2_3(Quad_1_QuadXface_2_QuadDataOut_1_m2[3]),
	.QuadDataOut_1_m2_6(Quad_1_QuadXface_2_QuadDataOut_1_m2[6]),
	.QuadDataOut_1_m2_8(Quad_1_QuadXface_3_QuadDataOut_1_m2[8]),
	.QuadDataOut_1_m3_0_0(Quad_1_QuadXface_3_QuadDataOut_1_m3[2]),
	.Exp2QuadDataOut_3(Exp2QuadDataOut[4]),
	.Exp2QuadDataOut_0(Exp2QuadDataOut[1]),
	.Exp2QuadDataOut_4(Exp2QuadDataOut[5]),
	.Exp2QuadDataOut_19(Exp2QuadDataOut[20]),
	.Exp2QuadDataOut_17(Exp2QuadDataOut[18]),
	.Exp2QuadDataOut_15(Exp2QuadDataOut[16]),
	.Exp1QuadDataOut_1_0(Exp1QuadDataOut_1[15]),
	.Exp1Data_in_0(Exp1Data_in[2]),
	.Exp1QuadDataOut_2(Exp1QuadDataOut_2[17:15]),
	.Exp1QuadDataOut_4(Exp1QuadDataOut[4]),
	.Exp1QuadDataOut_2_d0(Exp1QuadDataOut[2]),
	.Exp1QuadDataOut_5(Exp1QuadDataOut[5]),
	.Exp1QuadDataOut_1_d0(Exp1QuadDataOut[1]),
	.Exp1QuadDataOut_8(Exp1QuadDataOut[8]),
	.Exp1QuadDataOut_10(Exp1QuadDataOut[10]),
	.Exp1QuadDataOut_11(Exp1QuadDataOut[11]),
	.Exp1QuadDataOut_0(Exp1QuadDataOut[0]),
	.Exp1QuadDataOut_9(Exp1QuadDataOut[9]),
	.Exp0QuadDataOut_1_0(Exp0QuadDataOut_1[15]),
	.Exp0Data_in_0(Exp0Data_in[2]),
	.DATA_in(DATA_in[15:0]),
	.Exp0QuadDataOut_2_1(Exp0QuadDataOut_2[18]),
	.Exp0QuadDataOut_2_0(Exp0QuadDataOut_2[17]),
	.Exp0QuadDataOut_2_5(Exp0QuadDataOut_2[22]),
	.Exp0QuadDataOut_2_2(Exp0QuadDataOut_2[19]),
	.Exp0QuadDataOut_2_6(Exp0QuadDataOut_2[23]),
	.Exp0QuadDataOut_2_8(Exp0QuadDataOut_2[25]),
	.Exp0QuadDataOut_0(Exp0QuadDataOut[1]),
	.Exp0QuadDataOut_3(Exp0QuadDataOut[4]),
	.Exp0QuadDataOut_4(Exp0QuadDataOut[5]),
	.Exp0QuadDataOut_19(Exp0QuadDataOut[20]),
	.Exp0QuadDataOut_2_d0(Exp0QuadDataOut[3]),
	.Exp0QuadDataOut_5(Exp0QuadDataOut[6]),
	.Exp0QuadDataOut_7(Exp0QuadDataOut[8]),
	.Exp0QuadDataOut_11(Exp0QuadDataOut[12]),
	.QA1_SigB_c(QA1_SigB_c),
	.M_MUXED_ADC_DATA1_QA1_SIGA_c(M_MUXED_ADC_DATA1_QA1_SIGA_c),
	.QA1_SigZ_c(QA1_SigZ_c),
	.QA1_Home_c(QA1_Home_c),
	.QuadDataOut_1_sm3_4(Quad_1_QuadXface_6_QuadDataOut_1_sm3),
	.QA1_RegX_PosLmt_c(QA1_RegX_PosLmt_c),
	.QA1_RegY_NegLmt_c(QA1_RegY_NegLmt_c),
	.QA1LEDStatusRead(QA1LEDStatusRead),
	.QA1InputRead(QA1InputRead),
	.QuadDataOut_1_73_0(Quad_1_QuadXface_6_QuadDataOut_1_73),
	.QuadDataOut_1_17_3(Quad_1_QuadXface_6_QuadDataOut_1_17),
	.QuadDataOut_1_9_2(Quad_1_QuadXface_6_QuadDataOut_1_9),
	.QuadDataOut_1_10(Quad_1_QuadXface_6_QuadDataOut_1_10),
	.Axis1LEDConfigWrite(Axis1LEDConfigWrite),
	.N_1904(N_1904),
	.N_1937(N_1937),
	.N_1952(N_1952),
	.N_1961(N_1961),
	.N_1898(N_1898),
	.M_MUXED_ADC_DATA0_QA0_SIGB_c(M_MUXED_ADC_DATA0_QA0_SIGB_c),
	.M_MUXED_ADC_CS_QA0_SIGA_in(M_MUXED_ADC_CS_QA0_SIGA_in),
	.QA0_SigZ_c(QA0_SigZ_c),
	.QA0_Home_c(QA0_Home_c),
	.QuadDataOut_1_sm3_3(Quad_1_QuadXface_5_QuadDataOut_1_sm3),
	.QA0_RegX_PosLmt_c(QA0_RegX_PosLmt_c),
	.QuadDataOut_1_2_4(Quad_1_QuadXface_5_QuadDataOut_1_2),
	.Axis0LEDConfigWrite(Axis0LEDConfigWrite),
	.N_1035(N_1035),
	.QA0LEDStatusRead(QA0LEDStatusRead),
	.QuadDataOut_1_17_2(Quad_1_QuadXface_5_QuadDataOut_1_17),
	.QuadDataOut_1_41(Quad_1_QuadXface_5_QuadDataOut_1_41),
	.QuadDataOut_1_45(Quad_1_QuadXface_5_QuadDataOut_1_45),
	.QuadDataOut_1_61(Quad_1_QuadXface_5_QuadDataOut_1_61),
	.QuadDataOut_1_73(Quad_1_QuadXface_5_QuadDataOut_1_73),
	.QA0InputRead(QA0InputRead),
	.RD_L_c(RD_L_c),
	.N_1939(N_1939),
	.N_1993(N_1993),
	.N_1034(N_1034),
	.QA0_RegY_NegLmt_c(QA0_RegY_NegLmt_c),
	.un78_data_0_a2_0(Decode_1_un78_data_0_a2_0),
	.N_843(N_843),
	.N_845(N_845),
	.Exp3LEDWrite(Exp3LEDWrite),
	.N_847_i(N_847_i),
	.Exp3Q1_B(Exp3Q1_B),
	.Exp3Q1_A(Exp3Q1_A),
	.QuadDataOut_1_sm3_2(Quad_1_QuadXface_4_QuadDataOut_1_sm3),
	.Exp3QuadInputRead(Exp3QuadInputRead),
	.Exp3QuadCountRead(Exp3QuadCountRead),
	.Exp3LEDRead(Exp3LEDRead),
	.QuadDataOut_1_21(Quad_1_QuadXface_4_QuadDataOut_1_21),
	.QuadDataOut_1_17_1(Quad_1_QuadXface_4_QuadDataOut_1_17),
	.QuadDataOut_1_13_0(Quad_1_QuadXface_4_QuadDataOut_1_13),
	.QuadDataOut_1_9_1(Quad_1_QuadXface_4_QuadDataOut_1_9),
	.QuadDataOut_1_2_3(Quad_1_QuadXface_4_QuadDataOut_1_2),
	.QuadDataOut_1_5_2(Quad_1_QuadXface_4_QuadDataOut_1_5),
	.QuadDataOut_1_1_1(Quad_1_QuadXface_4_QuadDataOut_1_1),
	.N_1985(N_1985),
	.N_1077(N_1077),
	.un1_data_13(un1_data_13),
	.un1_data_15(un1_data_15),
	.N_826(N_826),
	.N_828(N_828),
	.Exp2LEDWrite(Exp2LEDWrite),
	.N_830_i(N_830_i),
	.Exp2Q1_B(Exp2Q1_B),
	.Exp2Q1_A(Exp2Q1_A),
	.QuadDataOut_1_sm3_1(Quad_1_QuadXface_3_QuadDataOut_1_sm3),
	.Exp2LEDRead(Exp2LEDRead),
	.N_1958(N_1958),
	.QuadDataOut_1_2_2(Quad_1_QuadXface_3_QuadDataOut_1_2),
	.N_1078(N_1078),
	.QuadDataOut_1_9_0(Quad_1_QuadXface_3_QuadDataOut_1_9),
	.QuadDataOut_1_5_1(Quad_1_QuadXface_3_QuadDataOut_1_5),
	.QuadDataOut_1_1_0(Quad_1_QuadXface_3_QuadDataOut_1_1),
	.QuadDataOut_1_17_0(Quad_1_QuadXface_3_QuadDataOut_1_17),
	.N_830(N_830),
	.N_811(N_811),
	.N_813(N_813),
	.Exp1LEDWrite(Exp1LEDWrite),
	.N_815_i(N_815_i),
	.Exp1Q1_B(Exp1Q1_B),
	.Exp1Q1_A(Exp1Q1_A),
	.QuadDataOut_1_sm3_0(Quad_1_QuadXface_2_QuadDataOut_1_sm3),
	.Exp1QuadCountRead(Exp1QuadCountRead),
	.QuadDataOut_1_2_0(Quad_1_QuadXface_2_QuadDataOut_1_2),
	.Exp1QuadInputRead(Exp1QuadInputRead),
	.Exp1LEDRead(Exp1LEDRead),
	.QuadDataOut_1_2_1(Quad_1_QuadXface_2_QuadDataOut_1_2_1),
	.QuadDataOut_1_33(Quad_1_QuadXface_2_QuadDataOut_1_33),
	.QuadDataOut_1_29(Quad_1_QuadXface_2_QuadDataOut_1_29),
	.QuadDataOut_1_9(Quad_1_QuadXface_2_QuadDataOut_1_9),
	.QuadDataOut_1_13(Quad_1_QuadXface_2_QuadDataOut_1_13),
	.QuadDataOut_1_1(Quad_1_QuadXface_2_QuadDataOut_1_1),
	.QuadDataOut_1_5_0(Quad_1_QuadXface_2_QuadDataOut_1_5),
	.N_1984(N_1984),
	.N_1079(N_1079),
	.Exp1QuadHomeRead(Exp1QuadHomeRead),
	.SysClk(SysClk),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.N_4074_i(N_4074_i),
	.SysClk_i(SysClk_i),
	.N_795(N_795),
	.N_797(N_797),
	.H1_CLKWR_c(H1_CLKWR_c),
	.Exp0LEDWrite(Exp0LEDWrite),
	.N_799_i(N_799_i),
	.Exp0Q1_B(Exp0Q1_B),
	.Exp0Q1_A(Exp0Q1_A),
	.QuadDataOut_1_sm3(Quad_1_QuadXface_1_QuadDataOut_1_sm3),
	.Exp0LEDRead(Exp0LEDRead),
	.N_2216(N_2216),
	.N_1957(N_1957),
	.QuadDataOut_1_2(Quad_1_QuadXface_1_QuadDataOut_1_2),
	.un1_exp0quadinputread_0_a2_0(Decode_1_un1_exp0quadinputread_0_a2_0),
	.N_1945(N_1945),
	.N_1962(N_1962),
	.N_2219(N_2219),
	.N_1080(N_1080),
	.Exp0QuadInputRead(Exp0QuadInputRead),
	.Exp0QuadLatch1Read(Exp0QuadLatch1Read),
	.Exp0QuadHomeRead(Exp0QuadHomeRead),
	.QuadDataOut_1_5(Quad_1_QuadXface_1_QuadDataOut_1_5),
	.QuadDataOut_1_17(Quad_1_QuadXface_1_QuadDataOut_1_17),
	.QuadDataOut_1_25(Quad_1_QuadXface_1_QuadDataOut_1_25)
);
// @40:1755
  LatencyCounter LatCnt_1 (
	.latencyDataOut(latencyDataOut[31:0]),
	.LatencyCounterRead(LatencyCounterRead),
	.N_4074_i(N_4074_i),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.H1_CLK_i(H1_CLK_i)
);
// @40:1763
  ExpModuleLED ExpModLED_1 (
	.expLedDataOut_1_m6(ExpModLED_1_expLedDataOut_1_m6[3:2]),
	.State_ns_4(DIO8_1_State_ns[10]),
	.State_ns_0(DIO8_1_State_ns[6]),
	.State({DIO8_1_State[10:9], N_4180, N_4179, DIO8_1_State[6:2], ExpModLED_1_State[1:0]}),
	.Counter(DIO8_1_Counter[4:0]),
	.ExtADDR_c_5(ExtADDR_c[8]),
	.ExtADDR_c_4(ExtADDR_c[7]),
	.ExtADDR_c_7(ExtADDR_c[10]),
	.ExtADDR_c_0(ExtADDR_c[3]),
	.expLedDataOut_0(expLedDataOut[1]),
	.ExpOldAP2(ExpOldAP2[3:0]),
	.State_0(DIO8_1_State[1:0]),
	.DATA_in(DATA_in[31:28]),
	.Exp2Mux(Exp2Mux[1:0]),
	.State_srsts_0_i_o3_0_o2_0(State_srsts_0_i_o3_0_o2[0]),
	.expLedDataOut_3_m2_0(ExpModLED_1_expLedDataOut_3_m2[0]),
	.Exp1Mux(Exp1Mux[1:0]),
	.ExpSlot(DIO8_1_ExpSlot[1:0]),
	.Exp0LED(ExpModLED_1_Exp0LED[2:0]),
	.ExpLEDSelect(ExpLEDSelect[3:0]),
	.ShiftRegister2_0(ExpModLED_1_ShiftRegister2[7]),
	.ShiftRegister3_0(ExpModLED_1_ShiftRegister3[7]),
	.ShiftRegister0_0(ExpModLED_1_ShiftRegister0[7]),
	.ShiftRegister1_0(ExpModLED_1_ShiftRegister1[7]),
	.Exp1LED1Read(Exp1LED1Read),
	.N_762_i_1z(N_762_i),
	.un1_expleddataout_0_1z(un1_expleddataout_0),
	.Exp0LED1Read(Exp0LED1Read),
	.Exp2LED1Read(Exp2LED1Read),
	.N_1956(N_1956),
	.N_151(DIO8_1_N_151),
	.N_384_i_1z(N_384_i),
	.N_760_i_1z(N_760_i),
	.N_1441(N_1441),
	.N_1083(N_1083),
	.N_2009(N_2009),
	.N_759_i_1z(N_759_i),
	.N_380_i_1z(N_380_i),
	.N_763_i_1z(N_763_i),
	.N_1964(N_1964),
	.N_1020(N_1020),
	.N_1898(N_1898),
	.N_1909(N_1909),
	.N_1904(N_1904),
	.Exp0LEDRead(Exp0LEDRead),
	.N_366_i_1z(N_366_i),
	.N_386_i_1z(N_386_i),
	.N_758_i_1z(N_758_i),
	.N_147_i_1z(DIO8_1_N_147_i),
	.N_761_i_1z(N_761_i),
	.InputShiftRegister_0_sqmuxa_1_i_a2_2(DIO8_1_InputShiftRegister_0_sqmuxa_1_i_a2_2),
	.N_1538(N_1538),
	.N_427_i_1z(N_427_i),
	.N_91_i_1z(N_91_i),
	.N_92_i_1z(N_92_i),
	.ExpD8_Latch(DIO8_1_ExpD8_Latch),
	.Exp2LED1Write(Exp2LED1Write),
	.Exp2LEDWrite(Exp2LEDWrite),
	.Exp3LED1Write(Exp3LED1Write),
	.Exp3LEDWrite(Exp3LEDWrite),
	.N_426_i_1z(N_426_i),
	.N_1960(N_1960),
	.m94_0_a2_1z(m94_0_a2),
	.ExpSlot_2_sqmuxa(DIO8_1_ExpSlot_2_sqmuxa),
	.N_303_i(N_303_i),
	.N_301_i(N_301_i),
	.DiscoveryComplete(ExpModLED_1_DiscoveryComplete),
	.un1_intExpD8_Clk_1(DIO8_1_un1_intExpD8_Clk_1),
	.intExpD8_Clk(DIO8_1_intExpD8_Clk),
	.N_1068_i(N_1068_i),
	.N_1944(N_1944),
	.N_1955(N_1955),
	.N_1965(N_1965),
	.N_1966(N_1966),
	.EEPROMAccessFlag(ExpModLED_1_EEPROMAccessFlag),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.SynchedTick_Delay(DIO8_1_SynchedTick_Delay),
	.N_395_i_1z(N_395_i),
	.N_4074_i(N_4074_i),
	.m95_0_a2_1z(m95_0_a2),
	.IntWrite(DIO8_1_IntWrite),
	.Exp3LEDRead(Exp3LEDRead),
	.Exp1LEDRead(Exp1LEDRead),
	.Exp2LEDRead(Exp2LEDRead),
	.N_1962(N_1962),
	.Exp1LED1Write(Exp1LED1Write),
	.N_1988(N_1988),
	.Exp1LEDWrite(Exp1LEDWrite),
	.Exp0LED1Write(Exp0LED1Write),
	.N_1963(N_1963),
	.N_1959(N_1959),
	.Exp0LEDWrite(Exp0LEDWrite),
	.ExpLEDOE(ExpLEDOE),
	.ExpLEDClk(ExpLEDClk),
	.ExpLEDLatch_1z(ExpLEDLatch),
	.SysRESET_i(SysRESET_i),
	.H1_CLKWR_c(H1_CLKWR_c),
	.SysRESET_arst_i(SysRESET_arst_i),
	.SysClk(SysClk)
);
  ExpSigRoute ExpSigRoute_1 (
	.ExpLEDSelect_0(ExpLEDSelect[0]),
	.OutputShiftRegister_0(DIO8_1_OutputShiftRegister[15]),
	.serialMemDataOut(serialMemDataOut[24:22]),
	.Exp0Data_in(Exp0Data_in[4:0]),
	.ExpA_DATA_0(ExpA_DATA[0]),
	.ShiftRegister0_0(ExpModLED_1_ShiftRegister0[7]),
	.Exp0Mux(Exp0Mux[1:0]),
	.N_865_i(N_865_i),
	.un1_serialmemorydataout1(un1_serialmemorydataout1),
	.SerialMemoryDataOut(SerialMemoryDataOut),
	.un1_expa_clk5(un1_expa_clk5),
	.ExpA_CLK(ExpA_CLK),
	.un1_expd8_clk0(un1_expd8_clk0),
	.intExpD8_Clk(DIO8_1_intExpD8_Clk),
	.N_793_i_1z(N_793_i),
	.ExpD8_Load(DIO8_1_ExpD8_Load),
	.N_1955(N_1955),
	.N_799_i_1z(N_799_i),
	.un6_expdata_i_i(un6_expdata_i_i),
	.N_2149(N_2149),
	.ReadFlag(SerMemInt_1_ReadFlag),
	.WriteFlag(SerMemInt_1_WriteFlag),
	.intSerialMemoryClock(SerMemInt_1_intSerialMemoryClock),
	.Exp0Q1_A(Exp0Q1_A),
	.N_795(N_795),
	.Exp0Q1_B(Exp0Q1_B),
	.N_1087(N_1087),
	.N_797(N_797),
	.N_1080(N_1080),
	.N_1948(N_1948),
	.N_1925(N_1925),
	.EEPROMAccessFlag(ExpModLED_1_EEPROMAccessFlag),
	.G_21_0_a6_0_1(G_21_0_a6_0_1),
	.N_53_mux(N_53_mux),
	.SerialMemoryDataControl(SerialMemoryDataControl),
	.un1_expdata_i(ExpSigRoute_1_un1_expdata_i),
	.N_1106_i(N_1106_i),
	.N_1106(N_1106)
);
  ExpSigRoute_0 ExpSigRoute_2 (
	.ExpLEDSelect_0(ExpLEDSelect[1]),
	.OutputShiftRegister_0(DIO8_1_OutputShiftRegister[15]),
	.serialMemDataOut(serialMemDataOut[24:22]),
	.Exp1Data_in(Exp1Data_in[4:0]),
	.ExpA_DATA_0(ExpA_DATA[3]),
	.ShiftRegister1_0(ExpModLED_1_ShiftRegister1[7]),
	.Exp1Mux(Exp1Mux[1:0]),
	.N_867_i(N_867_i),
	.un1_serialmemorydataout1_0(un1_serialmemorydataout1_0),
	.SerialMemoryDataOut(SerialMemoryDataOut),
	.un1_expa_clk5_0(un1_expa_clk5_0),
	.ExpA_CLK(ExpA_CLK),
	.un1_expd8_clk0_0(un1_expd8_clk0_0),
	.intExpD8_Clk(DIO8_1_intExpD8_Clk),
	.N_2149(N_2149),
	.N_1925(N_1925),
	.N_808_i_1z(N_808_i),
	.ExpD8_Load(DIO8_1_ExpD8_Load),
	.N_1966(N_1966),
	.EEPROMAccessFlag(ExpModLED_1_EEPROMAccessFlag),
	.N_815_i_1z(N_815_i),
	.un6_expdata_0_i_i(un6_expdata_0_i_i),
	.Exp1Q1_A(Exp1Q1_A),
	.N_811(N_811),
	.Exp1Q1_B(Exp1Q1_B),
	.N_1097(N_1097),
	.N_813(N_813),
	.N_1079(N_1079),
	.N_1948(N_1948),
	.N_19(N_19),
	.N_53_mux(N_53_mux),
	.SerialMemoryDataControl(SerialMemoryDataControl),
	.un1_expdata_i(ExpSigRoute_2_un1_expdata_i),
	.N_1105_i(N_1105_i),
	.N_1105(N_1105)
);
  ExpSigRoute_1 ExpSigRoute_3 (
	.ExpLEDSelect_0(ExpLEDSelect[2]),
	.OutputShiftRegister_0(DIO8_1_OutputShiftRegister[15]),
	.serialMemDataOut(serialMemDataOut[24:22]),
	.Exp2Data_in(Exp2Data_in[4:0]),
	.ExpA_DATA_0(ExpA_DATA[5]),
	.ShiftRegister2_0(ExpModLED_1_ShiftRegister2[7]),
	.Exp2Mux(Exp2Mux[1:0]),
	.N_869_i(N_869_i),
	.un1_expa_clk5_1(un1_expa_clk5_1),
	.ExpA_CLK(ExpA_CLK),
	.un1_serialmemorydataout1_1(un1_serialmemorydataout1_1),
	.SerialMemoryDataOut(SerialMemoryDataOut),
	.N_1925(N_1925),
	.un1_expd8_clk0_1(un1_expd8_clk0_1),
	.intExpD8_Clk(DIO8_1_intExpD8_Clk),
	.N_2149(N_2149),
	.N_823_i_1z(N_823_i),
	.ExpD8_Load(DIO8_1_ExpD8_Load),
	.N_1965(N_1965),
	.EEPROMAccessFlag(ExpModLED_1_EEPROMAccessFlag),
	.N_830_i_1z(N_830_i),
	.un6_expdata_1_i_i(un6_expdata_1_i_i),
	.Exp2Q1_A(Exp2Q1_A),
	.N_830(N_830),
	.N_828(N_828),
	.N_826(N_826),
	.Exp2Q1_B(Exp2Q1_B),
	.N_1078(N_1078),
	.N_1086(N_1086),
	.N_1948(N_1948),
	.N_9_0(N_9_0),
	.N_53_mux(N_53_mux),
	.SerialMemoryDataControl(SerialMemoryDataControl),
	.un1_expdata_i(ExpSigRoute_3_un1_expdata_i),
	.N_1107_i(N_1107_i),
	.N_1107(N_1107)
);
  ExpSigRoute_2 ExpSigRoute_4 (
	.ExpLEDSelect_0(ExpLEDSelect[3]),
	.OutputShiftRegister_0(DIO8_1_OutputShiftRegister[15]),
	.Exp3Data_in(Exp3Data_in[4:0]),
	.ShiftRegister3_0(ExpModLED_1_ShiftRegister3[7]),
	.State(ExpModLED_1_State[1:0]),
	.serialMemDataOut(serialMemDataOut[24:22]),
	.Exp3Mux(Exp3Mux[1:0]),
	.N_871_i(N_871_i),
	.un1_expa_clk5_2(un1_expa_clk5_2),
	.ExpA_CLK(ExpA_CLK),
	.un1_serialmemorydataout1_2(un1_serialmemorydataout1_2),
	.SerialMemoryDataOut(SerialMemoryDataOut),
	.N_1925(N_1925),
	.un1_expd8_clk0_2(un1_expd8_clk0_2),
	.intExpD8_Clk(DIO8_1_intExpD8_Clk),
	.N_2149(N_2149),
	.N_841_i_1z(N_841_i),
	.N_839_i_1z(N_839_i),
	.N_1085(N_1085),
	.ExpD8_Load(DIO8_1_ExpD8_Load),
	.N_1944(N_1944),
	.N_847_i_1z(N_847_i),
	.un6_expdata_2_i_i(un6_expdata_2_i_i),
	.Exp3Q1_A(Exp3Q1_A),
	.N_843(N_843),
	.Exp3Q1_B(Exp3Q1_B),
	.N_845(N_845),
	.N_1077(N_1077),
	.N_1948(N_1948),
	.N_17(N_17),
	.N_53_mux_0(N_53_mux_0),
	.SerialMemoryDataControl(SerialMemoryDataControl),
	.EEPROMAccessFlag(ExpModLED_1_EEPROMAccessFlag),
	.un1_expdata_i(ExpSigRoute_4_un1_expdata_i),
	.N_1124_i(N_1124_i),
	.N_1124(N_1124)
);
  DIO8 DIO8_1 (
	.AnlgDATA_m_0_0(DIO8_1_AnlgDATA_m_0[3]),
	.d8DataOut_m6({DIO8_1_d8DataOut_m6[31:27], N_4183, DIO8_1_d8DataOut_m6[25:19], N_4182, DIO8_1_d8DataOut_m6[17:6], N_4181, DIO8_1_d8DataOut_m6[4:1]}),
	.d8DataOut_m2_8(DIO8_1_d8DataOut_m2[26]),
	.d8DataOut_m2_0(DIO8_1_d8DataOut_m2[18]),
	.State_srsts_0_i_o3_0_o2_0(State_srsts_0_i_o3_0_o2[0]),
	.Exp1Data_in_0(Exp1Data_in[4]),
	.Exp0Data_in_0(Exp0Data_in[4]),
	.Exp3Data_in_0(Exp3Data_in[4]),
	.Exp2Data_in_0(Exp2Data_in[4]),
	.ExtADDR_c_0(ExtADDR_c[3]),
	.ExtADDR_c_7(ExtADDR_c[10]),
	.ExtADDR_c_1(ExtADDR_c[4]),
	.ExtADDR_c_4(ExtADDR_c[7]),
	.ExtADDR_c_5(ExtADDR_c[8]),
	.d8DataOut_5(d8DataOut[5]),
	.d8DataOut_0(d8DataOut[0]),
	.d8DataOut_m5_0(DIO8_1_d8DataOut_m5[18]),
	.d8DataOut_m5_8(DIO8_1_d8DataOut_m5[26]),
	.ExpSlot(DIO8_1_ExpSlot[1:0]),
	.OutputShiftRegister_0(DIO8_1_OutputShiftRegister[15]),
	.Counter(DIO8_1_Counter[4:0]),
	.ExpDIO8ConfigWrite(ExpDIO8ConfigWrite[3:0]),
	.DATA_in(DATA_in[31:0]),
	.D8InputReg0({DIO8_1_D8InputReg0[7:6], N_4184, DIO8_1_D8InputReg0[4:1]}),
	.State({DIO8_1_State[10:9], N_4186, N_4185, DIO8_1_State[6:0]}),
	.State_ns_4(DIO8_1_State_ns[10]),
	.State_ns_0(DIO8_1_State_ns[6]),
	.un18_anlgdata_0_o2(un18_anlgdata_0_o2),
	.N_2197(N_2197),
	.un136_data_i(un136_data_i),
	.N_878_i(N_878_i),
	.N_239(N_239),
	.N_151(DIO8_1_N_151),
	.N_1934(N_1934),
	.N_1941(N_1941),
	.N_1083(N_1083),
	.N_2246(N_2246),
	.N_2244(N_2244),
	.N_2245(N_2245),
	.N_426_i(N_426_i),
	.N_1105(N_1105),
	.N_1106(N_1106),
	.N_1944(N_1944),
	.N_1124(N_1124),
	.N_1965(N_1965),
	.N_1107(N_1107),
	.N_1794_i(N_1794_i),
	.N_1793_i(N_1793_i),
	.N_1068_i(N_1068_i),
	.N_1955(N_1955),
	.N_1966(N_1966),
	.InputShiftRegister_0_sqmuxa_1_i_a2_2_1z(DIO8_1_InputShiftRegister_0_sqmuxa_1_i_a2_2),
	.SlowEnable(ExpModLED_1_SlowEnable),
	.N_1538(N_1538),
	.N_303_i(N_303_i),
	.N_301_i(N_301_i),
	.N_2208(N_2208),
	.N_1909(N_1909),
	.N_2216(N_2216),
	.N_1904(N_1904),
	.N_2009(N_2009),
	.N_1945(N_1945),
	.N_386_i(N_386_i),
	.N_147_i(DIO8_1_N_147_i),
	.N_384_i(N_384_i),
	.N_758_i(N_758_i),
	.N_366_i(N_366_i),
	.N_759_i(N_759_i),
	.N_760_i(N_760_i),
	.H1_CLKWR_c(H1_CLKWR_c),
	.m95_0_a2(m95_0_a2),
	.m94_0_a2(m94_0_a2),
	.N_761_i(N_761_i),
	.ExpD8_Latch_1z(DIO8_1_ExpD8_Latch),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.ExpD8_Load_1z(DIO8_1_ExpD8_Load),
	.un1_intExpD8_Clk_1(DIO8_1_un1_intExpD8_Clk_1),
	.intExpD8_Clk_1z(DIO8_1_intExpD8_Clk),
	.N_762_i(N_762_i),
	.IntWrite_1z(DIO8_1_IntWrite),
	.ExpSlot_2_sqmuxa(DIO8_1_ExpSlot_2_sqmuxa),
	.Exp0D8_OE(Exp0D8_OE),
	.N_427_i(N_427_i),
	.N_395_i(N_395_i),
	.N_380_i(N_380_i),
	.N_763_i(N_763_i),
	.SysRESET_arst_i(SysRESET_arst_i),
	.N_4074_i(N_4074_i),
	.SysClk(SysClk),
	.SynchedTick_Delay_1z(DIO8_1_SynchedTick_Delay)
);
  ControlOutput CtrlOut_2 (
	.DATA_in(DATA_in[15:0]),
	.PowerUp(PowerUp),
	.N_4074_i(N_4074_i),
	.Axis1ControlOutputWrite(Axis1ControlOutputWrite),
	.SysRESET_arst_i(SysRESET_arst_i),
	.M_OUT1_DATA_c(M_OUT1_DATA_c),
	.un2_enable(CtrlIO_1_StateMachine_un2_enable),
	.M_OUT1_CONTROL_c(M_OUT1_CONTROL_c),
	.SysRESET_i(SysRESET_i),
	.H1_CLKWR_c(H1_CLKWR_c),
	.Enable(Enable),
	.M_OUT1_CLK_c(M_OUT1_CLK_c),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.SysClk(SysClk)
);
  ControlOutput_1 CtrlOut_1 (
	.DATA_in(DATA_in[15:0]),
	.PowerUp(PowerUp),
	.N_4074_i(N_4074_i),
	.Axis0ControlOutputWrite(Axis0ControlOutputWrite),
	.SysRESET_arst_i(SysRESET_arst_i),
	.M_OUT0_DATA_c(M_OUT0_DATA_c),
	.un2_enable(CtrlIO_1_StateMachine_un2_enable),
	.M_OUT0_CONTROL_c(M_OUT0_CONTROL_c),
	.SysRESET_i(SysRESET_i),
	.H1_CLKWR_c(H1_CLKWR_c),
	.Enable(Enable),
	.M_OUT0_CLK_c(M_OUT0_CLK_c),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.SysClk(SysClk)
);
  TickSync TickSync_1 (
	.State_srsts_0_i_o3_0_o2_0(State_srsts_0_i_o3_0_o2[0]),
	.SysRESET(ClkCtrl_1_SysRESET),
	.SynchedTick60(SynchedTick60),
	.SysClk(SysClk),
	.H1_CLK(H1_CLK),
	.LOOPTICK_arst_i(LOOPTICK_arst_i),
	.SynchedTick_i(ExpModLED_1_SynchedTick_i),
	.N_4074_i(N_4074_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Top */

