{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708140070458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708140070470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 19:21:10 2024 " "Processing started: Fri Feb 16 19:21:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708140070470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140070470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5_P2 -c Lab5_P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5_P2 -c Lab5_P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140070470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708140070920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708140070920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_P2 " "Found entity 1: Lab5_P2" {  } { { "Lab5_P2.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab5/synthesis/Lab5_P2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708140082140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140082140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multControl.v(26) " "Verilog HDL information at multControl.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/multControl.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/multControl.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708140082140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tao wang/desktop/eec180/lab5/hdl/multcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab5/hdl/multcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 multControl " "Found entity 1: multControl" {  } { { "../hdl/multControl.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/multControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708140082156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140082156 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CompCs multControl.v(74) " "Verilog HDL error at multControl.v(74): object \"CompCs\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/multControl.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/multControl.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1708140082156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tao Wang/Desktop/EEC180/lab5/synthesis/Lab5_P2.map.smsg " "Generated suppressed messages file C:/Users/Tao Wang/Desktop/EEC180/lab5/synthesis/Lab5_P2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140082173 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708140082800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 16 19:21:22 2024 " "Processing ended: Fri Feb 16 19:21:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708140082800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708140082800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708140082800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140082800 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708140083493 ""}
