module fifo_8_8(
  input clk,
  input rst,
  input wr_en,
  input rd_en,
  input [7:0] data_in,
  output reg [7:0] data_out,
  output full,
  output empty
);

reg [2:0] wr_ptr=0;
reg [2:0] rd_ptr=0;

reg [7:0] mem[0:7];
integer i;

always @(posedge clk)
begin
 if(rst)
 begin
    wr_ptr <= 0;
    rd_ptr <= 0;
    data_out <= 0;
 end
 else
 begin
    if(wr_en && !full)
    begin
        mem[wr_ptr] <= data_in;
        wr_ptr <= wr_ptr + 1;
    end

    if(rd_en && !empty)
    begin
        data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
    end
 end
end
assign full  = ((wr_ptr + 1'b1 ) == rd_ptr) ? 1'b1:1'b0;
assign empty = wr_ptr == rd_ptr;

endmodule