Start time: 16:55:33 on Sep 12,2025
qverilog EXAMPLE2.v 
-- Compiling module EXAMPLE2

Top level modules:
	EXAMPLE2
# vsim -lib work work.EXAMPLE2 -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.EXAMPLE2(fast)
# run -all
# a=1 b=1 cin=1 carry=1 sum=1
# i=10 s=1 mux=1
# d=10 encoder=1
# a=1111 b=1111 g=0 l=0 e=1
# i=11 s=0 mux=1
# a=0 b=1 cin=1 carry=1 sum=0
# d=1000 encoder=11
# a=1100 b=1 g=1 l=0 e=0
# i=1 s=0 mux=1
# i=11 s=1 mux=1
# i=0 s=1 mux=0
# a=0 b=0 cin=1 carry=0 sum=1
#  quit -f
# End time: 16:55:36 on Sep 12,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
