Classic Timing Analyzer report for cpuVERILOG
Thu Jun 27 16:23:39 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.858 ns    ; count[1]    ; Opcode[1]$latch ; --         ; count[2] ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.746 ns    ; in[1]$latch ; in[1]           ; count[1]   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.146 ns   ; count[0]    ; Opcode[0]$latch ; --         ; count[1] ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; count[1]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; count[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+----------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To              ; To Clock ;
+-------+--------------+------------+----------+-----------------+----------+
; N/A   ; None         ; 1.858 ns   ; count[1] ; Opcode[1]$latch ; count[2] ;
; N/A   ; None         ; 1.368 ns   ; count[1] ; Opcode[1]$latch ; count[1] ;
; N/A   ; None         ; 1.226 ns   ; count[0] ; in[0]$latch     ; count[2] ;
; N/A   ; None         ; 1.222 ns   ; count[2] ; Opcode[2]$latch ; count[2] ;
; N/A   ; None         ; 1.206 ns   ; count[0] ; Opcode[0]$latch ; count[2] ;
; N/A   ; None         ; 1.096 ns   ; count[0] ; in[1]$latch     ; count[2] ;
; N/A   ; None         ; 0.732 ns   ; count[2] ; Opcode[2]$latch ; count[1] ;
; N/A   ; None         ; 0.731 ns   ; count[0] ; in[0]$latch     ; count[1] ;
; N/A   ; None         ; 0.716 ns   ; count[0] ; Opcode[0]$latch ; count[1] ;
; N/A   ; None         ; 0.601 ns   ; count[0] ; in[1]$latch     ; count[1] ;
+-------+--------------+------------+----------+-----------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+-----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To        ; From Clock ;
+-------+--------------+------------+-----------------+-----------+------------+
; N/A   ; None         ; 9.746 ns   ; in[1]$latch     ; in[1]     ; count[1]   ;
; N/A   ; None         ; 9.670 ns   ; Opcode[0]$latch ; Opcode[0] ; count[1]   ;
; N/A   ; None         ; 9.251 ns   ; in[1]$latch     ; in[1]     ; count[2]   ;
; N/A   ; None         ; 9.180 ns   ; Opcode[0]$latch ; Opcode[0] ; count[2]   ;
; N/A   ; None         ; 8.802 ns   ; Opcode[1]$latch ; Opcode[1] ; count[1]   ;
; N/A   ; None         ; 8.644 ns   ; in[0]$latch     ; in[0]     ; count[1]   ;
; N/A   ; None         ; 8.553 ns   ; Opcode[2]$latch ; Opcode[2] ; count[1]   ;
; N/A   ; None         ; 8.312 ns   ; Opcode[1]$latch ; Opcode[1] ; count[2]   ;
; N/A   ; None         ; 8.149 ns   ; in[0]$latch     ; in[0]     ; count[2]   ;
; N/A   ; None         ; 8.063 ns   ; Opcode[2]$latch ; Opcode[2] ; count[2]   ;
+-------+--------------+------------+-----------------+-----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+----------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To              ; To Clock ;
+---------------+-------------+-----------+----------+-----------------+----------+
; N/A           ; None        ; -0.146 ns ; count[0] ; Opcode[0]$latch ; count[1] ;
; N/A           ; None        ; -0.159 ns ; count[2] ; Opcode[2]$latch ; count[1] ;
; N/A           ; None        ; -0.181 ns ; count[0] ; in[1]$latch     ; count[1] ;
; N/A           ; None        ; -0.308 ns ; count[0] ; in[0]$latch     ; count[1] ;
; N/A           ; None        ; -0.636 ns ; count[0] ; Opcode[0]$latch ; count[2] ;
; N/A           ; None        ; -0.649 ns ; count[2] ; Opcode[2]$latch ; count[2] ;
; N/A           ; None        ; -0.676 ns ; count[0] ; in[1]$latch     ; count[2] ;
; N/A           ; None        ; -0.803 ns ; count[0] ; in[0]$latch     ; count[2] ;
; N/A           ; None        ; -0.953 ns ; count[1] ; Opcode[1]$latch ; count[1] ;
; N/A           ; None        ; -1.443 ns ; count[1] ; Opcode[1]$latch ; count[2] ;
+---------------+-------------+-----------+----------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 27 16:23:39 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Opcode[0]$latch" is a latch
    Warning: Node "Opcode[1]$latch" is a latch
    Warning: Node "Opcode[2]$latch" is a latch
    Warning: Node "in[0]$latch" is a latch
    Warning: Node "in[1]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "count[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "count[2]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Mux7~1" as buffer
    Info: Detected gated clock "Mux7~0" as buffer
Info: tsu for register "Opcode[1]$latch" (data pin = "count[1]", clock pin = "count[2]") is 1.858 ns
    Info: + Longest pin to register delay is 6.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; CLK Node = 'count[1]'
        Info: 2: + IC(5.091 ns) + CELL(0.272 ns) = 6.200 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; REG Node = 'Opcode[1]$latch'
        Info: Total cell delay = 1.109 ns ( 17.89 % )
        Info: Total interconnect delay = 5.091 ns ( 82.11 % )
    Info: + Micro setup delay of destination is 0.415 ns
    Info: - Shortest clock path from clock "count[2]" to destination register is 4.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'count[2]'
        Info: 2: + IC(1.286 ns) + CELL(0.154 ns) = 2.294 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'Mux7~0'
        Info: 3: + IC(1.385 ns) + CELL(0.000 ns) = 3.679 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Mux7~0clkctrl'
        Info: 4: + IC(0.924 ns) + CELL(0.154 ns) = 4.757 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; REG Node = 'Opcode[1]$latch'
        Info: Total cell delay = 1.162 ns ( 24.43 % )
        Info: Total interconnect delay = 3.595 ns ( 75.57 % )
Info: tco from clock "count[1]" to destination pin "in[1]" through register "in[1]$latch" is 9.746 ns
    Info: + Longest clock path from clock "count[1]" to source register is 5.217 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; CLK Node = 'count[1]'
        Info: 2: + IC(1.901 ns) + CELL(0.053 ns) = 2.791 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 1; COMB Node = 'Mux7~1'
        Info: 3: + IC(1.476 ns) + CELL(0.000 ns) = 4.267 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'Mux7~1clkctrl'
        Info: 4: + IC(0.897 ns) + CELL(0.053 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 1; REG Node = 'in[1]$latch'
        Info: Total cell delay = 0.943 ns ( 18.08 % )
        Info: Total interconnect delay = 4.274 ns ( 81.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.529 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 1; REG Node = 'in[1]$latch'
        Info: 2: + IC(2.483 ns) + CELL(2.046 ns) = 4.529 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'in[1]'
        Info: Total cell delay = 2.046 ns ( 45.18 % )
        Info: Total interconnect delay = 2.483 ns ( 54.82 % )
Info: th for register "Opcode[0]$latch" (data pin = "count[0]", clock pin = "count[1]") is -0.146 ns
    Info: + Longest clock path from clock "count[1]" to destination register is 5.104 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; CLK Node = 'count[1]'
        Info: 2: + IC(1.894 ns) + CELL(0.053 ns) = 2.784 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'Mux7~0'
        Info: 3: + IC(1.385 ns) + CELL(0.000 ns) = 4.169 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Mux7~0clkctrl'
        Info: 4: + IC(0.882 ns) + CELL(0.053 ns) = 5.104 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 1; REG Node = 'Opcode[0]$latch'
        Info: Total cell delay = 0.943 ns ( 18.48 % )
        Info: Total interconnect delay = 4.161 ns ( 81.52 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 3; PIN Node = 'count[0]'
        Info: 2: + IC(4.287 ns) + CELL(0.154 ns) = 5.250 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 1; REG Node = 'Opcode[0]$latch'
        Info: Total cell delay = 0.963 ns ( 18.34 % )
        Info: Total interconnect delay = 4.287 ns ( 81.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Thu Jun 27 16:23:39 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


