<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>AArch64 Registers</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="alphindextitle">AArch64 System Registers</h1><div><p class="iformindex"><span class="insnheading"><a href="AArch64-actlr_el1.html" id="ACTLR_EL1" name="ACTLR_EL1">ACTLR_EL1</a>:
        Auxiliary Control Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-actlr_el2.html" id="ACTLR_EL2" name="ACTLR_EL2">ACTLR_EL2</a>:
        Auxiliary Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-actlr_el3.html" id="ACTLR_EL3" name="ACTLR_EL3">ACTLR_EL3</a>:
        Auxiliary Control Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr0_el1.html" id="AFSR0_EL1" name="AFSR0_EL1">AFSR0_EL1</a>:
        Auxiliary Fault Status Register 0 (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr0_el2.html" id="AFSR0_EL2" name="AFSR0_EL2">AFSR0_EL2</a>:
        Auxiliary Fault Status Register 0 (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr0_el3.html" id="AFSR0_EL3" name="AFSR0_EL3">AFSR0_EL3</a>:
        Auxiliary Fault Status Register 0 (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr1_el1.html" id="AFSR1_EL1" name="AFSR1_EL1">AFSR1_EL1</a>:
        Auxiliary Fault Status Register 1 (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr1_el2.html" id="AFSR1_EL2" name="AFSR1_EL2">AFSR1_EL2</a>:
        Auxiliary Fault Status Register 1 (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr1_el3.html" id="AFSR1_EL3" name="AFSR1_EL3">AFSR1_EL3</a>:
        Auxiliary Fault Status Register 1 (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-aidr_el1.html" id="AIDR_EL1" name="AIDR_EL1">AIDR_EL1</a>:
        Auxiliary ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amair_el1.html" id="AMAIR_EL1" name="AMAIR_EL1">AMAIR_EL1</a>:
        Auxiliary Memory Attribute Indirection Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amair_el2.html" id="AMAIR_EL2" name="AMAIR_EL2">AMAIR_EL2</a>:
        Auxiliary Memory Attribute Indirection Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amair_el3.html" id="AMAIR_EL3" name="AMAIR_EL3">AMAIR_EL3</a>:
        Auxiliary Memory Attribute Indirection Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcfgr_el0.html" id="AMCFGR_EL0" name="AMCFGR_EL0">AMCFGR_EL0</a>:
        Activity Monitors Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcg1idr_el0.html" id="AMCG1IDR_EL0" name="AMCG1IDR_EL0">AMCG1IDR_EL0</a>:
        Activity Monitors Counter Group 1 Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcgcr_el0.html" id="AMCGCR_EL0" name="AMCGCR_EL0">AMCGCR_EL0</a>:
        Activity Monitors Counter Group Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcntenclr0_el0.html" id="AMCNTENCLR0_EL0" name="AMCNTENCLR0_EL0">AMCNTENCLR0_EL0</a>:
        Activity Monitors Count Enable Clear Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcntenclr1_el0.html" id="AMCNTENCLR1_EL0" name="AMCNTENCLR1_EL0">AMCNTENCLR1_EL0</a>:
        Activity Monitors Count Enable Clear Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcntenset0_el0.html" id="AMCNTENSET0_EL0" name="AMCNTENSET0_EL0">AMCNTENSET0_EL0</a>:
        Activity Monitors Count Enable Set Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcntenset1_el0.html" id="AMCNTENSET1_EL0" name="AMCNTENSET1_EL0">AMCNTENSET1_EL0</a>:
        Activity Monitors Count Enable Set Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amcr_el0.html" id="AMCR_EL0" name="AMCR_EL0">AMCR_EL0</a>:
        Activity Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amevcntr0n_el0.html" id="AMEVCNTR0&lt;n>_EL0" name="AMEVCNTR0&lt;n>_EL0">AMEVCNTR0&lt;n>_EL0</a>:
        Activity Monitors Event Counter Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amevcntr1n_el0.html" id="AMEVCNTR1&lt;n>_EL0" name="AMEVCNTR1&lt;n>_EL0">AMEVCNTR1&lt;n>_EL0</a>:
        Activity Monitors Event Counter Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amevcntvoff0n_el2.html" id="AMEVCNTVOFF0&lt;n>_EL2" name="AMEVCNTVOFF0&lt;n>_EL2">AMEVCNTVOFF0&lt;n>_EL2</a>:
        Activity Monitors Event Counter Virtual Offset Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amevcntvoff1n_el2.html" id="AMEVCNTVOFF1&lt;n>_EL2" name="AMEVCNTVOFF1&lt;n>_EL2">AMEVCNTVOFF1&lt;n>_EL2</a>:
        Activity Monitors Event Counter Virtual Offset Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amevtyper0n_el0.html" id="AMEVTYPER0&lt;n>_EL0" name="AMEVTYPER0&lt;n>_EL0">AMEVTYPER0&lt;n>_EL0</a>:
        Activity Monitors Event Type Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amevtyper1n_el0.html" id="AMEVTYPER1&lt;n>_EL0" name="AMEVTYPER1&lt;n>_EL0">AMEVTYPER1&lt;n>_EL0</a>:
        Activity Monitors Event Type Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-amuserenr_el0.html" id="AMUSERENR_EL0" name="AMUSERENR_EL0">AMUSERENR_EL0</a>:
        Activity Monitors User Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apdakeyhi_el1.html" id="APDAKeyHi_EL1" name="APDAKeyHi_EL1">APDAKeyHi_EL1</a>:
        Pointer Authentication Key A for Data (bits[127:64]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apdakeylo_el1.html" id="APDAKeyLo_EL1" name="APDAKeyLo_EL1">APDAKeyLo_EL1</a>:
        Pointer Authentication Key A for Data (bits[63:0]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apdbkeyhi_el1.html" id="APDBKeyHi_EL1" name="APDBKeyHi_EL1">APDBKeyHi_EL1</a>:
        Pointer Authentication Key B for Data (bits[127:64]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apdbkeylo_el1.html" id="APDBKeyLo_EL1" name="APDBKeyLo_EL1">APDBKeyLo_EL1</a>:
        Pointer Authentication Key B for Data (bits[63:0]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apgakeyhi_el1.html" id="APGAKeyHi_EL1" name="APGAKeyHi_EL1">APGAKeyHi_EL1</a>:
        Pointer Authentication Key A for Code (bits[127:64]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apgakeylo_el1.html" id="APGAKeyLo_EL1" name="APGAKeyLo_EL1">APGAKeyLo_EL1</a>:
        Pointer Authentication Key A for Code (bits[63:0]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apiakeyhi_el1.html" id="APIAKeyHi_EL1" name="APIAKeyHi_EL1">APIAKeyHi_EL1</a>:
        Pointer Authentication Key A for Instruction (bits[127:64]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apiakeylo_el1.html" id="APIAKeyLo_EL1" name="APIAKeyLo_EL1">APIAKeyLo_EL1</a>:
        Pointer Authentication Key A for Instruction (bits[63:0]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apibkeyhi_el1.html" id="APIBKeyHi_EL1" name="APIBKeyHi_EL1">APIBKeyHi_EL1</a>:
        Pointer Authentication Key B for Instruction (bits[127:64]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-apibkeylo_el1.html" id="APIBKeyLo_EL1" name="APIBKeyLo_EL1">APIBKeyLo_EL1</a>:
        Pointer Authentication Key B for Instruction (bits[63:0]) </span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ccsidr2_el1.html" id="CCSIDR2_EL1" name="CCSIDR2_EL1">CCSIDR2_EL1</a>:
        Current Cache Size ID Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ccsidr_el1.html" id="CCSIDR_EL1" name="CCSIDR_EL1">CCSIDR_EL1</a>:
        Current Cache Size ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-clidr_el1.html" id="CLIDR_EL1" name="CLIDR_EL1">CLIDR_EL1</a>:
        Cache Level ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntfrq_el0.html" id="CNTFRQ_EL0" name="CNTFRQ_EL0">CNTFRQ_EL0</a>:
        Counter-timer Frequency register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthctl_el2.html" id="CNTHCTL_EL2" name="CNTHCTL_EL2">CNTHCTL_EL2</a>:
        Counter-timer Hypervisor Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthps_ctl_el2.html" id="CNTHPS_CTL_EL2" name="CNTHPS_CTL_EL2">CNTHPS_CTL_EL2</a>:
        Counter-timer Secure Physical Timer Control register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthps_cval_el2.html" id="CNTHPS_CVAL_EL2" name="CNTHPS_CVAL_EL2">CNTHPS_CVAL_EL2</a>:
        Counter-timer Secure Physical Timer CompareValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthps_tval_el2.html" id="CNTHPS_TVAL_EL2" name="CNTHPS_TVAL_EL2">CNTHPS_TVAL_EL2</a>:
        Counter-timer Secure Physical Timer TimerValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthp_ctl_el2.html" id="CNTHP_CTL_EL2" name="CNTHP_CTL_EL2">CNTHP_CTL_EL2</a>:
        Counter-timer Hypervisor Physical Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthp_cval_el2.html" id="CNTHP_CVAL_EL2" name="CNTHP_CVAL_EL2">CNTHP_CVAL_EL2</a>:
        Counter-timer Physical Timer CompareValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthp_tval_el2.html" id="CNTHP_TVAL_EL2" name="CNTHP_TVAL_EL2">CNTHP_TVAL_EL2</a>:
        Counter-timer Physical Timer TimerValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthvs_ctl_el2.html" id="CNTHVS_CTL_EL2" name="CNTHVS_CTL_EL2">CNTHVS_CTL_EL2</a>:
        Counter-timer Secure Virtual Timer Control register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthvs_cval_el2.html" id="CNTHVS_CVAL_EL2" name="CNTHVS_CVAL_EL2">CNTHVS_CVAL_EL2</a>:
        Counter-timer Secure Virtual Timer CompareValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthvs_tval_el2.html" id="CNTHVS_TVAL_EL2" name="CNTHVS_TVAL_EL2">CNTHVS_TVAL_EL2</a>:
        Counter-timer Secure Virtual Timer TimerValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthv_ctl_el2.html" id="CNTHV_CTL_EL2" name="CNTHV_CTL_EL2">CNTHV_CTL_EL2</a>:
        Counter-timer Virtual Timer Control register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthv_cval_el2.html" id="CNTHV_CVAL_EL2" name="CNTHV_CVAL_EL2">CNTHV_CVAL_EL2</a>:
        Counter-timer Virtual Timer CompareValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthv_tval_el2.html" id="CNTHV_TVAL_EL2" name="CNTHV_TVAL_EL2">CNTHV_TVAL_EL2</a>:
        Counter-timer Virtual Timer TimerValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntkctl_el1.html" id="CNTKCTL_EL1" name="CNTKCTL_EL1">CNTKCTL_EL1</a>:
        Counter-timer Kernel Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntpctss_el0.html" id="CNTPCTSS_EL0" name="CNTPCTSS_EL0">CNTPCTSS_EL0</a>:
        Counter-timer Self-Synchronized Physical Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntpct_el0.html" id="CNTPCT_EL0" name="CNTPCT_EL0">CNTPCT_EL0</a>:
        Counter-timer Physical Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntpoff_el2.html" id="CNTPOFF_EL2" name="CNTPOFF_EL2">CNTPOFF_EL2</a>:
        Counter-timer Physical Offset register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntps_ctl_el1.html" id="CNTPS_CTL_EL1" name="CNTPS_CTL_EL1">CNTPS_CTL_EL1</a>:
        Counter-timer Physical Secure Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntps_cval_el1.html" id="CNTPS_CVAL_EL1" name="CNTPS_CVAL_EL1">CNTPS_CVAL_EL1</a>:
        Counter-timer Physical Secure Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntps_tval_el1.html" id="CNTPS_TVAL_EL1" name="CNTPS_TVAL_EL1">CNTPS_TVAL_EL1</a>:
        Counter-timer Physical Secure Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntp_ctl_el0.html" id="CNTP_CTL_EL0" name="CNTP_CTL_EL0">CNTP_CTL_EL0</a>:
        Counter-timer Physical Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntp_cval_el0.html" id="CNTP_CVAL_EL0" name="CNTP_CVAL_EL0">CNTP_CVAL_EL0</a>:
        Counter-timer Physical Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntp_tval_el0.html" id="CNTP_TVAL_EL0" name="CNTP_TVAL_EL0">CNTP_TVAL_EL0</a>:
        Counter-timer Physical Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntvctss_el0.html" id="CNTVCTSS_EL0" name="CNTVCTSS_EL0">CNTVCTSS_EL0</a>:
        Counter-timer Self-Synchronized Virtual Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntvct_el0.html" id="CNTVCT_EL0" name="CNTVCT_EL0">CNTVCT_EL0</a>:
        Counter-timer Virtual Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntvoff_el2.html" id="CNTVOFF_EL2" name="CNTVOFF_EL2">CNTVOFF_EL2</a>:
        Counter-timer Virtual Offset register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntv_ctl_el0.html" id="CNTV_CTL_EL0" name="CNTV_CTL_EL0">CNTV_CTL_EL0</a>:
        Counter-timer Virtual Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntv_cval_el0.html" id="CNTV_CVAL_EL0" name="CNTV_CVAL_EL0">CNTV_CVAL_EL0</a>:
        Counter-timer Virtual Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntv_tval_el0.html" id="CNTV_TVAL_EL0" name="CNTV_TVAL_EL0">CNTV_TVAL_EL0</a>:
        Counter-timer Virtual Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-contextidr_el1.html" id="CONTEXTIDR_EL1" name="CONTEXTIDR_EL1">CONTEXTIDR_EL1</a>:
        Context ID Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-contextidr_el2.html" id="CONTEXTIDR_EL2" name="CONTEXTIDR_EL2">CONTEXTIDR_EL2</a>:
        Context ID Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cpacr_el1.html" id="CPACR_EL1" name="CPACR_EL1">CPACR_EL1</a>:
        Architectural Feature Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cptr_el2.html" id="CPTR_EL2" name="CPTR_EL2">CPTR_EL2</a>:
        Architectural Feature Trap Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cptr_el3.html" id="CPTR_EL3" name="CPTR_EL3">CPTR_EL3</a>:
        Architectural Feature Trap Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-csselr_el1.html" id="CSSELR_EL1" name="CSSELR_EL1">CSSELR_EL1</a>:
        Cache Size Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ctr_el0.html" id="CTR_EL0" name="CTR_EL0">CTR_EL0</a>:
        Cache Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-currentel.html" id="CurrentEL" name="CurrentEL">CurrentEL</a>:
        Current Exception Level</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dacr32_el2.html" id="DACR32_EL2" name="DACR32_EL2">DACR32_EL2</a>:
        Domain Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-daif.html" id="DAIF" name="DAIF">DAIF</a>:
        Interrupt Mask Bits</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgauthstatus_el1.html" id="DBGAUTHSTATUS_EL1" name="DBGAUTHSTATUS_EL1">DBGAUTHSTATUS_EL1</a>:
        Debug Authentication Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgbcrn_el1.html" id="DBGBCR&lt;n>_EL1" name="DBGBCR&lt;n>_EL1">DBGBCR&lt;n>_EL1</a>:
        Debug Breakpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgbvrn_el1.html" id="DBGBVR&lt;n>_EL1" name="DBGBVR&lt;n>_EL1">DBGBVR&lt;n>_EL1</a>:
        Debug Breakpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgclaimclr_el1.html" id="DBGCLAIMCLR_EL1" name="DBGCLAIMCLR_EL1">DBGCLAIMCLR_EL1</a>:
        Debug CLAIM Tag Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgclaimset_el1.html" id="DBGCLAIMSET_EL1" name="DBGCLAIMSET_EL1">DBGCLAIMSET_EL1</a>:
        Debug CLAIM Tag Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgdtrrx_el0.html" id="DBGDTRRX_EL0" name="DBGDTRRX_EL0">DBGDTRRX_EL0</a>:
        Debug Data Transfer Register, Receive</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgdtrtx_el0.html" id="DBGDTRTX_EL0" name="DBGDTRTX_EL0">DBGDTRTX_EL0</a>:
        Debug Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgdtr_el0.html" id="DBGDTR_EL0" name="DBGDTR_EL0">DBGDTR_EL0</a>:
        Debug Data Transfer Register, half-duplex</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgprcr_el1.html" id="DBGPRCR_EL1" name="DBGPRCR_EL1">DBGPRCR_EL1</a>:
        Debug Power Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgvcr32_el2.html" id="DBGVCR32_EL2" name="DBGVCR32_EL2">DBGVCR32_EL2</a>:
        Debug Vector Catch Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgwcrn_el1.html" id="DBGWCR&lt;n>_EL1" name="DBGWCR&lt;n>_EL1">DBGWCR&lt;n>_EL1</a>:
        Debug Watchpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgwvrn_el1.html" id="DBGWVR&lt;n>_EL1" name="DBGWVR&lt;n>_EL1">DBGWVR&lt;n>_EL1</a>:
        Debug Watchpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dczid_el0.html" id="DCZID_EL0" name="DCZID_EL0">DCZID_EL0</a>:
        Data Cache Zero ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-disr_el1.html" id="DISR_EL1" name="DISR_EL1">DISR_EL1</a>:
        Deferred Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dit.html" id="DIT" name="DIT">DIT</a>:
        Data Independent Timing</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dlr_el0.html" id="DLR_EL0" name="DLR_EL0">DLR_EL0</a>:
        Debug Link Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dspsr_el0.html" id="DSPSR_EL0" name="DSPSR_EL0">DSPSR_EL0</a>:
        Debug Saved Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-elr_el1.html" id="ELR_EL1" name="ELR_EL1">ELR_EL1</a>:
        Exception Link Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-elr_el2.html" id="ELR_EL2" name="ELR_EL2">ELR_EL2</a>:
        Exception Link Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-elr_el3.html" id="ELR_EL3" name="ELR_EL3">ELR_EL3</a>:
        Exception Link Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erridr_el1.html" id="ERRIDR_EL1" name="ERRIDR_EL1">ERRIDR_EL1</a>:
        Error Record ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-errselr_el1.html" id="ERRSELR_EL1" name="ERRSELR_EL1">ERRSELR_EL1</a>:
        Error Record Select Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxaddr_el1.html" id="ERXADDR_EL1" name="ERXADDR_EL1">ERXADDR_EL1</a>:
        Selected Error Record Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxctlr_el1.html" id="ERXCTLR_EL1" name="ERXCTLR_EL1">ERXCTLR_EL1</a>:
        Selected Error Record Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxfr_el1.html" id="ERXFR_EL1" name="ERXFR_EL1">ERXFR_EL1</a>:
        Selected Error Record Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxmisc0_el1.html" id="ERXMISC0_EL1" name="ERXMISC0_EL1">ERXMISC0_EL1</a>:
        Selected Error Record Miscellaneous Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxmisc1_el1.html" id="ERXMISC1_EL1" name="ERXMISC1_EL1">ERXMISC1_EL1</a>:
        Selected Error Record Miscellaneous Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxmisc2_el1.html" id="ERXMISC2_EL1" name="ERXMISC2_EL1">ERXMISC2_EL1</a>:
        Selected Error Record Miscellaneous Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxmisc3_el1.html" id="ERXMISC3_EL1" name="ERXMISC3_EL1">ERXMISC3_EL1</a>:
        Selected Error Record Miscellaneous Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxpfgcdn_el1.html" id="ERXPFGCDN_EL1" name="ERXPFGCDN_EL1">ERXPFGCDN_EL1</a>:
        Selected Pseudo-fault Generation Countdown register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxpfgctl_el1.html" id="ERXPFGCTL_EL1" name="ERXPFGCTL_EL1">ERXPFGCTL_EL1</a>:
        Selected Pseudo-fault Generation Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxpfgf_el1.html" id="ERXPFGF_EL1" name="ERXPFGF_EL1">ERXPFGF_EL1</a>:
        Selected Pseudo-fault Generation Feature register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-erxstatus_el1.html" id="ERXSTATUS_EL1" name="ERXSTATUS_EL1">ERXSTATUS_EL1</a>:
        Selected Error Record Primary Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el1.html" id="ESR_EL1" name="ESR_EL1">ESR_EL1</a>:
        Exception Syndrome Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el2.html" id="ESR_EL2" name="ESR_EL2">ESR_EL2</a>:
        Exception Syndrome Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el3.html" id="ESR_EL3" name="ESR_EL3">ESR_EL3</a>:
        Exception Syndrome Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-far_el1.html" id="FAR_EL1" name="FAR_EL1">FAR_EL1</a>:
        Fault Address Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-far_el2.html" id="FAR_EL2" name="FAR_EL2">FAR_EL2</a>:
        Fault Address Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-far_el3.html" id="FAR_EL3" name="FAR_EL3">FAR_EL3</a>:
        Fault Address Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-fpcr.html" id="FPCR" name="FPCR">FPCR</a>:
        Floating-point Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-fpexc32_el2.html" id="FPEXC32_EL2" name="FPEXC32_EL2">FPEXC32_EL2</a>:
        Floating-Point Exception Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-fpsr.html" id="FPSR" name="FPSR">FPSR</a>:
        Floating-point Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-gcr_el1.html" id="GCR_EL1" name="GCR_EL1">GCR_EL1</a>:
        Tag Control Register.</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-gmid_el1.html" id="GMID_EL1" name="GMID_EL1">GMID_EL1</a>:
         Multiple tag transfer ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hacr_el2.html" id="HACR_EL2" name="HACR_EL2">HACR_EL2</a>:
        Hypervisor Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hafgrtr_el2.html" id="HAFGRTR_EL2" name="HAFGRTR_EL2">HAFGRTR_EL2</a>:
        Hypervisor Activity Monitors Fine-Grained Read Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hcr_el2.html" id="HCR_EL2" name="HCR_EL2">HCR_EL2</a>:
        Hypervisor Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hdfgrtr_el2.html" id="HDFGRTR_EL2" name="HDFGRTR_EL2">HDFGRTR_EL2</a>:
        Hypervisor Debug Fine-Grained Read Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hdfgwtr_el2.html" id="HDFGWTR_EL2" name="HDFGWTR_EL2">HDFGWTR_EL2</a>:
        Hypervisor Debug Fine-Grained Write Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hfgitr_el2.html" id="HFGITR_EL2" name="HFGITR_EL2">HFGITR_EL2</a>:
        Hypervisor Fine-Grained Instruction Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hfgrtr_el2.html" id="HFGRTR_EL2" name="HFGRTR_EL2">HFGRTR_EL2</a>:
        Hypervisor Fine-Grained Read Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hfgwtr_el2.html" id="HFGWTR_EL2" name="HFGWTR_EL2">HFGWTR_EL2</a>:
        Hypervisor Fine-Grained Write Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hpfar_el2.html" id="HPFAR_EL2" name="HPFAR_EL2">HPFAR_EL2</a>:
        Hypervisor IPA Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-hstr_el2.html" id="HSTR_EL2" name="HSTR_EL2">HSTR_EL2</a>:
        Hypervisor System Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ap0rn_el1.html" id="ICC_AP0R&lt;n>_EL1" name="ICC_AP0R&lt;n>_EL1">ICC_AP0R&lt;n>_EL1</a>:
        Interrupt Controller Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ap1rn_el1.html" id="ICC_AP1R&lt;n>_EL1" name="ICC_AP1R&lt;n>_EL1">ICC_AP1R&lt;n>_EL1</a>:
        Interrupt Controller Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_asgi1r_el1.html" id="ICC_ASGI1R_EL1" name="ICC_ASGI1R_EL1">ICC_ASGI1R_EL1</a>:
        Interrupt Controller Alias Software Generated Interrupt Group 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_bpr0_el1.html" id="ICC_BPR0_EL1" name="ICC_BPR0_EL1">ICC_BPR0_EL1</a>:
        Interrupt Controller Binary Point Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_bpr1_el1.html" id="ICC_BPR1_EL1" name="ICC_BPR1_EL1">ICC_BPR1_EL1</a>:
        Interrupt Controller Binary Point Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ctlr_el1.html" id="ICC_CTLR_EL1" name="ICC_CTLR_EL1">ICC_CTLR_EL1</a>:
        Interrupt Controller Control Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ctlr_el3.html" id="ICC_CTLR_EL3" name="ICC_CTLR_EL3">ICC_CTLR_EL3</a>:
        Interrupt Controller Control Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_dir_el1.html" id="ICC_DIR_EL1" name="ICC_DIR_EL1">ICC_DIR_EL1</a>:
        Interrupt Controller Deactivate Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_eoir0_el1.html" id="ICC_EOIR0_EL1" name="ICC_EOIR0_EL1">ICC_EOIR0_EL1</a>:
        Interrupt Controller End Of Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_eoir1_el1.html" id="ICC_EOIR1_EL1" name="ICC_EOIR1_EL1">ICC_EOIR1_EL1</a>:
        Interrupt Controller End Of Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_hppir0_el1.html" id="ICC_HPPIR0_EL1" name="ICC_HPPIR0_EL1">ICC_HPPIR0_EL1</a>:
        Interrupt Controller Highest Priority Pending Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_hppir1_el1.html" id="ICC_HPPIR1_EL1" name="ICC_HPPIR1_EL1">ICC_HPPIR1_EL1</a>:
        Interrupt Controller Highest Priority Pending Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_iar0_el1.html" id="ICC_IAR0_EL1" name="ICC_IAR0_EL1">ICC_IAR0_EL1</a>:
        Interrupt Controller Interrupt Acknowledge Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_iar1_el1.html" id="ICC_IAR1_EL1" name="ICC_IAR1_EL1">ICC_IAR1_EL1</a>:
        Interrupt Controller Interrupt Acknowledge Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_igrpen0_el1.html" id="ICC_IGRPEN0_EL1" name="ICC_IGRPEN0_EL1">ICC_IGRPEN0_EL1</a>:
        Interrupt Controller Interrupt Group 0 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_igrpen1_el1.html" id="ICC_IGRPEN1_EL1" name="ICC_IGRPEN1_EL1">ICC_IGRPEN1_EL1</a>:
        Interrupt Controller Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_igrpen1_el3.html" id="ICC_IGRPEN1_EL3" name="ICC_IGRPEN1_EL3">ICC_IGRPEN1_EL3</a>:
        Interrupt Controller Interrupt Group 1 Enable register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_pmr_el1.html" id="ICC_PMR_EL1" name="ICC_PMR_EL1">ICC_PMR_EL1</a>:
        Interrupt Controller Interrupt Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_rpr_el1.html" id="ICC_RPR_EL1" name="ICC_RPR_EL1">ICC_RPR_EL1</a>:
        Interrupt Controller Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sgi0r_el1.html" id="ICC_SGI0R_EL1" name="ICC_SGI0R_EL1">ICC_SGI0R_EL1</a>:
        Interrupt Controller Software Generated Interrupt Group 0 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sgi1r_el1.html" id="ICC_SGI1R_EL1" name="ICC_SGI1R_EL1">ICC_SGI1R_EL1</a>:
        Interrupt Controller Software Generated Interrupt Group 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sre_el1.html" id="ICC_SRE_EL1" name="ICC_SRE_EL1">ICC_SRE_EL1</a>:
        Interrupt Controller System Register Enable register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sre_el2.html" id="ICC_SRE_EL2" name="ICC_SRE_EL2">ICC_SRE_EL2</a>:
        Interrupt Controller System Register Enable register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sre_el3.html" id="ICC_SRE_EL3" name="ICC_SRE_EL3">ICC_SRE_EL3</a>:
        Interrupt Controller System Register Enable register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_ap0rn_el2.html" id="ICH_AP0R&lt;n>_EL2" name="ICH_AP0R&lt;n>_EL2">ICH_AP0R&lt;n>_EL2</a>:
        Interrupt Controller Hyp Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_ap1rn_el2.html" id="ICH_AP1R&lt;n>_EL2" name="ICH_AP1R&lt;n>_EL2">ICH_AP1R&lt;n>_EL2</a>:
        Interrupt Controller Hyp Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_eisr_el2.html" id="ICH_EISR_EL2" name="ICH_EISR_EL2">ICH_EISR_EL2</a>:
        Interrupt Controller End of Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_elrsr_el2.html" id="ICH_ELRSR_EL2" name="ICH_ELRSR_EL2">ICH_ELRSR_EL2</a>:
        Interrupt Controller Empty List Register Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_hcr_el2.html" id="ICH_HCR_EL2" name="ICH_HCR_EL2">ICH_HCR_EL2</a>:
        Interrupt Controller Hyp Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_lrn_el2.html" id="ICH_LR&lt;n>_EL2" name="ICH_LR&lt;n>_EL2">ICH_LR&lt;n>_EL2</a>:
        Interrupt Controller List Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_misr_el2.html" id="ICH_MISR_EL2" name="ICH_MISR_EL2">ICH_MISR_EL2</a>:
        Interrupt Controller Maintenance Interrupt State Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_vmcr_el2.html" id="ICH_VMCR_EL2" name="ICH_VMCR_EL2">ICH_VMCR_EL2</a>:
        Interrupt Controller Virtual Machine Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_vtr_el2.html" id="ICH_VTR_EL2" name="ICH_VTR_EL2">ICH_VTR_EL2</a>:
        Interrupt Controller VGIC Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_ap0rn_el1.html" id="ICV_AP0R&lt;n>_EL1" name="ICV_AP0R&lt;n>_EL1">ICV_AP0R&lt;n>_EL1</a>:
        Interrupt Controller Virtual Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_ap1rn_el1.html" id="ICV_AP1R&lt;n>_EL1" name="ICV_AP1R&lt;n>_EL1">ICV_AP1R&lt;n>_EL1</a>:
        Interrupt Controller Virtual Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_bpr0_el1.html" id="ICV_BPR0_EL1" name="ICV_BPR0_EL1">ICV_BPR0_EL1</a>:
        Interrupt Controller Virtual Binary Point Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_bpr1_el1.html" id="ICV_BPR1_EL1" name="ICV_BPR1_EL1">ICV_BPR1_EL1</a>:
        Interrupt Controller Virtual Binary Point Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_ctlr_el1.html" id="ICV_CTLR_EL1" name="ICV_CTLR_EL1">ICV_CTLR_EL1</a>:
        Interrupt Controller Virtual Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_dir_el1.html" id="ICV_DIR_EL1" name="ICV_DIR_EL1">ICV_DIR_EL1</a>:
        Interrupt Controller Deactivate Virtual Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_eoir0_el1.html" id="ICV_EOIR0_EL1" name="ICV_EOIR0_EL1">ICV_EOIR0_EL1</a>:
        Interrupt Controller Virtual End Of Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_eoir1_el1.html" id="ICV_EOIR1_EL1" name="ICV_EOIR1_EL1">ICV_EOIR1_EL1</a>:
        Interrupt Controller Virtual End Of Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_hppir0_el1.html" id="ICV_HPPIR0_EL1" name="ICV_HPPIR0_EL1">ICV_HPPIR0_EL1</a>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_hppir1_el1.html" id="ICV_HPPIR1_EL1" name="ICV_HPPIR1_EL1">ICV_HPPIR1_EL1</a>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_iar0_el1.html" id="ICV_IAR0_EL1" name="ICV_IAR0_EL1">ICV_IAR0_EL1</a>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_iar1_el1.html" id="ICV_IAR1_EL1" name="ICV_IAR1_EL1">ICV_IAR1_EL1</a>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_igrpen0_el1.html" id="ICV_IGRPEN0_EL1" name="ICV_IGRPEN0_EL1">ICV_IGRPEN0_EL1</a>:
        Interrupt Controller Virtual Interrupt Group 0 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_igrpen1_el1.html" id="ICV_IGRPEN1_EL1" name="ICV_IGRPEN1_EL1">ICV_IGRPEN1_EL1</a>:
        Interrupt Controller Virtual Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_pmr_el1.html" id="ICV_PMR_EL1" name="ICV_PMR_EL1">ICV_PMR_EL1</a>:
        Interrupt Controller Virtual Interrupt Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_rpr_el1.html" id="ICV_RPR_EL1" name="ICV_RPR_EL1">ICV_RPR_EL1</a>:
        Interrupt Controller Virtual Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64afr0_el1.html" id="ID_AA64AFR0_EL1" name="ID_AA64AFR0_EL1">ID_AA64AFR0_EL1</a>:
        AArch64 Auxiliary Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64afr1_el1.html" id="ID_AA64AFR1_EL1" name="ID_AA64AFR1_EL1">ID_AA64AFR1_EL1</a>:
        AArch64 Auxiliary Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64dfr0_el1.html" id="ID_AA64DFR0_EL1" name="ID_AA64DFR0_EL1">ID_AA64DFR0_EL1</a>:
        AArch64 Debug Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64dfr1_el1.html" id="ID_AA64DFR1_EL1" name="ID_AA64DFR1_EL1">ID_AA64DFR1_EL1</a>:
        AArch64 Debug Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64isar0_el1.html" id="ID_AA64ISAR0_EL1" name="ID_AA64ISAR0_EL1">ID_AA64ISAR0_EL1</a>:
        AArch64 Instruction Set Attribute Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64isar1_el1.html" id="ID_AA64ISAR1_EL1" name="ID_AA64ISAR1_EL1">ID_AA64ISAR1_EL1</a>:
        AArch64 Instruction Set Attribute Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64mmfr0_el1.html" id="ID_AA64MMFR0_EL1" name="ID_AA64MMFR0_EL1">ID_AA64MMFR0_EL1</a>:
        AArch64 Memory Model Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64mmfr1_el1.html" id="ID_AA64MMFR1_EL1" name="ID_AA64MMFR1_EL1">ID_AA64MMFR1_EL1</a>:
        AArch64 Memory Model Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64mmfr2_el1.html" id="ID_AA64MMFR2_EL1" name="ID_AA64MMFR2_EL1">ID_AA64MMFR2_EL1</a>:
        AArch64 Memory Model Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64pfr0_el1.html" id="ID_AA64PFR0_EL1" name="ID_AA64PFR0_EL1">ID_AA64PFR0_EL1</a>:
        AArch64 Processor Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64pfr1_el1.html" id="ID_AA64PFR1_EL1" name="ID_AA64PFR1_EL1">ID_AA64PFR1_EL1</a>:
        AArch64 Processor Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64zfr0_el1.html" id="ID_AA64ZFR0_EL1" name="ID_AA64ZFR0_EL1">ID_AA64ZFR0_EL1</a>:
        SVE Feature ID register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_afr0_el1.html" id="ID_AFR0_EL1" name="ID_AFR0_EL1">ID_AFR0_EL1</a>:
        AArch32 Auxiliary Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_dfr0_el1.html" id="ID_DFR0_EL1" name="ID_DFR0_EL1">ID_DFR0_EL1</a>:
        AArch32 Debug Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_dfr1_el1.html" id="ID_DFR1_EL1" name="ID_DFR1_EL1">ID_DFR1_EL1</a>:
        Debug Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar0_el1.html" id="ID_ISAR0_EL1" name="ID_ISAR0_EL1">ID_ISAR0_EL1</a>:
        AArch32 Instruction Set Attribute Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar1_el1.html" id="ID_ISAR1_EL1" name="ID_ISAR1_EL1">ID_ISAR1_EL1</a>:
        AArch32 Instruction Set Attribute Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar2_el1.html" id="ID_ISAR2_EL1" name="ID_ISAR2_EL1">ID_ISAR2_EL1</a>:
        AArch32 Instruction Set Attribute Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar3_el1.html" id="ID_ISAR3_EL1" name="ID_ISAR3_EL1">ID_ISAR3_EL1</a>:
        AArch32 Instruction Set Attribute Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar4_el1.html" id="ID_ISAR4_EL1" name="ID_ISAR4_EL1">ID_ISAR4_EL1</a>:
        AArch32 Instruction Set Attribute Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar5_el1.html" id="ID_ISAR5_EL1" name="ID_ISAR5_EL1">ID_ISAR5_EL1</a>:
        AArch32 Instruction Set Attribute Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar6_el1.html" id="ID_ISAR6_EL1" name="ID_ISAR6_EL1">ID_ISAR6_EL1</a>:
        AArch32 Instruction Set Attribute Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr0_el1.html" id="ID_MMFR0_EL1" name="ID_MMFR0_EL1">ID_MMFR0_EL1</a>:
        AArch32 Memory Model Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr1_el1.html" id="ID_MMFR1_EL1" name="ID_MMFR1_EL1">ID_MMFR1_EL1</a>:
        AArch32 Memory Model Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr2_el1.html" id="ID_MMFR2_EL1" name="ID_MMFR2_EL1">ID_MMFR2_EL1</a>:
        AArch32 Memory Model Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr3_el1.html" id="ID_MMFR3_EL1" name="ID_MMFR3_EL1">ID_MMFR3_EL1</a>:
        AArch32 Memory Model Feature Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr4_el1.html" id="ID_MMFR4_EL1" name="ID_MMFR4_EL1">ID_MMFR4_EL1</a>:
        AArch32 Memory Model Feature Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr5_el1.html" id="ID_MMFR5_EL1" name="ID_MMFR5_EL1">ID_MMFR5_EL1</a>:
        AArch32 Memory Model Feature Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_pfr0_el1.html" id="ID_PFR0_EL1" name="ID_PFR0_EL1">ID_PFR0_EL1</a>:
        AArch32 Processor Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_pfr1_el1.html" id="ID_PFR1_EL1" name="ID_PFR1_EL1">ID_PFR1_EL1</a>:
        AArch32 Processor Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_pfr2_el1.html" id="ID_PFR2_EL1" name="ID_PFR2_EL1">ID_PFR2_EL1</a>:
        AArch32 Processor Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ifsr32_el2.html" id="IFSR32_EL2" name="IFSR32_EL2">IFSR32_EL2</a>:
        Instruction Fault Status Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-isr_el1.html" id="ISR_EL1" name="ISR_EL1">ISR_EL1</a>:
        Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorc_el1.html" id="LORC_EL1" name="LORC_EL1">LORC_EL1</a>:
        LORegion Control (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorea_el1.html" id="LOREA_EL1" name="LOREA_EL1">LOREA_EL1</a>:
        LORegion End Address (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorid_el1.html" id="LORID_EL1" name="LORID_EL1">LORID_EL1</a>:
        LORegionID (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorn_el1.html" id="LORN_EL1" name="LORN_EL1">LORN_EL1</a>:
        LORegion Number (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorsa_el1.html" id="LORSA_EL1" name="LORSA_EL1">LORSA_EL1</a>:
        LORegion Start Address (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mair_el1.html" id="MAIR_EL1" name="MAIR_EL1">MAIR_EL1</a>:
        Memory Attribute Indirection Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mair_el2.html" id="MAIR_EL2" name="MAIR_EL2">MAIR_EL2</a>:
        Memory Attribute Indirection Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mair_el3.html" id="MAIR_EL3" name="MAIR_EL3">MAIR_EL3</a>:
        Memory Attribute Indirection Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdccint_el1.html" id="MDCCINT_EL1" name="MDCCINT_EL1">MDCCINT_EL1</a>:
        Monitor DCC Interrupt Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdccsr_el0.html" id="MDCCSR_EL0" name="MDCCSR_EL0">MDCCSR_EL0</a>:
        Monitor DCC Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdcr_el2.html" id="MDCR_EL2" name="MDCR_EL2">MDCR_EL2</a>:
        Monitor Debug Configuration Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdcr_el3.html" id="MDCR_EL3" name="MDCR_EL3">MDCR_EL3</a>:
        Monitor Debug Configuration Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdrar_el1.html" id="MDRAR_EL1" name="MDRAR_EL1">MDRAR_EL1</a>:
        Monitor Debug ROM Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdscr_el1.html" id="MDSCR_EL1" name="MDSCR_EL1">MDSCR_EL1</a>:
        Monitor Debug System Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-midr_el1.html" id="MIDR_EL1" name="MIDR_EL1">MIDR_EL1</a>:
        Main ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpam0_el1.html" id="MPAM0_EL1" name="MPAM0_EL1">MPAM0_EL1</a>:
        MPAM0 Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpam1_el1.html" id="MPAM1_EL1" name="MPAM1_EL1">MPAM1_EL1</a>:
        MPAM1 Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpam2_el2.html" id="MPAM2_EL2" name="MPAM2_EL2">MPAM2_EL2</a>:
        MPAM2 Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpam3_el3.html" id="MPAM3_EL3" name="MPAM3_EL3">MPAM3_EL3</a>:
        MPAM3 Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamhcr_el2.html" id="MPAMHCR_EL2" name="MPAMHCR_EL2">MPAMHCR_EL2</a>:
        MPAM Hypervisor Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamidr_el1.html" id="MPAMIDR_EL1" name="MPAMIDR_EL1">MPAMIDR_EL1</a>:
        MPAM ID Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm0_el2.html" id="MPAMVPM0_EL2" name="MPAMVPM0_EL2">MPAMVPM0_EL2</a>:
        MPAM Virtual PARTID Mapping Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm1_el2.html" id="MPAMVPM1_EL2" name="MPAMVPM1_EL2">MPAMVPM1_EL2</a>:
        MPAM Virtual PARTID Mapping Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm2_el2.html" id="MPAMVPM2_EL2" name="MPAMVPM2_EL2">MPAMVPM2_EL2</a>:
        MPAM Virtual PARTID Mapping Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm3_el2.html" id="MPAMVPM3_EL2" name="MPAMVPM3_EL2">MPAMVPM3_EL2</a>:
        MPAM Virtual PARTID Mapping Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm4_el2.html" id="MPAMVPM4_EL2" name="MPAMVPM4_EL2">MPAMVPM4_EL2</a>:
        MPAM Virtual PARTID Mapping Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm5_el2.html" id="MPAMVPM5_EL2" name="MPAMVPM5_EL2">MPAMVPM5_EL2</a>:
        MPAM Virtual PARTID Mapping Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm6_el2.html" id="MPAMVPM6_EL2" name="MPAMVPM6_EL2">MPAMVPM6_EL2</a>:
        MPAM Virtual PARTID Mapping Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpm7_el2.html" id="MPAMVPM7_EL2" name="MPAMVPM7_EL2">MPAMVPM7_EL2</a>:
        MPAM Virtual PARTID Mapping Register 7</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpamvpmv_el2.html" id="MPAMVPMV_EL2" name="MPAMVPMV_EL2">MPAMVPMV_EL2</a>:
        MPAM Virtual Partition Mapping Valid Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpidr_el1.html" id="MPIDR_EL1" name="MPIDR_EL1">MPIDR_EL1</a>:
        Multiprocessor Affinity Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mvfr0_el1.html" id="MVFR0_EL1" name="MVFR0_EL1">MVFR0_EL1</a>:
        AArch32 Media and VFP Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mvfr1_el1.html" id="MVFR1_EL1" name="MVFR1_EL1">MVFR1_EL1</a>:
        AArch32 Media and VFP Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-mvfr2_el1.html" id="MVFR2_EL1" name="MVFR2_EL1">MVFR2_EL1</a>:
        AArch32 Media and VFP Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-nzcv.html" id="NZCV" name="NZCV">NZCV</a>:
        Condition Flags</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-osdlr_el1.html" id="OSDLR_EL1" name="OSDLR_EL1">OSDLR_EL1</a>:
        OS Double Lock Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-osdtrrx_el1.html" id="OSDTRRX_EL1" name="OSDTRRX_EL1">OSDTRRX_EL1</a>:
        OS Lock Data Transfer Register, Receive</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-osdtrtx_el1.html" id="OSDTRTX_EL1" name="OSDTRTX_EL1">OSDTRTX_EL1</a>:
        OS Lock Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-oseccr_el1.html" id="OSECCR_EL1" name="OSECCR_EL1">OSECCR_EL1</a>:
        OS Lock Exception Catch Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-oslar_el1.html" id="OSLAR_EL1" name="OSLAR_EL1">OSLAR_EL1</a>:
        OS Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-oslsr_el1.html" id="OSLSR_EL1" name="OSLSR_EL1">OSLSR_EL1</a>:
        OS Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pan.html" id="PAN" name="PAN">PAN</a>:
        Privileged Access Never</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-par_el1.html" id="PAR_EL1" name="PAR_EL1">PAR_EL1</a>:
        Physical Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmbidr_el1.html" id="PMBIDR_EL1" name="PMBIDR_EL1">PMBIDR_EL1</a>:
        Profiling Buffer ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmblimitr_el1.html" id="PMBLIMITR_EL1" name="PMBLIMITR_EL1">PMBLIMITR_EL1</a>:
        Profiling Buffer Limit Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmbptr_el1.html" id="PMBPTR_EL1" name="PMBPTR_EL1">PMBPTR_EL1</a>:
        Profiling Buffer Write Pointer Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmbsr_el1.html" id="PMBSR_EL1" name="PMBSR_EL1">PMBSR_EL1</a>:
        Profiling Buffer Status/syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmccfiltr_el0.html" id="PMCCFILTR_EL0" name="PMCCFILTR_EL0">PMCCFILTR_EL0</a>:
        Performance Monitors Cycle Count Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmccntr_el0.html" id="PMCCNTR_EL0" name="PMCCNTR_EL0">PMCCNTR_EL0</a>:
        Performance Monitors Cycle Count Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmceid0_el0.html" id="PMCEID0_EL0" name="PMCEID0_EL0">PMCEID0_EL0</a>:
        Performance Monitors Common Event Identification register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmceid1_el0.html" id="PMCEID1_EL0" name="PMCEID1_EL0">PMCEID1_EL0</a>:
        Performance Monitors Common Event Identification register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmcntenclr_el0.html" id="PMCNTENCLR_EL0" name="PMCNTENCLR_EL0">PMCNTENCLR_EL0</a>:
        Performance Monitors Count Enable Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmcntenset_el0.html" id="PMCNTENSET_EL0" name="PMCNTENSET_EL0">PMCNTENSET_EL0</a>:
        Performance Monitors Count Enable Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmcr_el0.html" id="PMCR_EL0" name="PMCR_EL0">PMCR_EL0</a>:
        Performance Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmevcntrn_el0.html" id="PMEVCNTR&lt;n>_EL0" name="PMEVCNTR&lt;n>_EL0">PMEVCNTR&lt;n>_EL0</a>:
        Performance Monitors Event Count Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmevtypern_el0.html" id="PMEVTYPER&lt;n>_EL0" name="PMEVTYPER&lt;n>_EL0">PMEVTYPER&lt;n>_EL0</a>:
        Performance Monitors Event Type Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmintenclr_el1.html" id="PMINTENCLR_EL1" name="PMINTENCLR_EL1">PMINTENCLR_EL1</a>:
        Performance Monitors Interrupt Enable Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmintenset_el1.html" id="PMINTENSET_EL1" name="PMINTENSET_EL1">PMINTENSET_EL1</a>:
        Performance Monitors Interrupt Enable Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmmir_el1.html" id="PMMIR_EL1" name="PMMIR_EL1">PMMIR_EL1</a>:
        Performance Monitors Machine Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmovsclr_el0.html" id="PMOVSCLR_EL0" name="PMOVSCLR_EL0">PMOVSCLR_EL0</a>:
        Performance Monitors Overflow Flag Status Clear Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmovsset_el0.html" id="PMOVSSET_EL0" name="PMOVSSET_EL0">PMOVSSET_EL0</a>:
        Performance Monitors Overflow Flag Status Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmscr_el1.html" id="PMSCR_EL1" name="PMSCR_EL1">PMSCR_EL1</a>:
        Statistical Profiling Control Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmscr_el2.html" id="PMSCR_EL2" name="PMSCR_EL2">PMSCR_EL2</a>:
        Statistical Profiling Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmselr_el0.html" id="PMSELR_EL0" name="PMSELR_EL0">PMSELR_EL0</a>:
        Performance Monitors Event Counter Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmsevfr_el1.html" id="PMSEVFR_EL1" name="PMSEVFR_EL1">PMSEVFR_EL1</a>:
        Sampling Event Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmsfcr_el1.html" id="PMSFCR_EL1" name="PMSFCR_EL1">PMSFCR_EL1</a>:
        Sampling Filter Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmsicr_el1.html" id="PMSICR_EL1" name="PMSICR_EL1">PMSICR_EL1</a>:
        Sampling Interval Counter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmsidr_el1.html" id="PMSIDR_EL1" name="PMSIDR_EL1">PMSIDR_EL1</a>:
        Sampling Profiling ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmsirr_el1.html" id="PMSIRR_EL1" name="PMSIRR_EL1">PMSIRR_EL1</a>:
        Sampling Interval Reload Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmslatfr_el1.html" id="PMSLATFR_EL1" name="PMSLATFR_EL1">PMSLATFR_EL1</a>:
        Sampling Latency Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmswinc_el0.html" id="PMSWINC_EL0" name="PMSWINC_EL0">PMSWINC_EL0</a>:
        Performance Monitors Software Increment register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmuserenr_el0.html" id="PMUSERENR_EL0" name="PMUSERENR_EL0">PMUSERENR_EL0</a>:
        Performance Monitors User Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmxevcntr_el0.html" id="PMXEVCNTR_EL0" name="PMXEVCNTR_EL0">PMXEVCNTR_EL0</a>:
        Performance Monitors Selected Event Count Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmxevtyper_el0.html" id="PMXEVTYPER_EL0" name="PMXEVTYPER_EL0">PMXEVTYPER_EL0</a>:
        Performance Monitors Selected Event Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-revidr_el1.html" id="REVIDR_EL1" name="REVIDR_EL1">REVIDR_EL1</a>:
        Revision ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rgsr_el1.html" id="RGSR_EL1" name="RGSR_EL1">RGSR_EL1</a>:
        Random Allocation Tag Seed Register.</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rmr_el1.html" id="RMR_EL1" name="RMR_EL1">RMR_EL1</a>:
        Reset Management Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rmr_el2.html" id="RMR_EL2" name="RMR_EL2">RMR_EL2</a>:
        Reset Management Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rmr_el3.html" id="RMR_EL3" name="RMR_EL3">RMR_EL3</a>:
        Reset Management Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rndr.html" id="RNDR" name="RNDR">RNDR</a>:
        Random Number</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rndrrs.html" id="RNDRRS" name="RNDRRS">RNDRRS</a>:
        Reseeded Random Number</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rvbar_el1.html" id="RVBAR_EL1" name="RVBAR_EL1">RVBAR_EL1</a>:
        Reset Vector Base Address Register (if EL2 and EL3 not implemented)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rvbar_el2.html" id="RVBAR_EL2" name="RVBAR_EL2">RVBAR_EL2</a>:
        Reset Vector Base Address Register (if EL3 not implemented)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-rvbar_el3.html" id="RVBAR_EL3" name="RVBAR_EL3">RVBAR_EL3</a>:
        Reset Vector Base Address Register (if EL3 implemented)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-s3_op1_cn_cm_op2.html" id="S3_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>" name="S3_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>">S3_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></a>:
        IMPLEMENTATION DEFINED registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-scr_el3.html" id="SCR_EL3" name="SCR_EL3">SCR_EL3</a>:
        Secure Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sctlr_el1.html" id="SCTLR_EL1" name="SCTLR_EL1">SCTLR_EL1</a>:
        System Control Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sctlr_el2.html" id="SCTLR_EL2" name="SCTLR_EL2">SCTLR_EL2</a>:
        System Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sctlr_el3.html" id="SCTLR_EL3" name="SCTLR_EL3">SCTLR_EL3</a>:
        System Control Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-scxtnum_el0.html" id="SCXTNUM_EL0" name="SCXTNUM_EL0">SCXTNUM_EL0</a>:
        EL0 Read/Write Software Context Number</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-scxtnum_el1.html" id="SCXTNUM_EL1" name="SCXTNUM_EL1">SCXTNUM_EL1</a>:
        EL1 Read/Write Software Context Number</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-scxtnum_el2.html" id="SCXTNUM_EL2" name="SCXTNUM_EL2">SCXTNUM_EL2</a>:
        EL2 Read/Write Software Context Number</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-scxtnum_el3.html" id="SCXTNUM_EL3" name="SCXTNUM_EL3">SCXTNUM_EL3</a>:
        EL3 Read/Write Software Context Number</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sder32_el2.html" id="SDER32_EL2" name="SDER32_EL2">SDER32_EL2</a>:
        AArch32 Secure Debug Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sder32_el3.html" id="SDER32_EL3" name="SDER32_EL3">SDER32_EL3</a>:
        AArch32 Secure Debug Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsel.html" id="SPSel" name="SPSel"><ins>SPSel</ins></a><ins>:
        Stack Pointer Select</ins></span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_abt.html" id="SPSR_abt" name="SPSR_abt"><ins>SPSR_abt</ins></a><ins>:
        Saved Program Status Register (Abort mode)</ins></span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_el1.html" id="SPSR_EL1" name="SPSR_EL1">SPSR_EL1</a>:
        Saved Program Status Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_el2.html" id="SPSR_EL2" name="SPSR_EL2">SPSR_EL2</a>:
        Saved Program Status Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_el3.html" id="SPSR_EL3" name="SPSR_EL3">SPSR_EL3</a>:
        Saved Program Status Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_abt.html" id="SPSR_abt" name="SPSR_abt"><del>SPSR_abt</del></a><del>:
        Saved Program Status Register (Abort mode)</del></span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_fiq.html" id="SPSR_fiq" name="SPSR_fiq">SPSR_fiq</a>:
        Saved Program Status Register (FIQ mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_irq.html" id="SPSR_irq" name="SPSR_irq">SPSR_irq</a>:
        Saved Program Status Register (IRQ mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_und.html" id="SPSR_und" name="SPSR_und">SPSR_und</a>:
        Saved Program Status Register (Undefined mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsel.html" id="SPSel" name="SPSel"><del>SPSel</del></a><del>:
        Stack Pointer Select</del></span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el0.html" id="SP_EL0" name="SP_EL0">SP_EL0</a>:
        Stack Pointer (EL0)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el1.html" id="SP_EL1" name="SP_EL1">SP_EL1</a>:
        Stack Pointer (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el2.html" id="SP_EL2" name="SP_EL2">SP_EL2</a>:
        Stack Pointer (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el3.html" id="SP_EL3" name="SP_EL3">SP_EL3</a>:
        Stack Pointer (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ssbs.html" id="SSBS" name="SSBS">SSBS</a>:
        Speculative Store Bypass Safe</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tco.html" id="TCO" name="TCO">TCO</a>:
        Tag Check Override</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el1.html" id="TCR_EL1" name="TCR_EL1">TCR_EL1</a>:
        Translation Control Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el2.html" id="TCR_EL2" name="TCR_EL2">TCR_EL2</a>:
        Translation Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el3.html" id="TCR_EL3" name="TCR_EL3">TCR_EL3</a>:
        Translation Control Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tfsre0_el1.html" id="TFSRE0_EL1" name="TFSRE0_EL1">TFSRE0_EL1</a>:
        Tag <ins>Fault</ins><del>Fail</del> Status Register (EL0).</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tfsr_el1.html" id="TFSR_EL1" name="TFSR_EL1">TFSR_EL1</a>:
        Tag <ins>Fault</ins><del>Fail</del> Status Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tfsr_el2.html" id="TFSR_EL2" name="TFSR_EL2">TFSR_EL2</a>:
        Tag <ins>Fault</ins><del>Fail</del> Status Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tfsr_el3.html" id="TFSR_EL3" name="TFSR_EL3">TFSR_EL3</a>:
        Tag <ins>Fault</ins><del>Fail</del> Status Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidrro_el0.html" id="TPIDRRO_EL0" name="TPIDRRO_EL0">TPIDRRO_EL0</a>:
        EL0 Read-Only Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el0.html" id="TPIDR_EL0" name="TPIDR_EL0">TPIDR_EL0</a>:
        EL0 Read/Write Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el1.html" id="TPIDR_EL1" name="TPIDR_EL1">TPIDR_EL1</a>:
        EL1 Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el2.html" id="TPIDR_EL2" name="TPIDR_EL2">TPIDR_EL2</a>:
        EL2 Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el3.html" id="TPIDR_EL3" name="TPIDR_EL3">TPIDR_EL3</a>:
        EL3 Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-trfcr_el1.html" id="TRFCR_EL1" name="TRFCR_EL1">TRFCR_EL1</a>:
        Trace Filter Control Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-trfcr_el2.html" id="TRFCR_EL2" name="TRFCR_EL2">TRFCR_EL2</a>:
        Trace Filter Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr0_el1.html" id="TTBR0_EL1" name="TTBR0_EL1">TTBR0_EL1</a>:
        Translation Table Base Register 0 (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr0_el2.html" id="TTBR0_EL2" name="TTBR0_EL2">TTBR0_EL2</a>:
        Translation Table Base Register 0 (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr0_el3.html" id="TTBR0_EL3" name="TTBR0_EL3">TTBR0_EL3</a>:
        Translation Table Base Register 0 (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr1_el1.html" id="TTBR1_EL1" name="TTBR1_EL1">TTBR1_EL1</a>:
        Translation Table Base Register 1 (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr1_el2.html" id="TTBR1_EL2" name="TTBR1_EL2">TTBR1_EL2</a>:
        Translation Table Base Register 1 (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-uao.html" id="UAO" name="UAO">UAO</a>:
        User Access Override</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vbar_el1.html" id="VBAR_EL1" name="VBAR_EL1">VBAR_EL1</a>:
        Vector Base Address Register (EL1)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vbar_el2.html" id="VBAR_EL2" name="VBAR_EL2">VBAR_EL2</a>:
        Vector Base Address Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vbar_el3.html" id="VBAR_EL3" name="VBAR_EL3">VBAR_EL3</a>:
        Vector Base Address Register (EL3)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vdisr_el2.html" id="VDISR_EL2" name="VDISR_EL2">VDISR_EL2</a>:
        Virtual Deferred Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vmpidr_el2.html" id="VMPIDR_EL2" name="VMPIDR_EL2">VMPIDR_EL2</a>:
        Virtualization Multiprocessor ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vncr_el2.html" id="VNCR_EL2" name="VNCR_EL2">VNCR_EL2</a>:
        Virtual Nested Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vpidr_el2.html" id="VPIDR_EL2" name="VPIDR_EL2">VPIDR_EL2</a>:
        Virtualization Processor ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vsesr_el2.html" id="VSESR_EL2" name="VSESR_EL2">VSESR_EL2</a>:
        Virtual SError Exception Syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vstcr_el2.html" id="VSTCR_EL2" name="VSTCR_EL2">VSTCR_EL2</a>:
        Virtualization Secure Translation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vsttbr_el2.html" id="VSTTBR_EL2" name="VSTTBR_EL2">VSTTBR_EL2</a>:
        Virtualization Secure Translation Table Base Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vtcr_el2.html" id="VTCR_EL2" name="VTCR_EL2">VTCR_EL2</a>:
        Virtualization Translation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-vttbr_el2.html" id="VTTBR_EL2" name="VTTBR_EL2">VTTBR_EL2</a>:
        Virtualization Translation Table Base Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-zcr_el1.html" id="ZCR_EL1" name="ZCR_EL1">ZCR_EL1</a>:
        SVE Control Register for EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-zcr_el2.html" id="ZCR_EL2" name="ZCR_EL2">ZCR_EL2</a>:
        SVE Control Register for EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-zcr_el3.html" id="ZCR_EL3" name="ZCR_EL3">ZCR_EL3</a>:
        SVE Control Register for EL3</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>