
Test_USART_GPS_L4_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e9c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08005024  08005024  00015024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800506c  0800506c  0001506c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005074  08005074  00015074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005078  08005078  00015078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  0800507c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000117c  2000000c  08005088  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001188  08005088  00021188  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e2d7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001bcc  00000000  00000000  0002e313  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e48  00000000  00000000  0002fee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d60  00000000  00000000  00030d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000060dc  00000000  00000000  00031a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000048ef  00000000  00000000  00037b64  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003c453  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003bec  00000000  00000000  0003c4d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800500c 	.word	0x0800500c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800500c 	.word	0x0800500c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004de:	2300      	movs	r3, #0
 80004e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e2:	4a0c      	ldr	r2, [pc, #48]	; (8000514 <HAL_Init+0x3c>)
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <HAL_Init+0x3c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004ee:	2003      	movs	r0, #3
 80004f0:	f000 f938 	bl	8000764 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004f4:	2000      	movs	r0, #0
 80004f6:	f000 f80f 	bl	8000518 <HAL_InitTick>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d002      	beq.n	8000506 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000500:	2301      	movs	r3, #1
 8000502:	71fb      	strb	r3, [r7, #7]
 8000504:	e001      	b.n	800050a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000506:	f004 fbb7 	bl	8004c78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800050a:	79fb      	ldrb	r3, [r7, #7]
}
 800050c:	4618      	mov	r0, r3
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40022000 	.word	0x40022000

08000518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000524:	4b16      	ldr	r3, [pc, #88]	; (8000580 <HAL_InitTick+0x68>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d022      	beq.n	8000572 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800052c:	4b15      	ldr	r3, [pc, #84]	; (8000584 <HAL_InitTick+0x6c>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4b13      	ldr	r3, [pc, #76]	; (8000580 <HAL_InitTick+0x68>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000538:	fbb1 f3f3 	udiv	r3, r1, r3
 800053c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000540:	4618      	mov	r0, r3
 8000542:	f000 f944 	bl	80007ce <HAL_SYSTICK_Config>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d10f      	bne.n	800056c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b0f      	cmp	r3, #15
 8000550:	d809      	bhi.n	8000566 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000552:	2200      	movs	r2, #0
 8000554:	6879      	ldr	r1, [r7, #4]
 8000556:	f04f 30ff 	mov.w	r0, #4294967295
 800055a:	f000 f90e 	bl	800077a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800055e:	4a0a      	ldr	r2, [pc, #40]	; (8000588 <HAL_InitTick+0x70>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	6013      	str	r3, [r2, #0]
 8000564:	e007      	b.n	8000576 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000566:	2301      	movs	r3, #1
 8000568:	73fb      	strb	r3, [r7, #15]
 800056a:	e004      	b.n	8000576 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800056c:	2301      	movs	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
 8000570:	e001      	b.n	8000576 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000572:	2301      	movs	r3, #1
 8000574:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000576:	7bfb      	ldrb	r3, [r7, #15]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3710      	adds	r7, #16
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20000004 	.word	0x20000004
 8000584:	20000008 	.word	0x20000008
 8000588:	20000000 	.word	0x20000000

0800058c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000590:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <HAL_IncTick+0x1c>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <HAL_IncTick+0x20>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4413      	add	r3, r2
 800059a:	4a03      	ldr	r2, [pc, #12]	; (80005a8 <HAL_IncTick+0x1c>)
 800059c:	6013      	str	r3, [r2, #0]
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	20000028 	.word	0x20000028
 80005ac:	20000004 	.word	0x20000004

080005b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  return uwTick;
 80005b4:	4b03      	ldr	r3, [pc, #12]	; (80005c4 <HAL_GetTick+0x14>)
 80005b6:	681b      	ldr	r3, [r3, #0]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20000028 	.word	0x20000028

080005c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005de:	68ba      	ldr	r2, [r7, #8]
 80005e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e4:	4013      	ands	r3, r2
 80005e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fa:	4a04      	ldr	r2, [pc, #16]	; (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	60d3      	str	r3, [r2, #12]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <__NVIC_GetPriorityGrouping+0x18>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	0a1b      	lsrs	r3, r3, #8
 800061a:	f003 0307 	and.w	r3, r3, #7
}
 800061e:	4618      	mov	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063a:	2b00      	cmp	r3, #0
 800063c:	db0b      	blt.n	8000656 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800063e:	4909      	ldr	r1, [pc, #36]	; (8000664 <__NVIC_EnableIRQ+0x38>)
 8000640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000644:	095b      	lsrs	r3, r3, #5
 8000646:	79fa      	ldrb	r2, [r7, #7]
 8000648:	f002 021f 	and.w	r2, r2, #31
 800064c:	2001      	movs	r0, #1
 800064e:	fa00 f202 	lsl.w	r2, r0, r2
 8000652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	e000e100 	.word	0xe000e100

08000668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	6039      	str	r1, [r7, #0]
 8000672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	2b00      	cmp	r3, #0
 800067a:	db0a      	blt.n	8000692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	490d      	ldr	r1, [pc, #52]	; (80006b4 <__NVIC_SetPriority+0x4c>)
 800067e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000682:	683a      	ldr	r2, [r7, #0]
 8000684:	b2d2      	uxtb	r2, r2
 8000686:	0112      	lsls	r2, r2, #4
 8000688:	b2d2      	uxtb	r2, r2
 800068a:	440b      	add	r3, r1
 800068c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000690:	e00a      	b.n	80006a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000692:	4909      	ldr	r1, [pc, #36]	; (80006b8 <__NVIC_SetPriority+0x50>)
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	f003 030f 	and.w	r3, r3, #15
 800069a:	3b04      	subs	r3, #4
 800069c:	683a      	ldr	r2, [r7, #0]
 800069e:	b2d2      	uxtb	r2, r2
 80006a0:	0112      	lsls	r2, r2, #4
 80006a2:	b2d2      	uxtb	r2, r2
 80006a4:	440b      	add	r3, r1
 80006a6:	761a      	strb	r2, [r3, #24]
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	e000e100 	.word	0xe000e100
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006bc:	b480      	push	{r7}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	f1c3 0307 	rsb	r3, r3, #7
 80006d6:	2b04      	cmp	r3, #4
 80006d8:	bf28      	it	cs
 80006da:	2304      	movcs	r3, #4
 80006dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3304      	adds	r3, #4
 80006e2:	2b06      	cmp	r3, #6
 80006e4:	d902      	bls.n	80006ec <NVIC_EncodePriority+0x30>
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3b03      	subs	r3, #3
 80006ea:	e000      	b.n	80006ee <NVIC_EncodePriority+0x32>
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	2201      	movs	r2, #1
 80006f2:	69bb      	ldr	r3, [r7, #24]
 80006f4:	fa02 f303 	lsl.w	r3, r2, r3
 80006f8:	1e5a      	subs	r2, r3, #1
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	401a      	ands	r2, r3
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000702:	2101      	movs	r1, #1
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	fa01 f303 	lsl.w	r3, r1, r3
 800070a:	1e59      	subs	r1, r3, #1
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000710:	4313      	orrs	r3, r2
         );
}
 8000712:	4618      	mov	r0, r3
 8000714:	3724      	adds	r7, #36	; 0x24
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
	...

08000720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3b01      	subs	r3, #1
 800072c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000730:	d301      	bcc.n	8000736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000732:	2301      	movs	r3, #1
 8000734:	e00f      	b.n	8000756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000736:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <SysTick_Config+0x40>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	3b01      	subs	r3, #1
 800073c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800073e:	210f      	movs	r1, #15
 8000740:	f04f 30ff 	mov.w	r0, #4294967295
 8000744:	f7ff ff90 	bl	8000668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <SysTick_Config+0x40>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074e:	4b04      	ldr	r3, [pc, #16]	; (8000760 <SysTick_Config+0x40>)
 8000750:	2207      	movs	r2, #7
 8000752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000754:	2300      	movs	r3, #0
}
 8000756:	4618      	mov	r0, r3
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	e000e010 	.word	0xe000e010

08000764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff ff2b 	bl	80005c8 <__NVIC_SetPriorityGrouping>
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	b086      	sub	sp, #24
 800077e:	af00      	add	r7, sp, #0
 8000780:	4603      	mov	r3, r0
 8000782:	60b9      	str	r1, [r7, #8]
 8000784:	607a      	str	r2, [r7, #4]
 8000786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800078c:	f7ff ff40 	bl	8000610 <__NVIC_GetPriorityGrouping>
 8000790:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	68b9      	ldr	r1, [r7, #8]
 8000796:	6978      	ldr	r0, [r7, #20]
 8000798:	f7ff ff90 	bl	80006bc <NVIC_EncodePriority>
 800079c:	4602      	mov	r2, r0
 800079e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a2:	4611      	mov	r1, r2
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ff5f 	bl	8000668 <__NVIC_SetPriority>
}
 80007aa:	bf00      	nop
 80007ac:	3718      	adds	r7, #24
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	4603      	mov	r3, r0
 80007ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff33 	bl	800062c <__NVIC_EnableIRQ>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f7ff ffa2 	bl	8000720 <SysTick_Config>
 80007dc:	4603      	mov	r3, r0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d101      	bne.n	80007fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e098      	b.n	800092c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	4b4d      	ldr	r3, [pc, #308]	; (8000938 <HAL_DMA_Init+0x150>)
 8000802:	429a      	cmp	r2, r3
 8000804:	d80f      	bhi.n	8000826 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	461a      	mov	r2, r3
 800080c:	4b4b      	ldr	r3, [pc, #300]	; (800093c <HAL_DMA_Init+0x154>)
 800080e:	4413      	add	r3, r2
 8000810:	4a4b      	ldr	r2, [pc, #300]	; (8000940 <HAL_DMA_Init+0x158>)
 8000812:	fba2 2303 	umull	r2, r3, r2, r3
 8000816:	091b      	lsrs	r3, r3, #4
 8000818:	009a      	lsls	r2, r3, #2
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4a48      	ldr	r2, [pc, #288]	; (8000944 <HAL_DMA_Init+0x15c>)
 8000822:	641a      	str	r2, [r3, #64]	; 0x40
 8000824:	e00e      	b.n	8000844 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	461a      	mov	r2, r3
 800082c:	4b46      	ldr	r3, [pc, #280]	; (8000948 <HAL_DMA_Init+0x160>)
 800082e:	4413      	add	r3, r2
 8000830:	4a43      	ldr	r2, [pc, #268]	; (8000940 <HAL_DMA_Init+0x158>)
 8000832:	fba2 2303 	umull	r2, r3, r2, r3
 8000836:	091b      	lsrs	r3, r3, #4
 8000838:	009a      	lsls	r2, r3, #2
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a42      	ldr	r2, [pc, #264]	; (800094c <HAL_DMA_Init+0x164>)
 8000842:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2202      	movs	r2, #2
 8000848:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800085a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800085e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000868:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	691b      	ldr	r3, [r3, #16]
 800086e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000874:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000880:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6a1b      	ldr	r3, [r3, #32]
 8000886:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	4313      	orrs	r3, r2
 800088c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	689b      	ldr	r3, [r3, #8]
 800089a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800089e:	d039      	beq.n	8000914 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a4:	4a27      	ldr	r2, [pc, #156]	; (8000944 <HAL_DMA_Init+0x15c>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d11a      	bne.n	80008e0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80008aa:	4929      	ldr	r1, [pc, #164]	; (8000950 <HAL_DMA_Init+0x168>)
 80008ac:	4b28      	ldr	r3, [pc, #160]	; (8000950 <HAL_DMA_Init+0x168>)
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b4:	f003 031c 	and.w	r3, r3, #28
 80008b8:	200f      	movs	r0, #15
 80008ba:	fa00 f303 	lsl.w	r3, r0, r3
 80008be:	43db      	mvns	r3, r3
 80008c0:	4013      	ands	r3, r2
 80008c2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80008c4:	4822      	ldr	r0, [pc, #136]	; (8000950 <HAL_DMA_Init+0x168>)
 80008c6:	4b22      	ldr	r3, [pc, #136]	; (8000950 <HAL_DMA_Init+0x168>)
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6859      	ldr	r1, [r3, #4]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	f003 031c 	and.w	r3, r3, #28
 80008d6:	fa01 f303 	lsl.w	r3, r1, r3
 80008da:	4313      	orrs	r3, r2
 80008dc:	6003      	str	r3, [r0, #0]
 80008de:	e019      	b.n	8000914 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80008e0:	491c      	ldr	r1, [pc, #112]	; (8000954 <HAL_DMA_Init+0x16c>)
 80008e2:	4b1c      	ldr	r3, [pc, #112]	; (8000954 <HAL_DMA_Init+0x16c>)
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ea:	f003 031c 	and.w	r3, r3, #28
 80008ee:	200f      	movs	r0, #15
 80008f0:	fa00 f303 	lsl.w	r3, r0, r3
 80008f4:	43db      	mvns	r3, r3
 80008f6:	4013      	ands	r3, r2
 80008f8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80008fa:	4816      	ldr	r0, [pc, #88]	; (8000954 <HAL_DMA_Init+0x16c>)
 80008fc:	4b15      	ldr	r3, [pc, #84]	; (8000954 <HAL_DMA_Init+0x16c>)
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6859      	ldr	r1, [r3, #4]
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000908:	f003 031c 	and.w	r3, r3, #28
 800090c:	fa01 f303 	lsl.w	r3, r1, r3
 8000910:	4313      	orrs	r3, r2
 8000912:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2200      	movs	r2, #0
 8000918:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2201      	movs	r2, #1
 800091e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2200      	movs	r2, #0
 8000926:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800092a:	2300      	movs	r3, #0
}
 800092c:	4618      	mov	r0, r3
 800092e:	3714      	adds	r7, #20
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	40020407 	.word	0x40020407
 800093c:	bffdfff8 	.word	0xbffdfff8
 8000940:	cccccccd 	.word	0xcccccccd
 8000944:	40020000 	.word	0x40020000
 8000948:	bffdfbf8 	.word	0xbffdfbf8
 800094c:	40020400 	.word	0x40020400
 8000950:	400200a8 	.word	0x400200a8
 8000954:	400204a8 	.word	0x400204a8

08000958 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
 8000964:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000966:	2300      	movs	r3, #0
 8000968:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000970:	2b01      	cmp	r3, #1
 8000972:	d101      	bne.n	8000978 <HAL_DMA_Start+0x20>
 8000974:	2302      	movs	r3, #2
 8000976:	e02e      	b.n	80009d6 <HAL_DMA_Start+0x7e>
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	2201      	movs	r2, #1
 800097c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b01      	cmp	r3, #1
 800098a:	d11d      	bne.n	80009c8 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	2202      	movs	r2, #2
 8000990:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2200      	movs	r2, #0
 8000998:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	68fa      	ldr	r2, [r7, #12]
 80009a0:	6812      	ldr	r2, [r2, #0]
 80009a2:	6812      	ldr	r2, [r2, #0]
 80009a4:	f022 0201 	bic.w	r2, r2, #1
 80009a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	687a      	ldr	r2, [r7, #4]
 80009ae:	68b9      	ldr	r1, [r7, #8]
 80009b0:	68f8      	ldr	r0, [r7, #12]
 80009b2:	f000 f96d 	bl	8000c90 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	68fa      	ldr	r2, [r7, #12]
 80009bc:	6812      	ldr	r2, [r2, #0]
 80009be:	6812      	ldr	r2, [r2, #0]
 80009c0:	f042 0201 	orr.w	r2, r2, #1
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	e005      	b.n	80009d4 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2200      	movs	r2, #0
 80009cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 80009d0:	2302      	movs	r3, #2
 80009d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80009d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b086      	sub	sp, #24
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	60b9      	str	r1, [r7, #8]
 80009e8:	607a      	str	r2, [r7, #4]
 80009ea:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80009ec:	2300      	movs	r3, #0
 80009ee:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d101      	bne.n	80009fe <HAL_DMA_Start_IT+0x20>
 80009fa:	2302      	movs	r3, #2
 80009fc:	e04b      	b.n	8000a96 <HAL_DMA_Start_IT+0xb8>
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2201      	movs	r2, #1
 8000a02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d13a      	bne.n	8000a88 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	2202      	movs	r2, #2
 8000a16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	68fa      	ldr	r2, [r7, #12]
 8000a26:	6812      	ldr	r2, [r2, #0]
 8000a28:	6812      	ldr	r2, [r2, #0]
 8000a2a:	f022 0201 	bic.w	r2, r2, #1
 8000a2e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	68b9      	ldr	r1, [r7, #8]
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f000 f92a 	bl	8000c90 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d008      	beq.n	8000a56 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	6812      	ldr	r2, [r2, #0]
 8000a4c:	6812      	ldr	r2, [r2, #0]
 8000a4e:	f042 020e 	orr.w	r2, r2, #14
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	e00f      	b.n	8000a76 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	6812      	ldr	r2, [r2, #0]
 8000a5e:	6812      	ldr	r2, [r2, #0]
 8000a60:	f022 0204 	bic.w	r2, r2, #4
 8000a64:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	6812      	ldr	r2, [r2, #0]
 8000a6e:	6812      	ldr	r2, [r2, #0]
 8000a70:	f042 020a 	orr.w	r2, r2, #10
 8000a74:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	68fa      	ldr	r2, [r7, #12]
 8000a7c:	6812      	ldr	r2, [r2, #0]
 8000a7e:	6812      	ldr	r2, [r2, #0]
 8000a80:	f042 0201 	orr.w	r2, r2, #1
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	e005      	b.n	8000a94 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000a90:	2302      	movs	r3, #2
 8000a92:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3718      	adds	r7, #24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	b085      	sub	sp, #20
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d008      	beq.n	8000ac8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2204      	movs	r2, #4
 8000aba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e022      	b.n	8000b0e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	6812      	ldr	r2, [r2, #0]
 8000ad0:	6812      	ldr	r2, [r2, #0]
 8000ad2:	f022 020e 	bic.w	r2, r2, #14
 8000ad6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	6812      	ldr	r2, [r2, #0]
 8000ae0:	6812      	ldr	r2, [r2, #0]
 8000ae2:	f022 0201 	bic.w	r2, r2, #1
 8000ae6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000af0:	f002 021c 	and.w	r2, r2, #28
 8000af4:	2101      	movs	r1, #1
 8000af6:	fa01 f202 	lsl.w	r2, r1, r2
 8000afa:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2201      	movs	r2, #1
 8000b00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr

08000b1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b084      	sub	sp, #16
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b36:	f003 031c 	and.w	r3, r3, #28
 8000b3a:	2204      	movs	r2, #4
 8000b3c:	409a      	lsls	r2, r3
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4013      	ands	r3, r2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d026      	beq.n	8000b94 <HAL_DMA_IRQHandler+0x7a>
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d021      	beq.n	8000b94 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f003 0320 	and.w	r3, r3, #32
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d107      	bne.n	8000b6e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	6812      	ldr	r2, [r2, #0]
 8000b66:	6812      	ldr	r2, [r2, #0]
 8000b68:	f022 0204 	bic.w	r2, r2, #4
 8000b6c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000b76:	f002 021c 	and.w	r2, r2, #28
 8000b7a:	2104      	movs	r1, #4
 8000b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b80:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d071      	beq.n	8000c6e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000b92:	e06c      	b.n	8000c6e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b98:	f003 031c 	and.w	r3, r3, #28
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	409a      	lsls	r2, r3
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d02e      	beq.n	8000c06 <HAL_DMA_IRQHandler+0xec>
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d029      	beq.n	8000c06 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f003 0320 	and.w	r3, r3, #32
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d10b      	bne.n	8000bd8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	6812      	ldr	r2, [r2, #0]
 8000bc8:	6812      	ldr	r2, [r2, #0]
 8000bca:	f022 020a 	bic.w	r2, r2, #10
 8000bce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000be0:	f002 021c 	and.w	r2, r2, #28
 8000be4:	2102      	movs	r1, #2
 8000be6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d038      	beq.n	8000c6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000c04:	e033      	b.n	8000c6e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0a:	f003 031c 	and.w	r3, r3, #28
 8000c0e:	2208      	movs	r2, #8
 8000c10:	409a      	lsls	r2, r3
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	4013      	ands	r3, r2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d02a      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x156>
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	f003 0308 	and.w	r3, r3, #8
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d025      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	6812      	ldr	r2, [r2, #0]
 8000c2c:	6812      	ldr	r2, [r2, #0]
 8000c2e:	f022 020e 	bic.w	r2, r2, #14
 8000c32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000c3c:	f002 021c 	and.w	r2, r2, #28
 8000c40:	2101      	movs	r1, #1
 8000c42:	fa01 f202 	lsl.w	r2, r1, r2
 8000c46:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2201      	movs	r2, #1
 8000c52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d004      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000c6e:	bf00      	nop
 8000c70:	bf00      	nop
}
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
 8000c9c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000ca6:	f002 021c 	and.w	r2, r2, #28
 8000caa:	2101      	movs	r1, #1
 8000cac:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	683a      	ldr	r2, [r7, #0]
 8000cb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	2b10      	cmp	r3, #16
 8000cc0:	d108      	bne.n	8000cd4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000cd2:	e007      	b.n	8000ce4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	68ba      	ldr	r2, [r7, #8]
 8000cda:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	60da      	str	r2, [r3, #12]
}
 8000ce4:	bf00      	nop
 8000ce6:	3714      	adds	r7, #20
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b087      	sub	sp, #28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfe:	e17f      	b.n	8001000 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 8171 	beq.w	8000ffa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d003      	beq.n	8000d28 <HAL_GPIO_Init+0x38>
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	2b12      	cmp	r3, #18
 8000d26:	d123      	bne.n	8000d70 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	08da      	lsrs	r2, r3, #3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	3208      	adds	r2, #8
 8000d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	f003 0307 	and.w	r3, r3, #7
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	220f      	movs	r2, #15
 8000d40:	fa02 f303 	lsl.w	r3, r2, r3
 8000d44:	43db      	mvns	r3, r3
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	691a      	ldr	r2, [r3, #16]
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	f003 0307 	and.w	r3, r3, #7
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	08da      	lsrs	r2, r3, #3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	3208      	adds	r2, #8
 8000d6a:	6939      	ldr	r1, [r7, #16]
 8000d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4013      	ands	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f003 0203 	and.w	r2, r3, #3
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d00b      	beq.n	8000dc4 <HAL_GPIO_Init+0xd4>
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d007      	beq.n	8000dc4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db8:	2b11      	cmp	r3, #17
 8000dba:	d003      	beq.n	8000dc4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b12      	cmp	r3, #18
 8000dc2:	d130      	bne.n	8000e26 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	2203      	movs	r2, #3
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	68da      	ldr	r2, [r3, #12]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	4313      	orrs	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43db      	mvns	r3, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4013      	ands	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	091b      	lsrs	r3, r3, #4
 8000e10:	f003 0201 	and.w	r2, r3, #1
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
 8000e2e:	2b03      	cmp	r3, #3
 8000e30:	d118      	bne.n	8000e64 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e38:	2201      	movs	r2, #1
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	08db      	lsrs	r3, r3, #3
 8000e4e:	f003 0201 	and.w	r2, r3, #1
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	689a      	ldr	r2, [r3, #8]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f000 80ac 	beq.w	8000ffa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea2:	4a5e      	ldr	r2, [pc, #376]	; (800101c <HAL_GPIO_Init+0x32c>)
 8000ea4:	4b5d      	ldr	r3, [pc, #372]	; (800101c <HAL_GPIO_Init+0x32c>)
 8000ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6613      	str	r3, [r2, #96]	; 0x60
 8000eae:	4b5b      	ldr	r3, [pc, #364]	; (800101c <HAL_GPIO_Init+0x32c>)
 8000eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000eba:	4a59      	ldr	r2, [pc, #356]	; (8001020 <HAL_GPIO_Init+0x330>)
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	089b      	lsrs	r3, r3, #2
 8000ec0:	3302      	adds	r3, #2
 8000ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	f003 0303 	and.w	r3, r3, #3
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	220f      	movs	r2, #15
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	43db      	mvns	r3, r3
 8000ed8:	693a      	ldr	r2, [r7, #16]
 8000eda:	4013      	ands	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ee4:	d025      	beq.n	8000f32 <HAL_GPIO_Init+0x242>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a4e      	ldr	r2, [pc, #312]	; (8001024 <HAL_GPIO_Init+0x334>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d01f      	beq.n	8000f2e <HAL_GPIO_Init+0x23e>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a4d      	ldr	r2, [pc, #308]	; (8001028 <HAL_GPIO_Init+0x338>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d019      	beq.n	8000f2a <HAL_GPIO_Init+0x23a>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a4c      	ldr	r2, [pc, #304]	; (800102c <HAL_GPIO_Init+0x33c>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d013      	beq.n	8000f26 <HAL_GPIO_Init+0x236>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a4b      	ldr	r2, [pc, #300]	; (8001030 <HAL_GPIO_Init+0x340>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d00d      	beq.n	8000f22 <HAL_GPIO_Init+0x232>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a4a      	ldr	r2, [pc, #296]	; (8001034 <HAL_GPIO_Init+0x344>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d007      	beq.n	8000f1e <HAL_GPIO_Init+0x22e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a49      	ldr	r2, [pc, #292]	; (8001038 <HAL_GPIO_Init+0x348>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d101      	bne.n	8000f1a <HAL_GPIO_Init+0x22a>
 8000f16:	2306      	movs	r3, #6
 8000f18:	e00c      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f1a:	2307      	movs	r3, #7
 8000f1c:	e00a      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f1e:	2305      	movs	r3, #5
 8000f20:	e008      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f22:	2304      	movs	r3, #4
 8000f24:	e006      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f26:	2303      	movs	r3, #3
 8000f28:	e004      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	e002      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <HAL_GPIO_Init+0x244>
 8000f32:	2300      	movs	r3, #0
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	f002 0203 	and.w	r2, r2, #3
 8000f3a:	0092      	lsls	r2, r2, #2
 8000f3c:	4093      	lsls	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f44:	4936      	ldr	r1, [pc, #216]	; (8001020 <HAL_GPIO_Init+0x330>)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	089b      	lsrs	r3, r3, #2
 8000f4a:	3302      	adds	r3, #2
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000f52:	4b3a      	ldr	r3, [pc, #232]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f76:	4a31      	ldr	r2, [pc, #196]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000f7c:	4b2f      	ldr	r3, [pc, #188]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	43db      	mvns	r3, r3
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fa0:	4a26      	ldr	r2, [pc, #152]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fa6:	4b25      	ldr	r3, [pc, #148]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d003      	beq.n	8000fca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fca:	4a1c      	ldr	r2, [pc, #112]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ff4:	4a11      	ldr	r2, [pc, #68]	; (800103c <HAL_GPIO_Init+0x34c>)
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	fa22 f303 	lsr.w	r3, r2, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	f47f ae78 	bne.w	8000d00 <HAL_GPIO_Init+0x10>
  }
}
 8001010:	bf00      	nop
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	40021000 	.word	0x40021000
 8001020:	40010000 	.word	0x40010000
 8001024:	48000400 	.word	0x48000400
 8001028:	48000800 	.word	0x48000800
 800102c:	48000c00 	.word	0x48000c00
 8001030:	48001000 	.word	0x48001000
 8001034:	48001400 	.word	0x48001400
 8001038:	48001800 	.word	0x48001800
 800103c:	40010400 	.word	0x40010400

08001040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	807b      	strh	r3, [r7, #2]
 800104c:	4613      	mov	r3, r2
 800104e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001050:	787b      	ldrb	r3, [r7, #1]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001056:	887a      	ldrh	r2, [r7, #2]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800105c:	e002      	b.n	8001064 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800105e:	887a      	ldrh	r2, [r7, #2]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <HAL_PWREx_GetVoltageRange+0x18>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800107c:	4618      	mov	r0, r3
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	40007000 	.word	0x40007000

0800108c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800109a:	d130      	bne.n	80010fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800109c:	4b23      	ldr	r3, [pc, #140]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010a8:	d038      	beq.n	800111c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010aa:	4a20      	ldr	r2, [pc, #128]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ac:	4b1f      	ldr	r3, [pc, #124]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010ba:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2232      	movs	r2, #50	; 0x32
 80010c0:	fb02 f303 	mul.w	r3, r2, r3
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010c6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ca:	0c9b      	lsrs	r3, r3, #18
 80010cc:	3301      	adds	r3, #1
 80010ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010d0:	e002      	b.n	80010d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3b01      	subs	r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010e4:	d102      	bne.n	80010ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d1f2      	bne.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010f8:	d110      	bne.n	800111c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e00f      	b.n	800111e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800110a:	d007      	beq.n	800111c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800110c:	4a07      	ldr	r2, [pc, #28]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001116:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800111a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40007000 	.word	0x40007000
 8001130:	20000008 	.word	0x20000008
 8001134:	431bde83 	.word	0x431bde83

08001138 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e39d      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800114a:	4ba4      	ldr	r3, [pc, #656]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	f003 030c 	and.w	r3, r3, #12
 8001152:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001154:	4ba1      	ldr	r3, [pc, #644]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0310 	and.w	r3, r3, #16
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 80e1 	beq.w	800132e <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d007      	beq.n	8001182 <HAL_RCC_OscConfig+0x4a>
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	2b0c      	cmp	r3, #12
 8001176:	f040 8088 	bne.w	800128a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	2b01      	cmp	r3, #1
 800117e:	f040 8084 	bne.w	800128a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001182:	4b96      	ldr	r3, [pc, #600]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	2b00      	cmp	r3, #0
 800118c:	d005      	beq.n	800119a <HAL_RCC_OscConfig+0x62>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	699b      	ldr	r3, [r3, #24]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d101      	bne.n	800119a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e375      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a1a      	ldr	r2, [r3, #32]
 800119e:	4b8f      	ldr	r3, [pc, #572]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d004      	beq.n	80011b4 <HAL_RCC_OscConfig+0x7c>
 80011aa:	4b8c      	ldr	r3, [pc, #560]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011b2:	e005      	b.n	80011c0 <HAL_RCC_OscConfig+0x88>
 80011b4:	4b89      	ldr	r3, [pc, #548]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011ba:	091b      	lsrs	r3, r3, #4
 80011bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d923      	bls.n	800120c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 fd09 	bl	8001be0 <RCC_SetFlashLatencyFromMSIRange>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e356      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011d8:	4a80      	ldr	r2, [pc, #512]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011da:	4b80      	ldr	r3, [pc, #512]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f043 0308 	orr.w	r3, r3, #8
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	497d      	ldr	r1, [pc, #500]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011e6:	4b7d      	ldr	r3, [pc, #500]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a1b      	ldr	r3, [r3, #32]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011f6:	4979      	ldr	r1, [pc, #484]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011f8:	4b78      	ldr	r3, [pc, #480]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	4313      	orrs	r3, r2
 8001208:	604b      	str	r3, [r1, #4]
 800120a:	e022      	b.n	8001252 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800120c:	4a73      	ldr	r2, [pc, #460]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800120e:	4b73      	ldr	r3, [pc, #460]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f043 0308 	orr.w	r3, r3, #8
 8001216:	6013      	str	r3, [r2, #0]
 8001218:	4970      	ldr	r1, [pc, #448]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800121a:	4b70      	ldr	r3, [pc, #448]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	4313      	orrs	r3, r2
 8001228:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800122a:	496c      	ldr	r1, [pc, #432]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800122c:	4b6b      	ldr	r3, [pc, #428]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	69db      	ldr	r3, [r3, #28]
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	4313      	orrs	r3, r2
 800123c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6a1b      	ldr	r3, [r3, #32]
 8001242:	4618      	mov	r0, r3
 8001244:	f000 fccc 	bl	8001be0 <RCC_SetFlashLatencyFromMSIRange>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e319      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001252:	f000 fc03 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 8001256:	4601      	mov	r1, r0
 8001258:	4b60      	ldr	r3, [pc, #384]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	091b      	lsrs	r3, r3, #4
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	4a5f      	ldr	r2, [pc, #380]	; (80013e0 <HAL_RCC_OscConfig+0x2a8>)
 8001264:	5cd3      	ldrb	r3, [r2, r3]
 8001266:	f003 031f 	and.w	r3, r3, #31
 800126a:	fa21 f303 	lsr.w	r3, r1, r3
 800126e:	4a5d      	ldr	r2, [pc, #372]	; (80013e4 <HAL_RCC_OscConfig+0x2ac>)
 8001270:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001272:	4b5d      	ldr	r3, [pc, #372]	; (80013e8 <HAL_RCC_OscConfig+0x2b0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff f94e 	bl	8000518 <HAL_InitTick>
 800127c:	4603      	mov	r3, r0
 800127e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d052      	beq.n	800132c <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	e2fd      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d032      	beq.n	80012f8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001292:	4a52      	ldr	r2, [pc, #328]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001294:	4b51      	ldr	r3, [pc, #324]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800129e:	f7ff f987 	bl	80005b0 <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012a6:	f7ff f983 	bl	80005b0 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e2e6      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012b8:	4b48      	ldr	r3, [pc, #288]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d0f0      	beq.n	80012a6 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012c4:	4a45      	ldr	r2, [pc, #276]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012c6:	4b45      	ldr	r3, [pc, #276]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f043 0308 	orr.w	r3, r3, #8
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	4942      	ldr	r1, [pc, #264]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012d2:	4b42      	ldr	r3, [pc, #264]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a1b      	ldr	r3, [r3, #32]
 80012de:	4313      	orrs	r3, r2
 80012e0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012e2:	493e      	ldr	r1, [pc, #248]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012e4:	4b3d      	ldr	r3, [pc, #244]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	69db      	ldr	r3, [r3, #28]
 80012f0:	021b      	lsls	r3, r3, #8
 80012f2:	4313      	orrs	r3, r2
 80012f4:	604b      	str	r3, [r1, #4]
 80012f6:	e01a      	b.n	800132e <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012f8:	4a38      	ldr	r2, [pc, #224]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012fa:	4b38      	ldr	r3, [pc, #224]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f023 0301 	bic.w	r3, r3, #1
 8001302:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001304:	f7ff f954 	bl	80005b0 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800130c:	f7ff f950 	bl	80005b0 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e2b3      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800131e:	4b2f      	ldr	r3, [pc, #188]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1d4>
 800132a:	e000      	b.n	800132e <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800132c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	2b00      	cmp	r3, #0
 8001338:	d074      	beq.n	8001424 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	2b08      	cmp	r3, #8
 800133e:	d005      	beq.n	800134c <HAL_RCC_OscConfig+0x214>
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	2b0c      	cmp	r3, #12
 8001344:	d10e      	bne.n	8001364 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	2b03      	cmp	r3, #3
 800134a:	d10b      	bne.n	8001364 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	4b23      	ldr	r3, [pc, #140]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d064      	beq.n	8001422 <HAL_RCC_OscConfig+0x2ea>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d160      	bne.n	8001422 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e290      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800136c:	d106      	bne.n	800137c <HAL_RCC_OscConfig+0x244>
 800136e:	4a1b      	ldr	r2, [pc, #108]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001370:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e01d      	b.n	80013b8 <HAL_RCC_OscConfig+0x280>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001384:	d10c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x268>
 8001386:	4a15      	ldr	r2, [pc, #84]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4a12      	ldr	r2, [pc, #72]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001394:	4b11      	ldr	r3, [pc, #68]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	e00b      	b.n	80013b8 <HAL_RCC_OscConfig+0x280>
 80013a0:	4a0e      	ldr	r2, [pc, #56]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80013a2:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <HAL_RCC_OscConfig+0x2a4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d01c      	beq.n	80013fa <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c0:	f7ff f8f6 	bl	80005b0 <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013c6:	e011      	b.n	80013ec <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c8:	f7ff f8f2 	bl	80005b0 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b64      	cmp	r3, #100	; 0x64
 80013d4:	d90a      	bls.n	80013ec <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e255      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
 80013da:	bf00      	nop
 80013dc:	40021000 	.word	0x40021000
 80013e0:	08005024 	.word	0x08005024
 80013e4:	20000008 	.word	0x20000008
 80013e8:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ec:	4bae      	ldr	r3, [pc, #696]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d0e7      	beq.n	80013c8 <HAL_RCC_OscConfig+0x290>
 80013f8:	e014      	b.n	8001424 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fa:	f7ff f8d9 	bl	80005b0 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001402:	f7ff f8d5 	bl	80005b0 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b64      	cmp	r3, #100	; 0x64
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e238      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001414:	4ba4      	ldr	r3, [pc, #656]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1f0      	bne.n	8001402 <HAL_RCC_OscConfig+0x2ca>
 8001420:	e000      	b.n	8001424 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001422:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d060      	beq.n	80014f2 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	2b04      	cmp	r3, #4
 8001434:	d005      	beq.n	8001442 <HAL_RCC_OscConfig+0x30a>
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	2b0c      	cmp	r3, #12
 800143a:	d119      	bne.n	8001470 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	2b02      	cmp	r3, #2
 8001440:	d116      	bne.n	8001470 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001442:	4b99      	ldr	r3, [pc, #612]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800144a:	2b00      	cmp	r3, #0
 800144c:	d005      	beq.n	800145a <HAL_RCC_OscConfig+0x322>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e215      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145a:	4993      	ldr	r1, [pc, #588]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800145c:	4b92      	ldr	r3, [pc, #584]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691b      	ldr	r3, [r3, #16]
 8001468:	061b      	lsls	r3, r3, #24
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800146e:	e040      	b.n	80014f2 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d023      	beq.n	80014c0 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001478:	4a8b      	ldr	r2, [pc, #556]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800147a:	4b8b      	ldr	r3, [pc, #556]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001484:	f7ff f894 	bl	80005b0 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800148c:	f7ff f890 	bl	80005b0 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e1f3      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800149e:	4b82      	ldr	r3, [pc, #520]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014aa:	497f      	ldr	r1, [pc, #508]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80014ac:	4b7e      	ldr	r3, [pc, #504]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	061b      	lsls	r3, r3, #24
 80014ba:	4313      	orrs	r3, r2
 80014bc:	604b      	str	r3, [r1, #4]
 80014be:	e018      	b.n	80014f2 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014c0:	4a79      	ldr	r2, [pc, #484]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80014c2:	4b79      	ldr	r3, [pc, #484]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014cc:	f7ff f870 	bl	80005b0 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d4:	f7ff f86c 	bl	80005b0 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e1cf      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014e6:	4b70      	ldr	r3, [pc, #448]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0308 	and.w	r3, r3, #8
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d03c      	beq.n	8001578 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d01c      	beq.n	8001540 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001506:	4a68      	ldr	r2, [pc, #416]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001508:	4b67      	ldr	r3, [pc, #412]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800150a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800150e:	f043 0301 	orr.w	r3, r3, #1
 8001512:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001516:	f7ff f84b 	bl	80005b0 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800151e:	f7ff f847 	bl	80005b0 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e1aa      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001530:	4b5d      	ldr	r3, [pc, #372]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d0ef      	beq.n	800151e <HAL_RCC_OscConfig+0x3e6>
 800153e:	e01b      	b.n	8001578 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001540:	4a59      	ldr	r2, [pc, #356]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001542:	4b59      	ldr	r3, [pc, #356]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001544:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001548:	f023 0301 	bic.w	r3, r3, #1
 800154c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001550:	f7ff f82e 	bl	80005b0 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001558:	f7ff f82a 	bl	80005b0 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e18d      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800156a:	4b4f      	ldr	r3, [pc, #316]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800156c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1ef      	bne.n	8001558 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 80a5 	beq.w	80016d0 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001586:	2300      	movs	r3, #0
 8001588:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800158a:	4b47      	ldr	r3, [pc, #284]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800158c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10d      	bne.n	80015b2 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4a44      	ldr	r2, [pc, #272]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001598:	4b43      	ldr	r3, [pc, #268]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800159a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	6593      	str	r3, [r2, #88]	; 0x58
 80015a2:	4b41      	ldr	r3, [pc, #260]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80015a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ae:	2301      	movs	r3, #1
 80015b0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015b2:	4b3e      	ldr	r3, [pc, #248]	; (80016ac <HAL_RCC_OscConfig+0x574>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d118      	bne.n	80015f0 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015be:	4a3b      	ldr	r2, [pc, #236]	; (80016ac <HAL_RCC_OscConfig+0x574>)
 80015c0:	4b3a      	ldr	r3, [pc, #232]	; (80016ac <HAL_RCC_OscConfig+0x574>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ca:	f7fe fff1 	bl	80005b0 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015d2:	f7fe ffed 	bl	80005b0 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e150      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015e4:	4b31      	ldr	r3, [pc, #196]	; (80016ac <HAL_RCC_OscConfig+0x574>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0f0      	beq.n	80015d2 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d108      	bne.n	800160a <HAL_RCC_OscConfig+0x4d2>
 80015f8:	4a2b      	ldr	r2, [pc, #172]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80015fa:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 80015fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001608:	e024      	b.n	8001654 <HAL_RCC_OscConfig+0x51c>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	2b05      	cmp	r3, #5
 8001610:	d110      	bne.n	8001634 <HAL_RCC_OscConfig+0x4fc>
 8001612:	4a25      	ldr	r2, [pc, #148]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001614:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800161a:	f043 0304 	orr.w	r3, r3, #4
 800161e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001622:	4a21      	ldr	r2, [pc, #132]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001624:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001632:	e00f      	b.n	8001654 <HAL_RCC_OscConfig+0x51c>
 8001634:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800163c:	f023 0301 	bic.w	r3, r3, #1
 8001640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001644:	4a18      	ldr	r2, [pc, #96]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 8001648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800164c:	f023 0304 	bic.w	r3, r3, #4
 8001650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d016      	beq.n	800168a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800165c:	f7fe ffa8 	bl	80005b0 <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001662:	e00a      	b.n	800167a <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001664:	f7fe ffa4 	bl	80005b0 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e105      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <HAL_RCC_OscConfig+0x570>)
 800167c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0ed      	beq.n	8001664 <HAL_RCC_OscConfig+0x52c>
 8001688:	e019      	b.n	80016be <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168a:	f7fe ff91 	bl	80005b0 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001690:	e00e      	b.n	80016b0 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001692:	f7fe ff8d 	bl	80005b0 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d905      	bls.n	80016b0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e0ee      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
 80016a8:	40021000 	.word	0x40021000
 80016ac:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016b0:	4b77      	ldr	r3, [pc, #476]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80016b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1e9      	bne.n	8001692 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016be:	7ffb      	ldrb	r3, [r7, #31]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d105      	bne.n	80016d0 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c4:	4a72      	ldr	r2, [pc, #456]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80016c6:	4b72      	ldr	r3, [pc, #456]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80016c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ce:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 80d5 	beq.w	8001884 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	2b0c      	cmp	r3, #12
 80016de:	f000 808e 	beq.w	80017fe <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d15b      	bne.n	80017a2 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ea:	4a69      	ldr	r2, [pc, #420]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80016ec:	4b68      	ldr	r3, [pc, #416]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f6:	f7fe ff5b 	bl	80005b0 <HAL_GetTick>
 80016fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016fc:	e008      	b.n	8001710 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fe:	f7fe ff57 	bl	80005b0 <HAL_GetTick>
 8001702:	4602      	mov	r2, r0
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e0ba      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001710:	4b5f      	ldr	r3, [pc, #380]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1f0      	bne.n	80016fe <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800171c:	485c      	ldr	r0, [pc, #368]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 800171e:	4b5c      	ldr	r3, [pc, #368]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001720:	68da      	ldr	r2, [r3, #12]
 8001722:	4b5c      	ldr	r3, [pc, #368]	; (8001894 <HAL_RCC_OscConfig+0x75c>)
 8001724:	4013      	ands	r3, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800172e:	3a01      	subs	r2, #1
 8001730:	0112      	lsls	r2, r2, #4
 8001732:	4311      	orrs	r1, r2
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001738:	0212      	lsls	r2, r2, #8
 800173a:	4311      	orrs	r1, r2
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001740:	0852      	lsrs	r2, r2, #1
 8001742:	3a01      	subs	r2, #1
 8001744:	0552      	lsls	r2, r2, #21
 8001746:	4311      	orrs	r1, r2
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800174c:	0852      	lsrs	r2, r2, #1
 800174e:	3a01      	subs	r2, #1
 8001750:	0652      	lsls	r2, r2, #25
 8001752:	4311      	orrs	r1, r2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001758:	0912      	lsrs	r2, r2, #4
 800175a:	0452      	lsls	r2, r2, #17
 800175c:	430a      	orrs	r2, r1
 800175e:	4313      	orrs	r3, r2
 8001760:	60c3      	str	r3, [r0, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001762:	4a4b      	ldr	r2, [pc, #300]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001764:	4b4a      	ldr	r3, [pc, #296]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800176c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800176e:	4a48      	ldr	r2, [pc, #288]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001770:	4b47      	ldr	r3, [pc, #284]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001778:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177a:	f7fe ff19 	bl	80005b0 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001782:	f7fe ff15 	bl	80005b0 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e078      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001794:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d0f0      	beq.n	8001782 <HAL_RCC_OscConfig+0x64a>
 80017a0:	e070      	b.n	8001884 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017a2:	4a3b      	ldr	r2, [pc, #236]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017a4:	4b3a      	ldr	r3, [pc, #232]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017ac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80017ae:	4b38      	ldr	r3, [pc, #224]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d105      	bne.n	80017c6 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80017ba:	4a35      	ldr	r2, [pc, #212]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017bc:	4b34      	ldr	r3, [pc, #208]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	f023 0303 	bic.w	r3, r3, #3
 80017c4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80017c6:	4a32      	ldr	r2, [pc, #200]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017c8:	4b31      	ldr	r3, [pc, #196]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80017d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d6:	f7fe feeb 	bl	80005b0 <HAL_GetTick>
 80017da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017dc:	e008      	b.n	80017f0 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017de:	f7fe fee7 	bl	80005b0 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	d901      	bls.n	80017f0 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80017ec:	2303      	movs	r3, #3
 80017ee:	e04a      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017f0:	4b27      	ldr	r3, [pc, #156]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d1f0      	bne.n	80017de <HAL_RCC_OscConfig+0x6a6>
 80017fc:	e042      	b.n	8001884 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001802:	2b01      	cmp	r3, #1
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e03d      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800180a:	4b21      	ldr	r3, [pc, #132]	; (8001890 <HAL_RCC_OscConfig+0x758>)
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	f003 0203 	and.w	r2, r3, #3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181a:	429a      	cmp	r2, r3
 800181c:	d130      	bne.n	8001880 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001828:	3b01      	subs	r3, #1
 800182a:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800182c:	429a      	cmp	r2, r3
 800182e:	d127      	bne.n	8001880 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800183a:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800183c:	429a      	cmp	r2, r3
 800183e:	d11f      	bne.n	8001880 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800184a:	2a07      	cmp	r2, #7
 800184c:	bf14      	ite	ne
 800184e:	2201      	movne	r2, #1
 8001850:	2200      	moveq	r2, #0
 8001852:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001854:	4293      	cmp	r3, r2
 8001856:	d113      	bne.n	8001880 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001862:	085b      	lsrs	r3, r3, #1
 8001864:	3b01      	subs	r3, #1
 8001866:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001868:	429a      	cmp	r2, r3
 800186a:	d109      	bne.n	8001880 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	085b      	lsrs	r3, r3, #1
 8001878:	3b01      	subs	r3, #1
 800187a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800187c:	429a      	cmp	r2, r3
 800187e:	d001      	beq.n	8001884 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e000      	b.n	8001886 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3720      	adds	r7, #32
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40021000 	.word	0x40021000
 8001894:	f99d808c 	.word	0xf99d808c

08001898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e0c8      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018ac:	4b66      	ldr	r3, [pc, #408]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0207 	and.w	r2, r3, #7
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d210      	bcs.n	80018dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	4963      	ldr	r1, [pc, #396]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80018bc:	4b62      	ldr	r3, [pc, #392]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f023 0207 	bic.w	r2, r3, #7
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ca:	4b5f      	ldr	r3, [pc, #380]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0207 	and.w	r2, r3, #7
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d001      	beq.n	80018dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e0b0      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d04c      	beq.n	8001982 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d107      	bne.n	8001900 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f0:	4b56      	ldr	r3, [pc, #344]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d121      	bne.n	8001940 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e09e      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d107      	bne.n	8001918 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001908:	4b50      	ldr	r3, [pc, #320]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d115      	bne.n	8001940 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e092      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d107      	bne.n	8001930 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001920:	4b4a      	ldr	r3, [pc, #296]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d109      	bne.n	8001940 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e086      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001930:	4b46      	ldr	r3, [pc, #280]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e07e      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001940:	4942      	ldr	r1, [pc, #264]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001942:	4b42      	ldr	r3, [pc, #264]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f023 0203 	bic.w	r2, r3, #3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	4313      	orrs	r3, r2
 8001950:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001952:	f7fe fe2d 	bl	80005b0 <HAL_GetTick>
 8001956:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001958:	e00a      	b.n	8001970 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195a:	f7fe fe29 	bl	80005b0 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	f241 3288 	movw	r2, #5000	; 0x1388
 8001968:	4293      	cmp	r3, r2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e066      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001970:	4b36      	ldr	r3, [pc, #216]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f003 020c 	and.w	r2, r3, #12
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	429a      	cmp	r2, r3
 8001980:	d1eb      	bne.n	800195a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d008      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800198e:	492f      	ldr	r1, [pc, #188]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001990:	4b2e      	ldr	r3, [pc, #184]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	4313      	orrs	r3, r2
 800199e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019a0:	4b29      	ldr	r3, [pc, #164]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0207 	and.w	r2, r3, #7
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d910      	bls.n	80019d0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ae:	4926      	ldr	r1, [pc, #152]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f023 0207 	bic.w	r2, r3, #7
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019be:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <HAL_RCC_ClockConfig+0x1b0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0207 	and.w	r2, r3, #7
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d001      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e036      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d008      	beq.n	80019ee <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019dc:	491b      	ldr	r1, [pc, #108]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d009      	beq.n	8001a0e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019fa:	4914      	ldr	r1, [pc, #80]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 80019fc:	4b13      	ldr	r3, [pc, #76]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a0e:	f000 f825 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 8001a12:	4601      	mov	r1, r0
 8001a14:	4b0d      	ldr	r3, [pc, #52]	; (8001a4c <HAL_RCC_ClockConfig+0x1b4>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	091b      	lsrs	r3, r3, #4
 8001a1a:	f003 030f 	and.w	r3, r3, #15
 8001a1e:	4a0c      	ldr	r2, [pc, #48]	; (8001a50 <HAL_RCC_ClockConfig+0x1b8>)
 8001a20:	5cd3      	ldrb	r3, [r2, r3]
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	fa21 f303 	lsr.w	r3, r1, r3
 8001a2a:	4a0a      	ldr	r2, [pc, #40]	; (8001a54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a2e:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <HAL_RCC_ClockConfig+0x1c0>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fd70 	bl	8000518 <HAL_InitTick>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001a3c:	7afb      	ldrb	r3, [r7, #11]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40022000 	.word	0x40022000
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	08005024 	.word	0x08005024
 8001a54:	20000008 	.word	0x20000008
 8001a58:	20000000 	.word	0x20000000

08001a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b089      	sub	sp, #36	; 0x24
 8001a60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a6a:	4b3d      	ldr	r3, [pc, #244]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a74:	4b3a      	ldr	r3, [pc, #232]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	f003 0303 	and.w	r3, r3, #3
 8001a7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d005      	beq.n	8001a90 <HAL_RCC_GetSysClockFreq+0x34>
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	2b0c      	cmp	r3, #12
 8001a88:	d121      	bne.n	8001ace <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d11e      	bne.n	8001ace <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a90:	4b33      	ldr	r3, [pc, #204]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0308 	and.w	r3, r3, #8
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d107      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a9c:	4b30      	ldr	r3, [pc, #192]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001aa2:	0a1b      	lsrs	r3, r3, #8
 8001aa4:	f003 030f 	and.w	r3, r3, #15
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	e005      	b.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001aac:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ab8:	4a2a      	ldr	r2, [pc, #168]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d10d      	bne.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001acc:	e00a      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d102      	bne.n	8001ada <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ad6:	61bb      	str	r3, [r7, #24]
 8001ad8:	e004      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d101      	bne.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ae0:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ae2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	2b0c      	cmp	r3, #12
 8001ae8:	d133      	bne.n	8001b52 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001aea:	4b1d      	ldr	r3, [pc, #116]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	f003 0303 	and.w	r3, r3, #3
 8001af2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d002      	beq.n	8001b00 <HAL_RCC_GetSysClockFreq+0xa4>
 8001afa:	2b03      	cmp	r3, #3
 8001afc:	d003      	beq.n	8001b06 <HAL_RCC_GetSysClockFreq+0xaa>
 8001afe:	e005      	b.n	8001b0c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001b00:	4b19      	ldr	r3, [pc, #100]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001b02:	617b      	str	r3, [r7, #20]
      break;
 8001b04:	e005      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001b06:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x110>)
 8001b08:	617b      	str	r3, [r7, #20]
      break;
 8001b0a:	e002      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	617b      	str	r3, [r7, #20]
      break;
 8001b10:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b12:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	091b      	lsrs	r3, r3, #4
 8001b18:	f003 0307 	and.w	r3, r3, #7
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b2a:	697a      	ldr	r2, [r7, #20]
 8001b2c:	fb02 f203 	mul.w	r2, r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b38:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	0e5b      	lsrs	r3, r3, #25
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	3301      	adds	r3, #1
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b50:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b52:	69bb      	ldr	r3, [r7, #24]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3724      	adds	r7, #36	; 0x24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	40021000 	.word	0x40021000
 8001b64:	0800503c 	.word	0x0800503c
 8001b68:	00f42400 	.word	0x00f42400
 8001b6c:	007a1200 	.word	0x007a1200

08001b70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b74:	4b03      	ldr	r3, [pc, #12]	; (8001b84 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	20000008 	.word	0x20000008

08001b88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b8c:	f7ff fff0 	bl	8001b70 <HAL_RCC_GetHCLKFreq>
 8001b90:	4601      	mov	r1, r0
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	0a1b      	lsrs	r3, r3, #8
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ba0:	f003 031f 	and.w	r3, r3, #31
 8001ba4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	08005034 	.word	0x08005034

08001bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001bb8:	f7ff ffda 	bl	8001b70 <HAL_RCC_GetHCLKFreq>
 8001bbc:	4601      	mov	r1, r0
 8001bbe:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	0adb      	lsrs	r3, r3, #11
 8001bc4:	f003 0307 	and.w	r3, r3, #7
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001bca:	5cd3      	ldrb	r3, [r2, r3]
 8001bcc:	f003 031f 	and.w	r3, r3, #31
 8001bd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	08005034 	.word	0x08005034

08001be0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001be8:	2300      	movs	r3, #0
 8001bea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001bec:	4b2a      	ldr	r3, [pc, #168]	; (8001c98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001bf8:	f7ff fa3a 	bl	8001070 <HAL_PWREx_GetVoltageRange>
 8001bfc:	6178      	str	r0, [r7, #20]
 8001bfe:	e014      	b.n	8001c2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c00:	4a25      	ldr	r2, [pc, #148]	; (8001c98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c02:	4b25      	ldr	r3, [pc, #148]	; (8001c98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	6593      	str	r3, [r2, #88]	; 0x58
 8001c0c:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001c18:	f7ff fa2a 	bl	8001070 <HAL_PWREx_GetVoltageRange>
 8001c1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c1e:	4a1e      	ldr	r2, [pc, #120]	; (8001c98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c20:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c28:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c30:	d10b      	bne.n	8001c4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b80      	cmp	r3, #128	; 0x80
 8001c36:	d919      	bls.n	8001c6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2ba0      	cmp	r3, #160	; 0xa0
 8001c3c:	d902      	bls.n	8001c44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c3e:	2302      	movs	r3, #2
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	e013      	b.n	8001c6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c44:	2301      	movs	r3, #1
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	e010      	b.n	8001c6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b80      	cmp	r3, #128	; 0x80
 8001c4e:	d902      	bls.n	8001c56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c50:	2303      	movs	r3, #3
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	e00a      	b.n	8001c6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b80      	cmp	r3, #128	; 0x80
 8001c5a:	d102      	bne.n	8001c62 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	e004      	b.n	8001c6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b70      	cmp	r3, #112	; 0x70
 8001c66:	d101      	bne.n	8001c6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c68:	2301      	movs	r3, #1
 8001c6a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c6c:	490b      	ldr	r1, [pc, #44]	; (8001c9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 0207 	bic.w	r2, r3, #7
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c7c:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0207 	and.w	r2, r3, #7
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d001      	beq.n	8001c8e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	40022000 	.word	0x40022000

08001ca0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ca8:	2300      	movs	r3, #0
 8001caa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001cac:	2300      	movs	r3, #0
 8001cae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d03f      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001cc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cc4:	d01c      	beq.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001cc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cca:	d802      	bhi.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d00e      	beq.n	8001cee <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001cd0:	e01f      	b.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001cd2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001cd6:	d003      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001cd8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001cdc:	d01c      	beq.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001cde:	e018      	b.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ce0:	4a85      	ldr	r2, [pc, #532]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ce2:	4b85      	ldr	r3, [pc, #532]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001cec:	e015      	b.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	3304      	adds	r3, #4
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f000 fab9 	bl	800226c <RCCEx_PLLSAI1_Config>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001cfe:	e00c      	b.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3320      	adds	r3, #32
 8001d04:	2100      	movs	r1, #0
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 fba0 	bl	800244c <RCCEx_PLLSAI2_Config>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001d10:	e003      	b.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	74fb      	strb	r3, [r7, #19]
      break;
 8001d16:	e000      	b.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001d18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001d1a:	7cfb      	ldrb	r3, [r7, #19]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10b      	bne.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d20:	4975      	ldr	r1, [pc, #468]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d22:	4b75      	ldr	r3, [pc, #468]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d28:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001d30:	4313      	orrs	r3, r2
 8001d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001d36:	e001      	b.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d38:	7cfb      	ldrb	r3, [r7, #19]
 8001d3a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d03f      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d50:	d01c      	beq.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001d52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d56:	d802      	bhi.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d00e      	beq.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001d5c:	e01f      	b.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001d5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d62:	d003      	beq.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001d64:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001d68:	d01c      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001d6a:	e018      	b.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001d6c:	4a62      	ldr	r2, [pc, #392]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d6e:	4b62      	ldr	r3, [pc, #392]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d76:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d78:	e015      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	2100      	movs	r1, #0
 8001d80:	4618      	mov	r0, r3
 8001d82:	f000 fa73 	bl	800226c <RCCEx_PLLSAI1_Config>
 8001d86:	4603      	mov	r3, r0
 8001d88:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d8a:	e00c      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3320      	adds	r3, #32
 8001d90:	2100      	movs	r1, #0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fb5a 	bl	800244c <RCCEx_PLLSAI2_Config>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d9c:	e003      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	74fb      	strb	r3, [r7, #19]
      break;
 8001da2:	e000      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001da4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001da6:	7cfb      	ldrb	r3, [r7, #19]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10b      	bne.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001dac:	4952      	ldr	r1, [pc, #328]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dae:	4b52      	ldr	r3, [pc, #328]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001dc2:	e001      	b.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001dc4:	7cfb      	ldrb	r3, [r7, #19]
 8001dc6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80a0 	beq.w	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001dda:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001dea:	2300      	movs	r3, #0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00d      	beq.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df0:	4a41      	ldr	r2, [pc, #260]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001df2:	4b41      	ldr	r3, [pc, #260]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	6593      	str	r3, [r2, #88]	; 0x58
 8001dfc:	4b3e      	ldr	r3, [pc, #248]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e0c:	4a3b      	ldr	r2, [pc, #236]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001e0e:	4b3b      	ldr	r3, [pc, #236]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e18:	f7fe fbca 	bl	80005b0 <HAL_GetTick>
 8001e1c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e1e:	e009      	b.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e20:	f7fe fbc6 	bl	80005b0 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d902      	bls.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	74fb      	strb	r3, [r7, #19]
        break;
 8001e32:	e005      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e34:	4b31      	ldr	r3, [pc, #196]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0ef      	beq.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001e40:	7cfb      	ldrb	r3, [r7, #19]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d15c      	bne.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e46:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e50:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d01f      	beq.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d019      	beq.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001e64:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001e70:	4a21      	ldr	r2, [pc, #132]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e72:	4b21      	ldr	r3, [pc, #132]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001e80:	4a1d      	ldr	r2, [pc, #116]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e82:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001e90:	4a19      	ldr	r2, [pc, #100]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d016      	beq.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea2:	f7fe fb85 	bl	80005b0 <HAL_GetTick>
 8001ea6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ea8:	e00b      	b.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eaa:	f7fe fb81 	bl	80005b0 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d902      	bls.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	74fb      	strb	r3, [r7, #19]
            break;
 8001ec0:	e006      	b.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d0ec      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8001ed0:	7cfb      	ldrb	r3, [r7, #19]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10c      	bne.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ed6:	4908      	ldr	r1, [pc, #32]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ed8:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ede:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001eee:	e009      	b.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001ef0:	7cfb      	ldrb	r3, [r7, #19]
 8001ef2:	74bb      	strb	r3, [r7, #18]
 8001ef4:	e006      	b.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8001ef6:	bf00      	nop
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f00:	7cfb      	ldrb	r3, [r7, #19]
 8001f02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f04:	7c7b      	ldrb	r3, [r7, #17]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d105      	bne.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0a:	4a9e      	ldr	r2, [pc, #632]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f0c:	4b9d      	ldr	r3, [pc, #628]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f14:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00a      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f22:	4998      	ldr	r1, [pc, #608]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f24:	4b97      	ldr	r3, [pc, #604]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f2a:	f023 0203 	bic.w	r2, r3, #3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f32:	4313      	orrs	r3, r2
 8001f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d00a      	beq.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f44:	498f      	ldr	r1, [pc, #572]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f46:	4b8f      	ldr	r3, [pc, #572]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4c:	f023 020c 	bic.w	r2, r3, #12
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f54:	4313      	orrs	r3, r2
 8001f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00a      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001f66:	4987      	ldr	r1, [pc, #540]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f68:	4b86      	ldr	r3, [pc, #536]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f6e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	4313      	orrs	r3, r2
 8001f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00a      	beq.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001f88:	497e      	ldr	r1, [pc, #504]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f8a:	4b7e      	ldr	r3, [pc, #504]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f90:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0310 	and.w	r3, r3, #16
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00a      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001faa:	4976      	ldr	r1, [pc, #472]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fac:	4b75      	ldr	r3, [pc, #468]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fb2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00a      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fcc:	496d      	ldr	r1, [pc, #436]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fce:	4b6d      	ldr	r3, [pc, #436]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00a      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fee:	4965      	ldr	r1, [pc, #404]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ff0:	4b64      	ldr	r3, [pc, #400]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffe:	4313      	orrs	r3, r2
 8002000:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00a      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002010:	495c      	ldr	r1, [pc, #368]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002012:	4b5c      	ldr	r3, [pc, #368]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002018:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002020:	4313      	orrs	r3, r2
 8002022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800202e:	2b00      	cmp	r3, #0
 8002030:	d00a      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002032:	4954      	ldr	r1, [pc, #336]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002034:	4b53      	ldr	r3, [pc, #332]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002042:	4313      	orrs	r3, r2
 8002044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00a      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002054:	494b      	ldr	r1, [pc, #300]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002056:	4b4b      	ldr	r3, [pc, #300]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800205c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002064:	4313      	orrs	r3, r2
 8002066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002076:	4943      	ldr	r1, [pc, #268]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002078:	4b42      	ldr	r3, [pc, #264]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800207a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800207e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002086:	4313      	orrs	r3, r2
 8002088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d028      	beq.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002098:	493a      	ldr	r1, [pc, #232]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800209a:	4b3a      	ldr	r3, [pc, #232]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800209c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020a8:	4313      	orrs	r3, r2
 80020aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020b6:	d106      	bne.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020b8:	4a32      	ldr	r2, [pc, #200]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020ba:	4b32      	ldr	r3, [pc, #200]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020c2:	60d3      	str	r3, [r2, #12]
 80020c4:	e011      	b.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80020ce:	d10c      	bne.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3304      	adds	r3, #4
 80020d4:	2101      	movs	r1, #1
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 f8c8 	bl	800226c <RCCEx_PLLSAI1_Config>
 80020dc:	4603      	mov	r3, r0
 80020de:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80020e0:	7cfb      	ldrb	r3, [r7, #19]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80020e6:	7cfb      	ldrb	r3, [r7, #19]
 80020e8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d028      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80020f6:	4923      	ldr	r1, [pc, #140]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020f8:	4b22      	ldr	r3, [pc, #136]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002106:	4313      	orrs	r3, r2
 8002108:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002110:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002114:	d106      	bne.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002116:	4a1b      	ldr	r2, [pc, #108]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002118:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002120:	60d3      	str	r3, [r2, #12]
 8002122:	e011      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002128:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800212c:	d10c      	bne.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3304      	adds	r3, #4
 8002132:	2101      	movs	r1, #1
 8002134:	4618      	mov	r0, r3
 8002136:	f000 f899 	bl	800226c <RCCEx_PLLSAI1_Config>
 800213a:	4603      	mov	r3, r0
 800213c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800213e:	7cfb      	ldrb	r3, [r7, #19]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002144:	7cfb      	ldrb	r3, [r7, #19]
 8002146:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d02b      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002154:	490b      	ldr	r1, [pc, #44]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800215c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002164:	4313      	orrs	r3, r2
 8002166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800216e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002172:	d109      	bne.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002174:	4a03      	ldr	r2, [pc, #12]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002176:	4b03      	ldr	r3, [pc, #12]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800217e:	60d3      	str	r3, [r2, #12]
 8002180:	e014      	b.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002182:	bf00      	nop
 8002184:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800218c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002190:	d10c      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3304      	adds	r3, #4
 8002196:	2101      	movs	r1, #1
 8002198:	4618      	mov	r0, r3
 800219a:	f000 f867 	bl	800226c <RCCEx_PLLSAI1_Config>
 800219e:	4603      	mov	r3, r0
 80021a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021a2:	7cfb      	ldrb	r3, [r7, #19]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80021a8:	7cfb      	ldrb	r3, [r7, #19]
 80021aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d02f      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021b8:	492b      	ldr	r1, [pc, #172]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80021ba:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80021bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021c8:	4313      	orrs	r3, r2
 80021ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021d6:	d10d      	bne.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3304      	adds	r3, #4
 80021dc:	2102      	movs	r1, #2
 80021de:	4618      	mov	r0, r3
 80021e0:	f000 f844 	bl	800226c <RCCEx_PLLSAI1_Config>
 80021e4:	4603      	mov	r3, r0
 80021e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021e8:	7cfb      	ldrb	r3, [r7, #19]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d014      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80021ee:	7cfb      	ldrb	r3, [r7, #19]
 80021f0:	74bb      	strb	r3, [r7, #18]
 80021f2:	e011      	b.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021fc:	d10c      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3320      	adds	r3, #32
 8002202:	2102      	movs	r1, #2
 8002204:	4618      	mov	r0, r3
 8002206:	f000 f921 	bl	800244c <RCCEx_PLLSAI2_Config>
 800220a:	4603      	mov	r3, r0
 800220c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800220e:	7cfb      	ldrb	r3, [r7, #19]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002214:	7cfb      	ldrb	r3, [r7, #19]
 8002216:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00a      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002224:	4910      	ldr	r1, [pc, #64]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002226:	4b10      	ldr	r3, [pc, #64]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800222c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002234:	4313      	orrs	r3, r2
 8002236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00b      	beq.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002246:	4908      	ldr	r1, [pc, #32]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002248:	4b07      	ldr	r3, [pc, #28]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800224a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800224e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002258:	4313      	orrs	r3, r2
 800225a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800225e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40021000 	.word	0x40021000

0800226c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800227a:	4b73      	ldr	r3, [pc, #460]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f003 0303 	and.w	r3, r3, #3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d018      	beq.n	80022b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002286:	4b70      	ldr	r3, [pc, #448]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	f003 0203 	and.w	r2, r3, #3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	429a      	cmp	r2, r3
 8002294:	d10d      	bne.n	80022b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
       ||
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800229e:	4b6a      	ldr	r3, [pc, #424]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	091b      	lsrs	r3, r3, #4
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
       ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d044      	beq.n	800233c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	73fb      	strb	r3, [r7, #15]
 80022b6:	e041      	b.n	800233c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d00c      	beq.n	80022da <RCCEx_PLLSAI1_Config+0x6e>
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d013      	beq.n	80022ec <RCCEx_PLLSAI1_Config+0x80>
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d120      	bne.n	800230a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80022c8:	4b5f      	ldr	r3, [pc, #380]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d11d      	bne.n	8002310 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022d8:	e01a      	b.n	8002310 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80022da:	4b5b      	ldr	r3, [pc, #364]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d116      	bne.n	8002314 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ea:	e013      	b.n	8002314 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80022ec:	4b56      	ldr	r3, [pc, #344]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10f      	bne.n	8002318 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80022f8:	4b53      	ldr	r3, [pc, #332]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d109      	bne.n	8002318 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002308:	e006      	b.n	8002318 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	73fb      	strb	r3, [r7, #15]
      break;
 800230e:	e004      	b.n	800231a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002310:	bf00      	nop
 8002312:	e002      	b.n	800231a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002314:	bf00      	nop
 8002316:	e000      	b.n	800231a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002318:	bf00      	nop
    }

    if(status == HAL_OK)
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d10d      	bne.n	800233c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002320:	4849      	ldr	r0, [pc, #292]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002322:	4b49      	ldr	r3, [pc, #292]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6819      	ldr	r1, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	011b      	lsls	r3, r3, #4
 8002336:	430b      	orrs	r3, r1
 8002338:	4313      	orrs	r3, r2
 800233a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d17d      	bne.n	800243e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002342:	4a41      	ldr	r2, [pc, #260]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002344:	4b40      	ldr	r3, [pc, #256]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800234c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800234e:	f7fe f92f 	bl	80005b0 <HAL_GetTick>
 8002352:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002354:	e009      	b.n	800236a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002356:	f7fe f92b 	bl	80005b0 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d902      	bls.n	800236a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	73fb      	strb	r3, [r7, #15]
        break;
 8002368:	e005      	b.n	8002376 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800236a:	4b37      	ldr	r3, [pc, #220]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1ef      	bne.n	8002356 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002376:	7bfb      	ldrb	r3, [r7, #15]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d160      	bne.n	800243e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d111      	bne.n	80023a6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002382:	4831      	ldr	r0, [pc, #196]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002384:	4b30      	ldr	r3, [pc, #192]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002386:	691b      	ldr	r3, [r3, #16]
 8002388:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800238c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6892      	ldr	r2, [r2, #8]
 8002394:	0211      	lsls	r1, r2, #8
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68d2      	ldr	r2, [r2, #12]
 800239a:	0912      	lsrs	r2, r2, #4
 800239c:	0452      	lsls	r2, r2, #17
 800239e:	430a      	orrs	r2, r1
 80023a0:	4313      	orrs	r3, r2
 80023a2:	6103      	str	r3, [r0, #16]
 80023a4:	e027      	b.n	80023f6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d112      	bne.n	80023d2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023ac:	4826      	ldr	r0, [pc, #152]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023ae:	4b26      	ldr	r3, [pc, #152]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80023b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6892      	ldr	r2, [r2, #8]
 80023be:	0211      	lsls	r1, r2, #8
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	6912      	ldr	r2, [r2, #16]
 80023c4:	0852      	lsrs	r2, r2, #1
 80023c6:	3a01      	subs	r2, #1
 80023c8:	0552      	lsls	r2, r2, #21
 80023ca:	430a      	orrs	r2, r1
 80023cc:	4313      	orrs	r3, r2
 80023ce:	6103      	str	r3, [r0, #16]
 80023d0:	e011      	b.n	80023f6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023d2:	481d      	ldr	r0, [pc, #116]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023d4:	4b1c      	ldr	r3, [pc, #112]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80023dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6892      	ldr	r2, [r2, #8]
 80023e4:	0211      	lsls	r1, r2, #8
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6952      	ldr	r2, [r2, #20]
 80023ea:	0852      	lsrs	r2, r2, #1
 80023ec:	3a01      	subs	r2, #1
 80023ee:	0652      	lsls	r2, r2, #25
 80023f0:	430a      	orrs	r2, r1
 80023f2:	4313      	orrs	r3, r2
 80023f4:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80023f6:	4a14      	ldr	r2, [pc, #80]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023f8:	4b13      	ldr	r3, [pc, #76]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002400:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002402:	f7fe f8d5 	bl	80005b0 <HAL_GetTick>
 8002406:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002408:	e009      	b.n	800241e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800240a:	f7fe f8d1 	bl	80005b0 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d902      	bls.n	800241e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	73fb      	strb	r3, [r7, #15]
          break;
 800241c:	e005      	b.n	800242a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800241e:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0ef      	beq.n	800240a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d106      	bne.n	800243e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002430:	4905      	ldr	r1, [pc, #20]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002434:	691a      	ldr	r2, [r3, #16]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800243e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40021000 	.word	0x40021000

0800244c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002456:	2300      	movs	r3, #0
 8002458:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800245a:	4b68      	ldr	r3, [pc, #416]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d018      	beq.n	8002498 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002466:	4b65      	ldr	r3, [pc, #404]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f003 0203 	and.w	r2, r3, #3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d10d      	bne.n	8002492 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
       ||
 800247a:	2b00      	cmp	r3, #0
 800247c:	d009      	beq.n	8002492 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800247e:	4b5f      	ldr	r3, [pc, #380]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	091b      	lsrs	r3, r3, #4
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
       ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d044      	beq.n	800251c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	73fb      	strb	r3, [r7, #15]
 8002496:	e041      	b.n	800251c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b02      	cmp	r3, #2
 800249e:	d00c      	beq.n	80024ba <RCCEx_PLLSAI2_Config+0x6e>
 80024a0:	2b03      	cmp	r3, #3
 80024a2:	d013      	beq.n	80024cc <RCCEx_PLLSAI2_Config+0x80>
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d120      	bne.n	80024ea <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80024a8:	4b54      	ldr	r3, [pc, #336]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d11d      	bne.n	80024f0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024b8:	e01a      	b.n	80024f0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80024ba:	4b50      	ldr	r3, [pc, #320]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d116      	bne.n	80024f4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024ca:	e013      	b.n	80024f4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80024cc:	4b4b      	ldr	r3, [pc, #300]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10f      	bne.n	80024f8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024d8:	4b48      	ldr	r3, [pc, #288]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d109      	bne.n	80024f8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024e8:	e006      	b.n	80024f8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	73fb      	strb	r3, [r7, #15]
      break;
 80024ee:	e004      	b.n	80024fa <RCCEx_PLLSAI2_Config+0xae>
      break;
 80024f0:	bf00      	nop
 80024f2:	e002      	b.n	80024fa <RCCEx_PLLSAI2_Config+0xae>
      break;
 80024f4:	bf00      	nop
 80024f6:	e000      	b.n	80024fa <RCCEx_PLLSAI2_Config+0xae>
      break;
 80024f8:	bf00      	nop
    }

    if(status == HAL_OK)
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10d      	bne.n	800251c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002500:	483e      	ldr	r0, [pc, #248]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002502:	4b3e      	ldr	r3, [pc, #248]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6819      	ldr	r1, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	3b01      	subs	r3, #1
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	430b      	orrs	r3, r1
 8002518:	4313      	orrs	r3, r2
 800251a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800251c:	7bfb      	ldrb	r3, [r7, #15]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d167      	bne.n	80025f2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002522:	4a36      	ldr	r2, [pc, #216]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002524:	4b35      	ldr	r3, [pc, #212]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800252c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800252e:	f7fe f83f 	bl	80005b0 <HAL_GetTick>
 8002532:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002534:	e009      	b.n	800254a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002536:	f7fe f83b 	bl	80005b0 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d902      	bls.n	800254a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	73fb      	strb	r3, [r7, #15]
        break;
 8002548:	e005      	b.n	8002556 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800254a:	4b2c      	ldr	r3, [pc, #176]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1ef      	bne.n	8002536 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002556:	7bfb      	ldrb	r3, [r7, #15]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d14a      	bne.n	80025f2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d111      	bne.n	8002586 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002562:	4826      	ldr	r0, [pc, #152]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002564:	4b25      	ldr	r3, [pc, #148]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002566:	695b      	ldr	r3, [r3, #20]
 8002568:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800256c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6892      	ldr	r2, [r2, #8]
 8002574:	0211      	lsls	r1, r2, #8
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	68d2      	ldr	r2, [r2, #12]
 800257a:	0912      	lsrs	r2, r2, #4
 800257c:	0452      	lsls	r2, r2, #17
 800257e:	430a      	orrs	r2, r1
 8002580:	4313      	orrs	r3, r2
 8002582:	6143      	str	r3, [r0, #20]
 8002584:	e011      	b.n	80025aa <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002586:	481d      	ldr	r0, [pc, #116]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002588:	4b1c      	ldr	r3, [pc, #112]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002590:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6892      	ldr	r2, [r2, #8]
 8002598:	0211      	lsls	r1, r2, #8
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6912      	ldr	r2, [r2, #16]
 800259e:	0852      	lsrs	r2, r2, #1
 80025a0:	3a01      	subs	r2, #1
 80025a2:	0652      	lsls	r2, r2, #25
 80025a4:	430a      	orrs	r2, r1
 80025a6:	4313      	orrs	r3, r2
 80025a8:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80025aa:	4a14      	ldr	r2, [pc, #80]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025ac:	4b13      	ldr	r3, [pc, #76]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b6:	f7fd fffb 	bl	80005b0 <HAL_GetTick>
 80025ba:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80025bc:	e009      	b.n	80025d2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80025be:	f7fd fff7 	bl	80005b0 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d902      	bls.n	80025d2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	73fb      	strb	r3, [r7, #15]
          break;
 80025d0:	e005      	b.n	80025de <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0ef      	beq.n	80025be <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d106      	bne.n	80025f2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80025e4:	4905      	ldr	r1, [pc, #20]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025e6:	4b05      	ldr	r3, [pc, #20]	; (80025fc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025e8:	695a      	ldr	r2, [r3, #20]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000

08002600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e01d      	b.n	800264e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d106      	bne.n	800262c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f002 fb4a 	bl	8004cc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2202      	movs	r2, #2
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3304      	adds	r3, #4
 800263c:	4619      	mov	r1, r3
 800263e:	4610      	mov	r0, r2
 8002640:	f000 fb7e 	bl	8002d40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	68d2      	ldr	r2, [r2, #12]
 800266a:	f042 0201 	orr.w	r2, r2, #1
 800266e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	4b0c      	ldr	r3, [pc, #48]	; (80026a8 <HAL_TIM_Base_Start_IT+0x50>)
 8002678:	4013      	ands	r3, r2
 800267a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2b06      	cmp	r3, #6
 8002680:	d00b      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x42>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002688:	d007      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6812      	ldr	r2, [r2, #0]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	f042 0201 	orr.w	r2, r2, #1
 8002698:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	00010007 	.word	0x00010007

080026ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	68d2      	ldr	r2, [r2, #12]
 80026be:	f022 0201 	bic.w	r2, r2, #1
 80026c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6a1a      	ldr	r2, [r3, #32]
 80026ca:	f241 1311 	movw	r3, #4369	; 0x1111
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10f      	bne.n	80026f4 <HAL_TIM_Base_Stop_IT+0x48>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6a1a      	ldr	r2, [r3, #32]
 80026da:	f240 4344 	movw	r3, #1092	; 0x444
 80026de:	4013      	ands	r3, r2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d107      	bne.n	80026f4 <HAL_TIM_Base_Stop_IT+0x48>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	6812      	ldr	r2, [r2, #0]
 80026ee:	f022 0201 	bic.w	r2, r2, #1
 80026f2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e01d      	b.n	8002750 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271a:	b2db      	uxtb	r3, r3
 800271c:	2b00      	cmp	r3, #0
 800271e:	d106      	bne.n	800272e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 f815 	bl	8002758 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2202      	movs	r2, #2
 8002732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3304      	adds	r3, #4
 800273e:	4619      	mov	r1, r3
 8002740:	4610      	mov	r0, r2
 8002742:	f000 fafd 	bl	8002d40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b0c      	cmp	r3, #12
 800277a:	d841      	bhi.n	8002800 <HAL_TIM_OC_Start_IT+0x94>
 800277c:	a201      	add	r2, pc, #4	; (adr r2, 8002784 <HAL_TIM_OC_Start_IT+0x18>)
 800277e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002782:	bf00      	nop
 8002784:	080027b9 	.word	0x080027b9
 8002788:	08002801 	.word	0x08002801
 800278c:	08002801 	.word	0x08002801
 8002790:	08002801 	.word	0x08002801
 8002794:	080027cb 	.word	0x080027cb
 8002798:	08002801 	.word	0x08002801
 800279c:	08002801 	.word	0x08002801
 80027a0:	08002801 	.word	0x08002801
 80027a4:	080027dd 	.word	0x080027dd
 80027a8:	08002801 	.word	0x08002801
 80027ac:	08002801 	.word	0x08002801
 80027b0:	08002801 	.word	0x08002801
 80027b4:	080027ef 	.word	0x080027ef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	68d2      	ldr	r2, [r2, #12]
 80027c2:	f042 0202 	orr.w	r2, r2, #2
 80027c6:	60da      	str	r2, [r3, #12]
      break;
 80027c8:	e01b      	b.n	8002802 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	6812      	ldr	r2, [r2, #0]
 80027d2:	68d2      	ldr	r2, [r2, #12]
 80027d4:	f042 0204 	orr.w	r2, r2, #4
 80027d8:	60da      	str	r2, [r3, #12]
      break;
 80027da:	e012      	b.n	8002802 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	6812      	ldr	r2, [r2, #0]
 80027e4:	68d2      	ldr	r2, [r2, #12]
 80027e6:	f042 0208 	orr.w	r2, r2, #8
 80027ea:	60da      	str	r2, [r3, #12]
      break;
 80027ec:	e009      	b.n	8002802 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6812      	ldr	r2, [r2, #0]
 80027f6:	68d2      	ldr	r2, [r2, #12]
 80027f8:	f042 0210 	orr.w	r2, r2, #16
 80027fc:	60da      	str	r2, [r3, #12]
      break;
 80027fe:	e000      	b.n	8002802 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8002800:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2201      	movs	r2, #1
 8002808:	6839      	ldr	r1, [r7, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f001 f84e 	bl	80038ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a1e      	ldr	r2, [pc, #120]	; (8002890 <HAL_TIM_OC_Start_IT+0x124>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d013      	beq.n	8002842 <HAL_TIM_OC_Start_IT+0xd6>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a1d      	ldr	r2, [pc, #116]	; (8002894 <HAL_TIM_OC_Start_IT+0x128>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00e      	beq.n	8002842 <HAL_TIM_OC_Start_IT+0xd6>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a1b      	ldr	r2, [pc, #108]	; (8002898 <HAL_TIM_OC_Start_IT+0x12c>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d009      	beq.n	8002842 <HAL_TIM_OC_Start_IT+0xd6>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a1a      	ldr	r2, [pc, #104]	; (800289c <HAL_TIM_OC_Start_IT+0x130>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d004      	beq.n	8002842 <HAL_TIM_OC_Start_IT+0xd6>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a18      	ldr	r2, [pc, #96]	; (80028a0 <HAL_TIM_OC_Start_IT+0x134>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d101      	bne.n	8002846 <HAL_TIM_OC_Start_IT+0xda>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <HAL_TIM_OC_Start_IT+0xdc>
 8002846:	2300      	movs	r3, #0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002856:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800285a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <HAL_TIM_OC_Start_IT+0x138>)
 8002864:	4013      	ands	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2b06      	cmp	r3, #6
 800286c:	d00b      	beq.n	8002886 <HAL_TIM_OC_Start_IT+0x11a>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002874:	d007      	beq.n	8002886 <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	f042 0201 	orr.w	r2, r2, #1
 8002884:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40012c00 	.word	0x40012c00
 8002894:	40013400 	.word	0x40013400
 8002898:	40014000 	.word	0x40014000
 800289c:	40014400 	.word	0x40014400
 80028a0:	40014800 	.word	0x40014800
 80028a4:	00010007 	.word	0x00010007

080028a8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e01d      	b.n	80028f6 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d106      	bne.n	80028d4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f815 	bl	80028fe <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2202      	movs	r2, #2
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3304      	adds	r3, #4
 80028e4:	4619      	mov	r1, r3
 80028e6:	4610      	mov	r0, r2
 80028e8:	f000 fa2a 	bl	8002d40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
	...

08002914 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <HAL_TIM_OC_ConfigChannel+0x1a>
 800292a:	2302      	movs	r3, #2
 800292c:	e06c      	b.n	8002a08 <HAL_TIM_OC_ConfigChannel+0xf4>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2202      	movs	r2, #2
 800293a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b14      	cmp	r3, #20
 8002942:	d857      	bhi.n	80029f4 <HAL_TIM_OC_ConfigChannel+0xe0>
 8002944:	a201      	add	r2, pc, #4	; (adr r2, 800294c <HAL_TIM_OC_ConfigChannel+0x38>)
 8002946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294a:	bf00      	nop
 800294c:	080029a1 	.word	0x080029a1
 8002950:	080029f5 	.word	0x080029f5
 8002954:	080029f5 	.word	0x080029f5
 8002958:	080029f5 	.word	0x080029f5
 800295c:	080029af 	.word	0x080029af
 8002960:	080029f5 	.word	0x080029f5
 8002964:	080029f5 	.word	0x080029f5
 8002968:	080029f5 	.word	0x080029f5
 800296c:	080029bd 	.word	0x080029bd
 8002970:	080029f5 	.word	0x080029f5
 8002974:	080029f5 	.word	0x080029f5
 8002978:	080029f5 	.word	0x080029f5
 800297c:	080029cb 	.word	0x080029cb
 8002980:	080029f5 	.word	0x080029f5
 8002984:	080029f5 	.word	0x080029f5
 8002988:	080029f5 	.word	0x080029f5
 800298c:	080029d9 	.word	0x080029d9
 8002990:	080029f5 	.word	0x080029f5
 8002994:	080029f5 	.word	0x080029f5
 8002998:	080029f5 	.word	0x080029f5
 800299c:	080029e7 	.word	0x080029e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f000 fa64 	bl	8002e74 <TIM_OC1_SetConfig>
      break;
 80029ac:	e023      	b.n	80029f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68b9      	ldr	r1, [r7, #8]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 faed 	bl	8002f94 <TIM_OC2_SetConfig>
      break;
 80029ba:	e01c      	b.n	80029f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68b9      	ldr	r1, [r7, #8]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 fb70 	bl	80030a8 <TIM_OC3_SetConfig>
      break;
 80029c8:	e015      	b.n	80029f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f000 fbf1 	bl	80031b8 <TIM_OC4_SetConfig>
      break;
 80029d6:	e00e      	b.n	80029f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 fc54 	bl	800328c <TIM_OC5_SetConfig>
      break;
 80029e4:	e007      	b.n	80029f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68b9      	ldr	r1, [r7, #8]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 fcb1 	bl	8003354 <TIM_OC6_SetConfig>
      break;
 80029f2:	e000      	b.n	80029f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80029f4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_TIM_IC_ConfigChannel+0x1a>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e08a      	b.n	8002b40 <HAL_TIM_IC_ConfigChannel+0x130>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2202      	movs	r2, #2
 8002a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d11b      	bne.n	8002a78 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6818      	ldr	r0, [r3, #0]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	6819      	ldr	r1, [r3, #0]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	f000 fd6e 	bl	8003530 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	6992      	ldr	r2, [r2, #24]
 8002a5e:	f022 020c 	bic.w	r2, r2, #12
 8002a62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68fa      	ldr	r2, [r7, #12]
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	6991      	ldr	r1, [r2, #24]
 8002a6e:	68ba      	ldr	r2, [r7, #8]
 8002a70:	6892      	ldr	r2, [r2, #8]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	619a      	str	r2, [r3, #24]
 8002a76:	e05a      	b.n	8002b2e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d11c      	bne.n	8002ab8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	6819      	ldr	r1, [r3, #0]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	f000 fdec 	bl	800366a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	6992      	ldr	r2, [r2, #24]
 8002a9c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002aa0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	6991      	ldr	r1, [r2, #24]
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	6892      	ldr	r2, [r2, #8]
 8002ab0:	0212      	lsls	r2, r2, #8
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	619a      	str	r2, [r3, #24]
 8002ab6:	e03a      	b.n	8002b2e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b08      	cmp	r3, #8
 8002abc:	d11b      	bne.n	8002af6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	6819      	ldr	r1, [r3, #0]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f000 fe39 	bl	8003744 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	69d2      	ldr	r2, [r2, #28]
 8002adc:	f022 020c 	bic.w	r2, r2, #12
 8002ae0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	69d1      	ldr	r1, [r2, #28]
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	6892      	ldr	r2, [r2, #8]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	61da      	str	r2, [r3, #28]
 8002af4:	e01b      	b.n	8002b2e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6818      	ldr	r0, [r3, #0]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	6819      	ldr	r1, [r3, #0]
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f000 fe59 	bl	80037bc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	69d2      	ldr	r2, [r2, #28]
 8002b14:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002b18:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	6812      	ldr	r2, [r2, #0]
 8002b22:	69d1      	ldr	r1, [r2, #28]
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	6892      	ldr	r2, [r2, #8]
 8002b28:	0212      	lsls	r2, r2, #8
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_TIM_ConfigClockSource+0x18>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e0a8      	b.n	8002cb2 <HAL_TIM_ConfigClockSource+0x16a>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b8a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b40      	cmp	r3, #64	; 0x40
 8002b9a:	d067      	beq.n	8002c6c <HAL_TIM_ConfigClockSource+0x124>
 8002b9c:	2b40      	cmp	r3, #64	; 0x40
 8002b9e:	d80b      	bhi.n	8002bb8 <HAL_TIM_ConfigClockSource+0x70>
 8002ba0:	2b10      	cmp	r3, #16
 8002ba2:	d073      	beq.n	8002c8c <HAL_TIM_ConfigClockSource+0x144>
 8002ba4:	2b10      	cmp	r3, #16
 8002ba6:	d802      	bhi.n	8002bae <HAL_TIM_ConfigClockSource+0x66>
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d06f      	beq.n	8002c8c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002bac:	e078      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	d06c      	beq.n	8002c8c <HAL_TIM_ConfigClockSource+0x144>
 8002bb2:	2b30      	cmp	r3, #48	; 0x30
 8002bb4:	d06a      	beq.n	8002c8c <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002bb6:	e073      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002bb8:	2b70      	cmp	r3, #112	; 0x70
 8002bba:	d00d      	beq.n	8002bd8 <HAL_TIM_ConfigClockSource+0x90>
 8002bbc:	2b70      	cmp	r3, #112	; 0x70
 8002bbe:	d804      	bhi.n	8002bca <HAL_TIM_ConfigClockSource+0x82>
 8002bc0:	2b50      	cmp	r3, #80	; 0x50
 8002bc2:	d033      	beq.n	8002c2c <HAL_TIM_ConfigClockSource+0xe4>
 8002bc4:	2b60      	cmp	r3, #96	; 0x60
 8002bc6:	d041      	beq.n	8002c4c <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002bc8:	e06a      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bce:	d066      	beq.n	8002c9e <HAL_TIM_ConfigClockSource+0x156>
 8002bd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bd4:	d017      	beq.n	8002c06 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002bd6:	e063      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6899      	ldr	r1, [r3, #8]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	f000 fe40 	bl	800386c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bfa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	609a      	str	r2, [r3, #8]
      break;
 8002c04:	e04c      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6818      	ldr	r0, [r3, #0]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	6899      	ldr	r1, [r3, #8]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f000 fe29 	bl	800386c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6812      	ldr	r2, [r2, #0]
 8002c22:	6892      	ldr	r2, [r2, #8]
 8002c24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c28:	609a      	str	r2, [r3, #8]
      break;
 8002c2a:	e039      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	6859      	ldr	r1, [r3, #4]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	f000 fce7 	bl	800360c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2150      	movs	r1, #80	; 0x50
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 fdf6 	bl	8003836 <TIM_ITRx_SetConfig>
      break;
 8002c4a:	e029      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	6859      	ldr	r1, [r3, #4]
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	f000 fd43 	bl	80036e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2160      	movs	r1, #96	; 0x60
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 fde6 	bl	8003836 <TIM_ITRx_SetConfig>
      break;
 8002c6a:	e019      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6818      	ldr	r0, [r3, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	f000 fcc7 	bl	800360c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2140      	movs	r1, #64	; 0x40
 8002c84:	4618      	mov	r0, r3
 8002c86:	f000 fdd6 	bl	8003836 <TIM_ITRx_SetConfig>
      break;
 8002c8a:	e009      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4619      	mov	r1, r3
 8002c96:	4610      	mov	r0, r2
 8002c98:	f000 fdcd 	bl	8003836 <TIM_ITRx_SetConfig>
      break;
 8002c9c:	e000      	b.n	8002ca0 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002c9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b082      	sub	sp, #8
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d101      	bne.n	8002cd2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	e031      	b.n	8002d36 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2202      	movs	r2, #2
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002ce2:	6839      	ldr	r1, [r7, #0]
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 fb9b 	bl	8003420 <TIM_SlaveTimer_SetConfig>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d009      	beq.n	8002d04 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e018      	b.n	8002d36 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	6812      	ldr	r2, [r2, #0]
 8002d0c:	68d2      	ldr	r2, [r2, #12]
 8002d0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d12:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6812      	ldr	r2, [r2, #0]
 8002d1c:	68d2      	ldr	r2, [r2, #12]
 8002d1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d22:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a40      	ldr	r2, [pc, #256]	; (8002e54 <TIM_Base_SetConfig+0x114>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d013      	beq.n	8002d80 <TIM_Base_SetConfig+0x40>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d5e:	d00f      	beq.n	8002d80 <TIM_Base_SetConfig+0x40>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a3d      	ldr	r2, [pc, #244]	; (8002e58 <TIM_Base_SetConfig+0x118>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d00b      	beq.n	8002d80 <TIM_Base_SetConfig+0x40>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a3c      	ldr	r2, [pc, #240]	; (8002e5c <TIM_Base_SetConfig+0x11c>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d007      	beq.n	8002d80 <TIM_Base_SetConfig+0x40>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a3b      	ldr	r2, [pc, #236]	; (8002e60 <TIM_Base_SetConfig+0x120>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d003      	beq.n	8002d80 <TIM_Base_SetConfig+0x40>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a3a      	ldr	r2, [pc, #232]	; (8002e64 <TIM_Base_SetConfig+0x124>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d108      	bne.n	8002d92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a2f      	ldr	r2, [pc, #188]	; (8002e54 <TIM_Base_SetConfig+0x114>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d01f      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da0:	d01b      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a2c      	ldr	r2, [pc, #176]	; (8002e58 <TIM_Base_SetConfig+0x118>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d017      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a2b      	ldr	r2, [pc, #172]	; (8002e5c <TIM_Base_SetConfig+0x11c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d013      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a2a      	ldr	r2, [pc, #168]	; (8002e60 <TIM_Base_SetConfig+0x120>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00f      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a29      	ldr	r2, [pc, #164]	; (8002e64 <TIM_Base_SetConfig+0x124>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d00b      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a28      	ldr	r2, [pc, #160]	; (8002e68 <TIM_Base_SetConfig+0x128>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d007      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a27      	ldr	r2, [pc, #156]	; (8002e6c <TIM_Base_SetConfig+0x12c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d003      	beq.n	8002dda <TIM_Base_SetConfig+0x9a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a26      	ldr	r2, [pc, #152]	; (8002e70 <TIM_Base_SetConfig+0x130>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d108      	bne.n	8002dec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a10      	ldr	r2, [pc, #64]	; (8002e54 <TIM_Base_SetConfig+0x114>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00f      	beq.n	8002e38 <TIM_Base_SetConfig+0xf8>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a12      	ldr	r2, [pc, #72]	; (8002e64 <TIM_Base_SetConfig+0x124>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d00b      	beq.n	8002e38 <TIM_Base_SetConfig+0xf8>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a11      	ldr	r2, [pc, #68]	; (8002e68 <TIM_Base_SetConfig+0x128>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d007      	beq.n	8002e38 <TIM_Base_SetConfig+0xf8>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a10      	ldr	r2, [pc, #64]	; (8002e6c <TIM_Base_SetConfig+0x12c>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d003      	beq.n	8002e38 <TIM_Base_SetConfig+0xf8>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a0f      	ldr	r2, [pc, #60]	; (8002e70 <TIM_Base_SetConfig+0x130>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d103      	bne.n	8002e40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	691a      	ldr	r2, [r3, #16]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	615a      	str	r2, [r3, #20]
}
 8002e46:	bf00      	nop
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40012c00 	.word	0x40012c00
 8002e58:	40000400 	.word	0x40000400
 8002e5c:	40000800 	.word	0x40000800
 8002e60:	40000c00 	.word	0x40000c00
 8002e64:	40013400 	.word	0x40013400
 8002e68:	40014000 	.word	0x40014000
 8002e6c:	40014400 	.word	0x40014400
 8002e70:	40014800 	.word	0x40014800

08002e74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	f023 0201 	bic.w	r2, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 0303 	bic.w	r3, r3, #3
 8002eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	f023 0302 	bic.w	r3, r3, #2
 8002ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a2c      	ldr	r2, [pc, #176]	; (8002f80 <TIM_OC1_SetConfig+0x10c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d00f      	beq.n	8002ef4 <TIM_OC1_SetConfig+0x80>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a2b      	ldr	r2, [pc, #172]	; (8002f84 <TIM_OC1_SetConfig+0x110>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d00b      	beq.n	8002ef4 <TIM_OC1_SetConfig+0x80>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a2a      	ldr	r2, [pc, #168]	; (8002f88 <TIM_OC1_SetConfig+0x114>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d007      	beq.n	8002ef4 <TIM_OC1_SetConfig+0x80>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a29      	ldr	r2, [pc, #164]	; (8002f8c <TIM_OC1_SetConfig+0x118>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d003      	beq.n	8002ef4 <TIM_OC1_SetConfig+0x80>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a28      	ldr	r2, [pc, #160]	; (8002f90 <TIM_OC1_SetConfig+0x11c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d10c      	bne.n	8002f0e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f023 0308 	bic.w	r3, r3, #8
 8002efa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f023 0304 	bic.w	r3, r3, #4
 8002f0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a1b      	ldr	r2, [pc, #108]	; (8002f80 <TIM_OC1_SetConfig+0x10c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d00f      	beq.n	8002f36 <TIM_OC1_SetConfig+0xc2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a1a      	ldr	r2, [pc, #104]	; (8002f84 <TIM_OC1_SetConfig+0x110>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d00b      	beq.n	8002f36 <TIM_OC1_SetConfig+0xc2>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a19      	ldr	r2, [pc, #100]	; (8002f88 <TIM_OC1_SetConfig+0x114>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d007      	beq.n	8002f36 <TIM_OC1_SetConfig+0xc2>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a18      	ldr	r2, [pc, #96]	; (8002f8c <TIM_OC1_SetConfig+0x118>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d003      	beq.n	8002f36 <TIM_OC1_SetConfig+0xc2>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a17      	ldr	r2, [pc, #92]	; (8002f90 <TIM_OC1_SetConfig+0x11c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d111      	bne.n	8002f5a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	621a      	str	r2, [r3, #32]
}
 8002f74:	bf00      	nop
 8002f76:	371c      	adds	r7, #28
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	40012c00 	.word	0x40012c00
 8002f84:	40013400 	.word	0x40013400
 8002f88:	40014000 	.word	0x40014000
 8002f8c:	40014400 	.word	0x40014400
 8002f90:	40014800 	.word	0x40014800

08002f94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b087      	sub	sp, #28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	f023 0210 	bic.w	r2, r3, #16
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	021b      	lsls	r3, r3, #8
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f023 0320 	bic.w	r3, r3, #32
 8002fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a28      	ldr	r2, [pc, #160]	; (8003094 <TIM_OC2_SetConfig+0x100>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d003      	beq.n	8003000 <TIM_OC2_SetConfig+0x6c>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a27      	ldr	r2, [pc, #156]	; (8003098 <TIM_OC2_SetConfig+0x104>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d10d      	bne.n	800301c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	4313      	orrs	r3, r2
 8003012:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800301a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a1d      	ldr	r2, [pc, #116]	; (8003094 <TIM_OC2_SetConfig+0x100>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d00f      	beq.n	8003044 <TIM_OC2_SetConfig+0xb0>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a1c      	ldr	r2, [pc, #112]	; (8003098 <TIM_OC2_SetConfig+0x104>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d00b      	beq.n	8003044 <TIM_OC2_SetConfig+0xb0>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a1b      	ldr	r2, [pc, #108]	; (800309c <TIM_OC2_SetConfig+0x108>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d007      	beq.n	8003044 <TIM_OC2_SetConfig+0xb0>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a1a      	ldr	r2, [pc, #104]	; (80030a0 <TIM_OC2_SetConfig+0x10c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d003      	beq.n	8003044 <TIM_OC2_SetConfig+0xb0>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a19      	ldr	r2, [pc, #100]	; (80030a4 <TIM_OC2_SetConfig+0x110>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d113      	bne.n	800306c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800304a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003052:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	621a      	str	r2, [r3, #32]
}
 8003086:	bf00      	nop
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40012c00 	.word	0x40012c00
 8003098:	40013400 	.word	0x40013400
 800309c:	40014000 	.word	0x40014000
 80030a0:	40014400 	.word	0x40014400
 80030a4:	40014800 	.word	0x40014800

080030a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b087      	sub	sp, #28
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f023 0303 	bic.w	r3, r3, #3
 80030e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	021b      	lsls	r3, r3, #8
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	4313      	orrs	r3, r2
 8003100:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a27      	ldr	r2, [pc, #156]	; (80031a4 <TIM_OC3_SetConfig+0xfc>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d003      	beq.n	8003112 <TIM_OC3_SetConfig+0x6a>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a26      	ldr	r2, [pc, #152]	; (80031a8 <TIM_OC3_SetConfig+0x100>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d10d      	bne.n	800312e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003118:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4313      	orrs	r3, r2
 8003124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800312c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a1c      	ldr	r2, [pc, #112]	; (80031a4 <TIM_OC3_SetConfig+0xfc>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d00f      	beq.n	8003156 <TIM_OC3_SetConfig+0xae>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a1b      	ldr	r2, [pc, #108]	; (80031a8 <TIM_OC3_SetConfig+0x100>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d00b      	beq.n	8003156 <TIM_OC3_SetConfig+0xae>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a1a      	ldr	r2, [pc, #104]	; (80031ac <TIM_OC3_SetConfig+0x104>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d007      	beq.n	8003156 <TIM_OC3_SetConfig+0xae>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a19      	ldr	r2, [pc, #100]	; (80031b0 <TIM_OC3_SetConfig+0x108>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d003      	beq.n	8003156 <TIM_OC3_SetConfig+0xae>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a18      	ldr	r2, [pc, #96]	; (80031b4 <TIM_OC3_SetConfig+0x10c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d113      	bne.n	800317e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800315c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	621a      	str	r2, [r3, #32]
}
 8003198:	bf00      	nop
 800319a:	371c      	adds	r7, #28
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	40012c00 	.word	0x40012c00
 80031a8:	40013400 	.word	0x40013400
 80031ac:	40014000 	.word	0x40014000
 80031b0:	40014400 	.word	0x40014400
 80031b4:	40014800 	.word	0x40014800

080031b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b087      	sub	sp, #28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	021b      	lsls	r3, r3, #8
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003206:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	031b      	lsls	r3, r3, #12
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a18      	ldr	r2, [pc, #96]	; (8003278 <TIM_OC4_SetConfig+0xc0>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00f      	beq.n	800323c <TIM_OC4_SetConfig+0x84>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a17      	ldr	r2, [pc, #92]	; (800327c <TIM_OC4_SetConfig+0xc4>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00b      	beq.n	800323c <TIM_OC4_SetConfig+0x84>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a16      	ldr	r2, [pc, #88]	; (8003280 <TIM_OC4_SetConfig+0xc8>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d007      	beq.n	800323c <TIM_OC4_SetConfig+0x84>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a15      	ldr	r2, [pc, #84]	; (8003284 <TIM_OC4_SetConfig+0xcc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d003      	beq.n	800323c <TIM_OC4_SetConfig+0x84>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a14      	ldr	r2, [pc, #80]	; (8003288 <TIM_OC4_SetConfig+0xd0>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d109      	bne.n	8003250 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003242:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	019b      	lsls	r3, r3, #6
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	621a      	str	r2, [r3, #32]
}
 800326a:	bf00      	nop
 800326c:	371c      	adds	r7, #28
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40012c00 	.word	0x40012c00
 800327c:	40013400 	.word	0x40013400
 8003280:	40014000 	.word	0x40014000
 8003284:	40014400 	.word	0x40014400
 8003288:	40014800 	.word	0x40014800

0800328c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800328c:	b480      	push	{r7}
 800328e:	b087      	sub	sp, #28
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80032d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	041b      	lsls	r3, r3, #16
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	4313      	orrs	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a17      	ldr	r2, [pc, #92]	; (8003340 <TIM_OC5_SetConfig+0xb4>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d00f      	beq.n	8003306 <TIM_OC5_SetConfig+0x7a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a16      	ldr	r2, [pc, #88]	; (8003344 <TIM_OC5_SetConfig+0xb8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00b      	beq.n	8003306 <TIM_OC5_SetConfig+0x7a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a15      	ldr	r2, [pc, #84]	; (8003348 <TIM_OC5_SetConfig+0xbc>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d007      	beq.n	8003306 <TIM_OC5_SetConfig+0x7a>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a14      	ldr	r2, [pc, #80]	; (800334c <TIM_OC5_SetConfig+0xc0>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d003      	beq.n	8003306 <TIM_OC5_SetConfig+0x7a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a13      	ldr	r2, [pc, #76]	; (8003350 <TIM_OC5_SetConfig+0xc4>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d109      	bne.n	800331a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800330c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	021b      	lsls	r3, r3, #8
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	4313      	orrs	r3, r2
 8003318:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	621a      	str	r2, [r3, #32]
}
 8003334:	bf00      	nop
 8003336:	371c      	adds	r7, #28
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	40012c00 	.word	0x40012c00
 8003344:	40013400 	.word	0x40013400
 8003348:	40014000 	.word	0x40014000
 800334c:	40014400 	.word	0x40014400
 8003350:	40014800 	.word	0x40014800

08003354 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003382:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	021b      	lsls	r3, r3, #8
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800339a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	051b      	lsls	r3, r3, #20
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a18      	ldr	r2, [pc, #96]	; (800340c <TIM_OC6_SetConfig+0xb8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d00f      	beq.n	80033d0 <TIM_OC6_SetConfig+0x7c>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a17      	ldr	r2, [pc, #92]	; (8003410 <TIM_OC6_SetConfig+0xbc>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00b      	beq.n	80033d0 <TIM_OC6_SetConfig+0x7c>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a16      	ldr	r2, [pc, #88]	; (8003414 <TIM_OC6_SetConfig+0xc0>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d007      	beq.n	80033d0 <TIM_OC6_SetConfig+0x7c>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a15      	ldr	r2, [pc, #84]	; (8003418 <TIM_OC6_SetConfig+0xc4>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d003      	beq.n	80033d0 <TIM_OC6_SetConfig+0x7c>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a14      	ldr	r2, [pc, #80]	; (800341c <TIM_OC6_SetConfig+0xc8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d109      	bne.n	80033e4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	029b      	lsls	r3, r3, #10
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	621a      	str	r2, [r3, #32]
}
 80033fe:	bf00      	nop
 8003400:	371c      	adds	r7, #28
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40012c00 	.word	0x40012c00
 8003410:	40013400 	.word	0x40013400
 8003414:	40014000 	.word	0x40014000
 8003418:	40014400 	.word	0x40014400
 800341c:	40014800 	.word	0x40014800

08003420 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003438:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344a:	f023 0307 	bic.w	r3, r3, #7
 800344e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	4313      	orrs	r3, r2
 8003458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b30      	cmp	r3, #48	; 0x30
 8003468:	d05c      	beq.n	8003524 <TIM_SlaveTimer_SetConfig+0x104>
 800346a:	2b30      	cmp	r3, #48	; 0x30
 800346c:	d806      	bhi.n	800347c <TIM_SlaveTimer_SetConfig+0x5c>
 800346e:	2b10      	cmp	r3, #16
 8003470:	d058      	beq.n	8003524 <TIM_SlaveTimer_SetConfig+0x104>
 8003472:	2b20      	cmp	r3, #32
 8003474:	d056      	beq.n	8003524 <TIM_SlaveTimer_SetConfig+0x104>
 8003476:	2b00      	cmp	r3, #0
 8003478:	d054      	beq.n	8003524 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800347a:	e054      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 800347c:	2b50      	cmp	r3, #80	; 0x50
 800347e:	d03d      	beq.n	80034fc <TIM_SlaveTimer_SetConfig+0xdc>
 8003480:	2b50      	cmp	r3, #80	; 0x50
 8003482:	d802      	bhi.n	800348a <TIM_SlaveTimer_SetConfig+0x6a>
 8003484:	2b40      	cmp	r3, #64	; 0x40
 8003486:	d010      	beq.n	80034aa <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 8003488:	e04d      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 800348a:	2b60      	cmp	r3, #96	; 0x60
 800348c:	d040      	beq.n	8003510 <TIM_SlaveTimer_SetConfig+0xf0>
 800348e:	2b70      	cmp	r3, #112	; 0x70
 8003490:	d000      	beq.n	8003494 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 8003492:	e048      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6818      	ldr	r0, [r3, #0]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68d9      	ldr	r1, [r3, #12]
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	f000 f9e2 	bl	800386c <TIM_ETR_SetConfig>
      break;
 80034a8:	e03d      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	d101      	bne.n	80034b6 <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e038      	b.n	8003528 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	6a12      	ldr	r2, [r2, #32]
 80034c8:	f022 0201 	bic.w	r2, r2, #1
 80034cc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034dc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	621a      	str	r2, [r3, #32]
      break;
 80034fa:	e014      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6818      	ldr	r0, [r3, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	6899      	ldr	r1, [r3, #8]
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	461a      	mov	r2, r3
 800350a:	f000 f87f 	bl	800360c <TIM_TI1_ConfigInputStage>
      break;
 800350e:	e00a      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6818      	ldr	r0, [r3, #0]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	6899      	ldr	r1, [r3, #8]
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	461a      	mov	r2, r3
 800351e:	f000 f8e1 	bl	80036e4 <TIM_TI2_ConfigInputStage>
      break;
 8003522:	e000      	b.n	8003526 <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8003524:	bf00      	nop
  }
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003530:	b480      	push	{r7}
 8003532:	b087      	sub	sp, #28
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
 800353c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	f023 0201 	bic.w	r2, r3, #1
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	4a26      	ldr	r2, [pc, #152]	; (80035f4 <TIM_TI1_SetConfig+0xc4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d017      	beq.n	800358e <TIM_TI1_SetConfig+0x5e>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003564:	d013      	beq.n	800358e <TIM_TI1_SetConfig+0x5e>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4a23      	ldr	r2, [pc, #140]	; (80035f8 <TIM_TI1_SetConfig+0xc8>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00f      	beq.n	800358e <TIM_TI1_SetConfig+0x5e>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4a22      	ldr	r2, [pc, #136]	; (80035fc <TIM_TI1_SetConfig+0xcc>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00b      	beq.n	800358e <TIM_TI1_SetConfig+0x5e>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	4a21      	ldr	r2, [pc, #132]	; (8003600 <TIM_TI1_SetConfig+0xd0>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d007      	beq.n	800358e <TIM_TI1_SetConfig+0x5e>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4a20      	ldr	r2, [pc, #128]	; (8003604 <TIM_TI1_SetConfig+0xd4>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d003      	beq.n	800358e <TIM_TI1_SetConfig+0x5e>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4a1f      	ldr	r2, [pc, #124]	; (8003608 <TIM_TI1_SetConfig+0xd8>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d101      	bne.n	8003592 <TIM_TI1_SetConfig+0x62>
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <TIM_TI1_SetConfig+0x64>
 8003592:	2300      	movs	r3, #0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d008      	beq.n	80035aa <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f023 0303 	bic.w	r3, r3, #3
 800359e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	e003      	b.n	80035b2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f043 0301 	orr.w	r3, r3, #1
 80035b0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	f023 030a 	bic.w	r3, r3, #10
 80035cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	f003 030a 	and.w	r3, r3, #10
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	621a      	str	r2, [r3, #32]
}
 80035e6:	bf00      	nop
 80035e8:	371c      	adds	r7, #28
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	40012c00 	.word	0x40012c00
 80035f8:	40000400 	.word	0x40000400
 80035fc:	40000800 	.word	0x40000800
 8003600:	40000c00 	.word	0x40000c00
 8003604:	40013400 	.word	0x40013400
 8003608:	40014000 	.word	0x40014000

0800360c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	f023 0201 	bic.w	r2, r3, #1
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f023 030a 	bic.w	r3, r3, #10
 8003648:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	4313      	orrs	r3, r2
 8003650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	621a      	str	r2, [r3, #32]
}
 800365e:	bf00      	nop
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800366a:	b480      	push	{r7}
 800366c:	b087      	sub	sp, #28
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
 8003676:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	f023 0210 	bic.w	r2, r3, #16
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6a1b      	ldr	r3, [r3, #32]
 800368e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003696:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	021b      	lsls	r3, r3, #8
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	031b      	lsls	r3, r3, #12
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036bc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	621a      	str	r2, [r3, #32]
}
 80036d8:	bf00      	nop
 80036da:	371c      	adds	r7, #28
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b087      	sub	sp, #28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f023 0210 	bic.w	r2, r3, #16
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800370e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	031b      	lsls	r3, r3, #12
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	4313      	orrs	r3, r2
 8003718:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003720:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	621a      	str	r2, [r3, #32]
}
 8003738:	bf00      	nop
 800373a:	371c      	adds	r7, #28
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	f023 0303 	bic.w	r3, r3, #3
 8003770:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4313      	orrs	r3, r2
 8003778:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003780:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	b2db      	uxtb	r3, r3
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	4313      	orrs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003794:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	021b      	lsls	r3, r3, #8
 800379a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	621a      	str	r2, [r3, #32]
}
 80037b0:	bf00      	nop
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80037bc:	b480      	push	{r7}
 80037be:	b087      	sub	sp, #28
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	021b      	lsls	r3, r3, #8
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	031b      	lsls	r3, r3, #12
 8003800:	b29b      	uxth	r3, r3
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800380e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	031b      	lsls	r3, r3, #12
 8003814:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	621a      	str	r2, [r3, #32]
}
 800382a:	bf00      	nop
 800382c:	371c      	adds	r7, #28
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003836:	b480      	push	{r7}
 8003838:	b085      	sub	sp, #20
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
 800383e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800384c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4313      	orrs	r3, r2
 8003854:	f043 0307 	orr.w	r3, r3, #7
 8003858:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	609a      	str	r2, [r3, #8]
}
 8003860:	bf00      	nop
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003886:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	021a      	lsls	r2, r3, #8
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	431a      	orrs	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4313      	orrs	r3, r2
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	4313      	orrs	r3, r2
 8003898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	697a      	ldr	r2, [r7, #20]
 800389e:	609a      	str	r2, [r3, #8]
}
 80038a0:	bf00      	nop
 80038a2:	371c      	adds	r7, #28
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b087      	sub	sp, #28
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	f003 031f 	and.w	r3, r3, #31
 80038be:	2201      	movs	r2, #1
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6a1a      	ldr	r2, [r3, #32]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	43db      	mvns	r3, r3
 80038ce:	401a      	ands	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a1a      	ldr	r2, [r3, #32]
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	f003 031f 	and.w	r3, r3, #31
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	fa01 f303 	lsl.w	r3, r1, r3
 80038e4:	431a      	orrs	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	621a      	str	r2, [r3, #32]
}
 80038ea:	bf00      	nop
 80038ec:	371c      	adds	r7, #28
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
	...

080038f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003908:	2b01      	cmp	r3, #1
 800390a:	d101      	bne.n	8003910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800390c:	2302      	movs	r3, #2
 800390e:	e045      	b.n	800399c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a1c      	ldr	r2, [pc, #112]	; (80039a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d004      	beq.n	8003944 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a1b      	ldr	r2, [pc, #108]	; (80039ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d108      	bne.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800394a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800395c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4313      	orrs	r3, r2
 8003966:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800396e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	4313      	orrs	r3, r2
 8003978:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3714      	adds	r7, #20
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	40012c00 	.word	0x40012c00
 80039ac:	40013400 	.word	0x40013400

080039b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e040      	b.n	8003a44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d106      	bne.n	80039d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f001 f9bc 	bl	8004d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2224      	movs	r2, #36	; 0x24
 80039dc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6812      	ldr	r2, [r2, #0]
 80039e6:	6812      	ldr	r2, [r2, #0]
 80039e8:	f022 0201 	bic.w	r2, r2, #1
 80039ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f93a 	bl	8003c68 <UART_SetConfig>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d101      	bne.n	80039fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e022      	b.n	8003a44 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d002      	beq.n	8003a0c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 fc68 	bl	80042dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6812      	ldr	r2, [r2, #0]
 8003a14:	6852      	ldr	r2, [r2, #4]
 8003a16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6812      	ldr	r2, [r2, #0]
 8003a24:	6892      	ldr	r2, [r2, #8]
 8003a26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 fcef 	bl	8004420 <UART_CheckIdleState>
 8003a42:	4603      	mov	r3, r0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3708      	adds	r7, #8
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	4613      	mov	r3, r2
 8003a58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	d16c      	bne.n	8003b3c <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d002      	beq.n	8003a6e <HAL_UART_Receive_DMA+0x22>
 8003a68:	88fb      	ldrh	r3, [r7, #6]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e065      	b.n	8003b3e <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_UART_Receive_DMA+0x34>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e05e      	b.n	8003b3e <HAL_UART_Receive_DMA+0xf2>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2222      	movs	r2, #34	; 0x22
 8003aa0:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d02a      	beq.n	8003b00 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003aae:	4a26      	ldr	r2, [pc, #152]	; (8003b48 <HAL_UART_Receive_DMA+0xfc>)
 8003ab0:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ab6:	4a25      	ldr	r2, [pc, #148]	; (8003b4c <HAL_UART_Receive_DMA+0x100>)
 8003ab8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003abe:	4a24      	ldr	r2, [pc, #144]	; (8003b50 <HAL_UART_Receive_DMA+0x104>)
 8003ac0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3324      	adds	r3, #36	; 0x24
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ada:	461a      	mov	r2, r3
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	f7fc ff7e 	bl	80009de <HAL_DMA_Start_IT>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00b      	beq.n	8003b00 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2210      	movs	r2, #16
 8003aec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2220      	movs	r2, #32
 8003afa:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e01e      	b.n	8003b3e <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	6812      	ldr	r2, [r2, #0]
 8003b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b16:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	6812      	ldr	r2, [r2, #0]
 8003b20:	6892      	ldr	r2, [r2, #8]
 8003b22:	f042 0201 	orr.w	r2, r2, #1
 8003b26:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	6892      	ldr	r2, [r2, #8]
 8003b32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b36:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e000      	b.n	8003b3e <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
  }
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	080045a5 	.word	0x080045a5
 8003b4c:	0800460d 	.word	0x0800460d
 8003b50:	08004629 	.word	0x08004629

08003b54 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b60:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b66:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b72:	2b80      	cmp	r3, #128	; 0x80
 8003b74:	d126      	bne.n	8003bc4 <HAL_UART_DMAStop+0x70>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2b21      	cmp	r3, #33	; 0x21
 8003b7a:	d123      	bne.n	8003bc4 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6812      	ldr	r2, [r2, #0]
 8003b84:	6892      	ldr	r2, [r2, #8]
 8003b86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b8a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d014      	beq.n	8003bbe <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7fc ff80 	bl	8000a9e <HAL_DMA_Abort>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00c      	beq.n	8003bbe <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fd f865 	bl	8000c78 <HAL_DMA_GetError>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b20      	cmp	r3, #32
 8003bb2:	d104      	bne.n	8003bbe <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2210      	movs	r2, #16
 8003bb8:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e031      	b.n	8003c22 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 fcbb 	bl	800453a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bce:	2b40      	cmp	r3, #64	; 0x40
 8003bd0:	d126      	bne.n	8003c20 <HAL_UART_DMAStop+0xcc>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b22      	cmp	r3, #34	; 0x22
 8003bd6:	d123      	bne.n	8003c20 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	6812      	ldr	r2, [r2, #0]
 8003be0:	6892      	ldr	r2, [r2, #8]
 8003be2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003be6:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d014      	beq.n	8003c1a <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fc ff52 	bl	8000a9e <HAL_DMA_Abort>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00c      	beq.n	8003c1a <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fd f837 	bl	8000c78 <HAL_DMA_GetError>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b20      	cmp	r3, #32
 8003c0e:	d104      	bne.n	8003c1a <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2210      	movs	r2, #16
 8003c14:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e003      	b.n	8003c22 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 fca2 	bl	8004564 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr

08003c3e <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b083      	sub	sp, #12
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
	...

08003c68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003c6c:	b088      	sub	sp, #32
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	6819      	ldr	r1, [r3, #0]
 8003ca0:	4bab      	ldr	r3, [pc, #684]	; (8003f50 <UART_SetConfig+0x2e8>)
 8003ca2:	400b      	ands	r3, r1
 8003ca4:	69f9      	ldr	r1, [r7, #28]
 8003ca6:	430b      	orrs	r3, r1
 8003ca8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6812      	ldr	r2, [r2, #0]
 8003cb2:	6852      	ldr	r2, [r2, #4]
 8003cb4:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	68d2      	ldr	r2, [r2, #12]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4aa2      	ldr	r2, [pc, #648]	; (8003f54 <UART_SetConfig+0x2ec>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d004      	beq.n	8003cda <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	69fa      	ldr	r2, [r7, #28]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6812      	ldr	r2, [r2, #0]
 8003ce2:	6892      	ldr	r2, [r2, #8]
 8003ce4:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003ce8:	69fa      	ldr	r2, [r7, #28]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a99      	ldr	r2, [pc, #612]	; (8003f58 <UART_SetConfig+0x2f0>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d121      	bne.n	8003d3c <UART_SetConfig+0xd4>
 8003cf8:	4b98      	ldr	r3, [pc, #608]	; (8003f5c <UART_SetConfig+0x2f4>)
 8003cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d816      	bhi.n	8003d34 <UART_SetConfig+0xcc>
 8003d06:	a201      	add	r2, pc, #4	; (adr r2, 8003d0c <UART_SetConfig+0xa4>)
 8003d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0c:	08003d1d 	.word	0x08003d1d
 8003d10:	08003d29 	.word	0x08003d29
 8003d14:	08003d23 	.word	0x08003d23
 8003d18:	08003d2f 	.word	0x08003d2f
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	76fb      	strb	r3, [r7, #27]
 8003d20:	e0e8      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d22:	2302      	movs	r3, #2
 8003d24:	76fb      	strb	r3, [r7, #27]
 8003d26:	e0e5      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d28:	2304      	movs	r3, #4
 8003d2a:	76fb      	strb	r3, [r7, #27]
 8003d2c:	e0e2      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d2e:	2308      	movs	r3, #8
 8003d30:	76fb      	strb	r3, [r7, #27]
 8003d32:	e0df      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d34:	2310      	movs	r3, #16
 8003d36:	76fb      	strb	r3, [r7, #27]
 8003d38:	bf00      	nop
 8003d3a:	e0db      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a87      	ldr	r2, [pc, #540]	; (8003f60 <UART_SetConfig+0x2f8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d134      	bne.n	8003db0 <UART_SetConfig+0x148>
 8003d46:	4b85      	ldr	r3, [pc, #532]	; (8003f5c <UART_SetConfig+0x2f4>)
 8003d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4c:	f003 030c 	and.w	r3, r3, #12
 8003d50:	2b0c      	cmp	r3, #12
 8003d52:	d829      	bhi.n	8003da8 <UART_SetConfig+0x140>
 8003d54:	a201      	add	r2, pc, #4	; (adr r2, 8003d5c <UART_SetConfig+0xf4>)
 8003d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5a:	bf00      	nop
 8003d5c:	08003d91 	.word	0x08003d91
 8003d60:	08003da9 	.word	0x08003da9
 8003d64:	08003da9 	.word	0x08003da9
 8003d68:	08003da9 	.word	0x08003da9
 8003d6c:	08003d9d 	.word	0x08003d9d
 8003d70:	08003da9 	.word	0x08003da9
 8003d74:	08003da9 	.word	0x08003da9
 8003d78:	08003da9 	.word	0x08003da9
 8003d7c:	08003d97 	.word	0x08003d97
 8003d80:	08003da9 	.word	0x08003da9
 8003d84:	08003da9 	.word	0x08003da9
 8003d88:	08003da9 	.word	0x08003da9
 8003d8c:	08003da3 	.word	0x08003da3
 8003d90:	2300      	movs	r3, #0
 8003d92:	76fb      	strb	r3, [r7, #27]
 8003d94:	e0ae      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d96:	2302      	movs	r3, #2
 8003d98:	76fb      	strb	r3, [r7, #27]
 8003d9a:	e0ab      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003d9c:	2304      	movs	r3, #4
 8003d9e:	76fb      	strb	r3, [r7, #27]
 8003da0:	e0a8      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003da2:	2308      	movs	r3, #8
 8003da4:	76fb      	strb	r3, [r7, #27]
 8003da6:	e0a5      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003da8:	2310      	movs	r3, #16
 8003daa:	76fb      	strb	r3, [r7, #27]
 8003dac:	bf00      	nop
 8003dae:	e0a1      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a6b      	ldr	r2, [pc, #428]	; (8003f64 <UART_SetConfig+0x2fc>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d120      	bne.n	8003dfc <UART_SetConfig+0x194>
 8003dba:	4b68      	ldr	r3, [pc, #416]	; (8003f5c <UART_SetConfig+0x2f4>)
 8003dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003dc4:	2b10      	cmp	r3, #16
 8003dc6:	d00f      	beq.n	8003de8 <UART_SetConfig+0x180>
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d802      	bhi.n	8003dd2 <UART_SetConfig+0x16a>
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d005      	beq.n	8003ddc <UART_SetConfig+0x174>
 8003dd0:	e010      	b.n	8003df4 <UART_SetConfig+0x18c>
 8003dd2:	2b20      	cmp	r3, #32
 8003dd4:	d005      	beq.n	8003de2 <UART_SetConfig+0x17a>
 8003dd6:	2b30      	cmp	r3, #48	; 0x30
 8003dd8:	d009      	beq.n	8003dee <UART_SetConfig+0x186>
 8003dda:	e00b      	b.n	8003df4 <UART_SetConfig+0x18c>
 8003ddc:	2300      	movs	r3, #0
 8003dde:	76fb      	strb	r3, [r7, #27]
 8003de0:	e088      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003de2:	2302      	movs	r3, #2
 8003de4:	76fb      	strb	r3, [r7, #27]
 8003de6:	e085      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003de8:	2304      	movs	r3, #4
 8003dea:	76fb      	strb	r3, [r7, #27]
 8003dec:	e082      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003dee:	2308      	movs	r3, #8
 8003df0:	76fb      	strb	r3, [r7, #27]
 8003df2:	e07f      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003df4:	2310      	movs	r3, #16
 8003df6:	76fb      	strb	r3, [r7, #27]
 8003df8:	bf00      	nop
 8003dfa:	e07b      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a59      	ldr	r2, [pc, #356]	; (8003f68 <UART_SetConfig+0x300>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d120      	bne.n	8003e48 <UART_SetConfig+0x1e0>
 8003e06:	4b55      	ldr	r3, [pc, #340]	; (8003f5c <UART_SetConfig+0x2f4>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e0c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e10:	2b40      	cmp	r3, #64	; 0x40
 8003e12:	d00f      	beq.n	8003e34 <UART_SetConfig+0x1cc>
 8003e14:	2b40      	cmp	r3, #64	; 0x40
 8003e16:	d802      	bhi.n	8003e1e <UART_SetConfig+0x1b6>
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <UART_SetConfig+0x1c0>
 8003e1c:	e010      	b.n	8003e40 <UART_SetConfig+0x1d8>
 8003e1e:	2b80      	cmp	r3, #128	; 0x80
 8003e20:	d005      	beq.n	8003e2e <UART_SetConfig+0x1c6>
 8003e22:	2bc0      	cmp	r3, #192	; 0xc0
 8003e24:	d009      	beq.n	8003e3a <UART_SetConfig+0x1d2>
 8003e26:	e00b      	b.n	8003e40 <UART_SetConfig+0x1d8>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	76fb      	strb	r3, [r7, #27]
 8003e2c:	e062      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	76fb      	strb	r3, [r7, #27]
 8003e32:	e05f      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e34:	2304      	movs	r3, #4
 8003e36:	76fb      	strb	r3, [r7, #27]
 8003e38:	e05c      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e3a:	2308      	movs	r3, #8
 8003e3c:	76fb      	strb	r3, [r7, #27]
 8003e3e:	e059      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e40:	2310      	movs	r3, #16
 8003e42:	76fb      	strb	r3, [r7, #27]
 8003e44:	bf00      	nop
 8003e46:	e055      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a47      	ldr	r2, [pc, #284]	; (8003f6c <UART_SetConfig+0x304>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d124      	bne.n	8003e9c <UART_SetConfig+0x234>
 8003e52:	4b42      	ldr	r3, [pc, #264]	; (8003f5c <UART_SetConfig+0x2f4>)
 8003e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e60:	d012      	beq.n	8003e88 <UART_SetConfig+0x220>
 8003e62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e66:	d802      	bhi.n	8003e6e <UART_SetConfig+0x206>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d007      	beq.n	8003e7c <UART_SetConfig+0x214>
 8003e6c:	e012      	b.n	8003e94 <UART_SetConfig+0x22c>
 8003e6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e72:	d006      	beq.n	8003e82 <UART_SetConfig+0x21a>
 8003e74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e78:	d009      	beq.n	8003e8e <UART_SetConfig+0x226>
 8003e7a:	e00b      	b.n	8003e94 <UART_SetConfig+0x22c>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	76fb      	strb	r3, [r7, #27]
 8003e80:	e038      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e82:	2302      	movs	r3, #2
 8003e84:	76fb      	strb	r3, [r7, #27]
 8003e86:	e035      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	76fb      	strb	r3, [r7, #27]
 8003e8c:	e032      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	76fb      	strb	r3, [r7, #27]
 8003e92:	e02f      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e94:	2310      	movs	r3, #16
 8003e96:	76fb      	strb	r3, [r7, #27]
 8003e98:	bf00      	nop
 8003e9a:	e02b      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a2c      	ldr	r2, [pc, #176]	; (8003f54 <UART_SetConfig+0x2ec>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d124      	bne.n	8003ef0 <UART_SetConfig+0x288>
 8003ea6:	4b2d      	ldr	r3, [pc, #180]	; (8003f5c <UART_SetConfig+0x2f4>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb4:	d012      	beq.n	8003edc <UART_SetConfig+0x274>
 8003eb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eba:	d802      	bhi.n	8003ec2 <UART_SetConfig+0x25a>
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <UART_SetConfig+0x268>
 8003ec0:	e012      	b.n	8003ee8 <UART_SetConfig+0x280>
 8003ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ec6:	d006      	beq.n	8003ed6 <UART_SetConfig+0x26e>
 8003ec8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ecc:	d009      	beq.n	8003ee2 <UART_SetConfig+0x27a>
 8003ece:	e00b      	b.n	8003ee8 <UART_SetConfig+0x280>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	76fb      	strb	r3, [r7, #27]
 8003ed4:	e00e      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	76fb      	strb	r3, [r7, #27]
 8003eda:	e00b      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003edc:	2304      	movs	r3, #4
 8003ede:	76fb      	strb	r3, [r7, #27]
 8003ee0:	e008      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003ee2:	2308      	movs	r3, #8
 8003ee4:	76fb      	strb	r3, [r7, #27]
 8003ee6:	e005      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	76fb      	strb	r3, [r7, #27]
 8003eec:	bf00      	nop
 8003eee:	e001      	b.n	8003ef4 <UART_SetConfig+0x28c>
 8003ef0:	2310      	movs	r3, #16
 8003ef2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a16      	ldr	r2, [pc, #88]	; (8003f54 <UART_SetConfig+0x2ec>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	f040 80ed 	bne.w	80040da <UART_SetConfig+0x472>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f00:	7efb      	ldrb	r3, [r7, #27]
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d836      	bhi.n	8003f74 <UART_SetConfig+0x30c>
 8003f06:	a201      	add	r2, pc, #4	; (adr r2, 8003f0c <UART_SetConfig+0x2a4>)
 8003f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0c:	08003f31 	.word	0x08003f31
 8003f10:	08003f75 	.word	0x08003f75
 8003f14:	08003f39 	.word	0x08003f39
 8003f18:	08003f75 	.word	0x08003f75
 8003f1c:	08003f3f 	.word	0x08003f3f
 8003f20:	08003f75 	.word	0x08003f75
 8003f24:	08003f75 	.word	0x08003f75
 8003f28:	08003f75 	.word	0x08003f75
 8003f2c:	08003f47 	.word	0x08003f47
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003f30:	f7fd fe2a 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8003f34:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f36:	e020      	b.n	8003f7a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003f38:	4b0d      	ldr	r3, [pc, #52]	; (8003f70 <UART_SetConfig+0x308>)
 8003f3a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f3c:	e01d      	b.n	8003f7a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003f3e:	f7fd fd8d 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 8003f42:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f44:	e019      	b.n	8003f7a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003f46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f4a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f4c:	e015      	b.n	8003f7a <UART_SetConfig+0x312>
 8003f4e:	bf00      	nop
 8003f50:	efff69f3 	.word	0xefff69f3
 8003f54:	40008000 	.word	0x40008000
 8003f58:	40013800 	.word	0x40013800
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	40004400 	.word	0x40004400
 8003f64:	40004800 	.word	0x40004800
 8003f68:	40004c00 	.word	0x40004c00
 8003f6c:	40005000 	.word	0x40005000
 8003f70:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	74fb      	strb	r3, [r7, #19]
        break;
 8003f78:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 819e 	beq.w	80042be <UART_SetConfig+0x656>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	4613      	mov	r3, r2
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	441a      	add	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d805      	bhi.n	8003f9e <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d202      	bcs.n	8003fa4 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	74fb      	strb	r3, [r7, #19]
 8003fa2:	e18c      	b.n	80042be <UART_SetConfig+0x656>
      }
      else
      {
        switch (clocksource)
 8003fa4:	7efb      	ldrb	r3, [r7, #27]
 8003fa6:	2b08      	cmp	r3, #8
 8003fa8:	f200 8084 	bhi.w	80040b4 <UART_SetConfig+0x44c>
 8003fac:	a201      	add	r2, pc, #4	; (adr r2, 8003fb4 <UART_SetConfig+0x34c>)
 8003fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb2:	bf00      	nop
 8003fb4:	08003fd9 	.word	0x08003fd9
 8003fb8:	080040b5 	.word	0x080040b5
 8003fbc:	08004019 	.word	0x08004019
 8003fc0:	080040b5 	.word	0x080040b5
 8003fc4:	0800404d 	.word	0x0800404d
 8003fc8:	080040b5 	.word	0x080040b5
 8003fcc:	080040b5 	.word	0x080040b5
 8003fd0:	080040b5 	.word	0x080040b5
 8003fd4:	0800408b 	.word	0x0800408b
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003fd8:	f7fd fdd6 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	f04f 0400 	mov.w	r4, #0
 8003fe2:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8003fe6:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8003fea:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	085b      	lsrs	r3, r3, #1
 8003ff4:	f04f 0400 	mov.w	r4, #0
 8003ff8:	eb18 0003 	adds.w	r0, r8, r3
 8003ffc:	eb49 0104 	adc.w	r1, r9, r4
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f04f 0400 	mov.w	r4, #0
 8004008:	461a      	mov	r2, r3
 800400a:	4623      	mov	r3, r4
 800400c:	f7fc f8dc 	bl	80001c8 <__aeabi_uldivmod>
 8004010:	4603      	mov	r3, r0
 8004012:	460c      	mov	r4, r1
 8004014:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004016:	e050      	b.n	80040ba <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	085b      	lsrs	r3, r3, #1
 800401e:	f04f 0400 	mov.w	r4, #0
 8004022:	49ad      	ldr	r1, [pc, #692]	; (80042d8 <UART_SetConfig+0x670>)
 8004024:	f04f 0200 	mov.w	r2, #0
 8004028:	eb13 0801 	adds.w	r8, r3, r1
 800402c:	eb44 0902 	adc.w	r9, r4, r2
 8004030:	4640      	mov	r0, r8
 8004032:	4649      	mov	r1, r9
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f04f 0400 	mov.w	r4, #0
 800403c:	461a      	mov	r2, r3
 800403e:	4623      	mov	r3, r4
 8004040:	f7fc f8c2 	bl	80001c8 <__aeabi_uldivmod>
 8004044:	4603      	mov	r3, r0
 8004046:	460c      	mov	r4, r1
 8004048:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800404a:	e036      	b.n	80040ba <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800404c:	f7fd fd06 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 8004050:	4603      	mov	r3, r0
 8004052:	461a      	mov	r2, r3
 8004054:	f04f 0300 	mov.w	r3, #0
 8004058:	021d      	lsls	r5, r3, #8
 800405a:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800405e:	0214      	lsls	r4, r2, #8
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	461a      	mov	r2, r3
 8004068:	f04f 0300 	mov.w	r3, #0
 800406c:	18a0      	adds	r0, r4, r2
 800406e:	eb45 0103 	adc.w	r1, r5, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f04f 0400 	mov.w	r4, #0
 800407a:	461a      	mov	r2, r3
 800407c:	4623      	mov	r3, r4
 800407e:	f7fc f8a3 	bl	80001c8 <__aeabi_uldivmod>
 8004082:	4603      	mov	r3, r0
 8004084:	460c      	mov	r4, r1
 8004086:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004088:	e017      	b.n	80040ba <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	085b      	lsrs	r3, r3, #1
 8004090:	f04f 0400 	mov.w	r4, #0
 8004094:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8004098:	f144 0100 	adc.w	r1, r4, #0
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f04f 0400 	mov.w	r4, #0
 80040a4:	461a      	mov	r2, r3
 80040a6:	4623      	mov	r3, r4
 80040a8:	f7fc f88e 	bl	80001c8 <__aeabi_uldivmod>
 80040ac:	4603      	mov	r3, r0
 80040ae:	460c      	mov	r4, r1
 80040b0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80040b2:	e002      	b.n	80040ba <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	74fb      	strb	r3, [r7, #19]
            break;
 80040b8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040c0:	d308      	bcc.n	80040d4 <UART_SetConfig+0x46c>
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040c8:	d204      	bcs.n	80040d4 <UART_SetConfig+0x46c>
        {
          huart->Instance->BRR = usartdiv;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	60da      	str	r2, [r3, #12]
 80040d2:	e0f4      	b.n	80042be <UART_SetConfig+0x656>
        }
        else
        {
          ret = HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	74fb      	strb	r3, [r7, #19]
 80040d8:	e0f1      	b.n	80042be <UART_SetConfig+0x656>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040e2:	d17e      	bne.n	80041e2 <UART_SetConfig+0x57a>
  {
    switch (clocksource)
 80040e4:	7efb      	ldrb	r3, [r7, #27]
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d85b      	bhi.n	80041a2 <UART_SetConfig+0x53a>
 80040ea:	a201      	add	r2, pc, #4	; (adr r2, 80040f0 <UART_SetConfig+0x488>)
 80040ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f0:	08004115 	.word	0x08004115
 80040f4:	08004133 	.word	0x08004133
 80040f8:	08004151 	.word	0x08004151
 80040fc:	080041a3 	.word	0x080041a3
 8004100:	0800416d 	.word	0x0800416d
 8004104:	080041a3 	.word	0x080041a3
 8004108:	080041a3 	.word	0x080041a3
 800410c:	080041a3 	.word	0x080041a3
 8004110:	0800418b 	.word	0x0800418b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004114:	f7fd fd38 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8004118:	4603      	mov	r3, r0
 800411a:	005a      	lsls	r2, r3, #1
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	441a      	add	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	fbb2 f3f3 	udiv	r3, r2, r3
 800412c:	b29b      	uxth	r3, r3
 800412e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004130:	e03a      	b.n	80041a8 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004132:	f7fd fd3f 	bl	8001bb4 <HAL_RCC_GetPCLK2Freq>
 8004136:	4603      	mov	r3, r0
 8004138:	005a      	lsls	r2, r3, #1
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	085b      	lsrs	r3, r3, #1
 8004140:	441a      	add	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	fbb2 f3f3 	udiv	r3, r2, r3
 800414a:	b29b      	uxth	r3, r3
 800414c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800414e:	e02b      	b.n	80041a8 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	085b      	lsrs	r3, r3, #1
 8004156:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800415a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6852      	ldr	r2, [r2, #4]
 8004162:	fbb3 f3f2 	udiv	r3, r3, r2
 8004166:	b29b      	uxth	r3, r3
 8004168:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800416a:	e01d      	b.n	80041a8 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800416c:	f7fd fc76 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 8004170:	4603      	mov	r3, r0
 8004172:	005a      	lsls	r2, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	085b      	lsrs	r3, r3, #1
 800417a:	441a      	add	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	fbb2 f3f3 	udiv	r3, r2, r3
 8004184:	b29b      	uxth	r3, r3
 8004186:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004188:	e00e      	b.n	80041a8 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	085b      	lsrs	r3, r3, #1
 8004190:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	fbb2 f3f3 	udiv	r3, r2, r3
 800419c:	b29b      	uxth	r3, r3
 800419e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041a0:	e002      	b.n	80041a8 <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	74fb      	strb	r3, [r7, #19]
        break;
 80041a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2b0f      	cmp	r3, #15
 80041ac:	d916      	bls.n	80041dc <UART_SetConfig+0x574>
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b4:	d212      	bcs.n	80041dc <UART_SetConfig+0x574>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	f023 030f 	bic.w	r3, r3, #15
 80041be:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	085b      	lsrs	r3, r3, #1
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	897b      	ldrh	r3, [r7, #10]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	897a      	ldrh	r2, [r7, #10]
 80041d8:	60da      	str	r2, [r3, #12]
 80041da:	e070      	b.n	80042be <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	74fb      	strb	r3, [r7, #19]
 80041e0:	e06d      	b.n	80042be <UART_SetConfig+0x656>
    }
  }
  else
  {
    switch (clocksource)
 80041e2:	7efb      	ldrb	r3, [r7, #27]
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d859      	bhi.n	800429c <UART_SetConfig+0x634>
 80041e8:	a201      	add	r2, pc, #4	; (adr r2, 80041f0 <UART_SetConfig+0x588>)
 80041ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ee:	bf00      	nop
 80041f0:	08004215 	.word	0x08004215
 80041f4:	08004231 	.word	0x08004231
 80041f8:	0800424d 	.word	0x0800424d
 80041fc:	0800429d 	.word	0x0800429d
 8004200:	08004269 	.word	0x08004269
 8004204:	0800429d 	.word	0x0800429d
 8004208:	0800429d 	.word	0x0800429d
 800420c:	0800429d 	.word	0x0800429d
 8004210:	08004285 	.word	0x08004285
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004214:	f7fd fcb8 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8004218:	4602      	mov	r2, r0
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	441a      	add	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	fbb2 f3f3 	udiv	r3, r2, r3
 800422a:	b29b      	uxth	r3, r3
 800422c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800422e:	e038      	b.n	80042a2 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004230:	f7fd fcc0 	bl	8001bb4 <HAL_RCC_GetPCLK2Freq>
 8004234:	4602      	mov	r2, r0
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	085b      	lsrs	r3, r3, #1
 800423c:	441a      	add	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	fbb2 f3f3 	udiv	r3, r2, r3
 8004246:	b29b      	uxth	r3, r3
 8004248:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800424a:	e02a      	b.n	80042a2 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	085b      	lsrs	r3, r3, #1
 8004252:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004256:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6852      	ldr	r2, [r2, #4]
 800425e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004262:	b29b      	uxth	r3, r3
 8004264:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004266:	e01c      	b.n	80042a2 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004268:	f7fd fbf8 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 800426c:	4602      	mov	r2, r0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	085b      	lsrs	r3, r3, #1
 8004274:	441a      	add	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	fbb2 f3f3 	udiv	r3, r2, r3
 800427e:	b29b      	uxth	r3, r3
 8004280:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004282:	e00e      	b.n	80042a2 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	085b      	lsrs	r3, r3, #1
 800428a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	fbb2 f3f3 	udiv	r3, r2, r3
 8004296:	b29b      	uxth	r3, r3
 8004298:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800429a:	e002      	b.n	80042a2 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	74fb      	strb	r3, [r7, #19]
        break;
 80042a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2b0f      	cmp	r3, #15
 80042a6:	d908      	bls.n	80042ba <UART_SetConfig+0x652>
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ae:	d204      	bcs.n	80042ba <UART_SetConfig+0x652>
    {
      huart->Instance->BRR = usartdiv;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	60da      	str	r2, [r3, #12]
 80042b8:	e001      	b.n	80042be <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80042ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3720      	adds	r7, #32
 80042d0:	46bd      	mov	sp, r7
 80042d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042d6:	bf00      	nop
 80042d8:	f4240000 	.word	0xf4240000

080042dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00a      	beq.n	8004306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	6852      	ldr	r2, [r2, #4]
 80042fa:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004302:	430a      	orrs	r2, r1
 8004304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6812      	ldr	r2, [r2, #0]
 800431a:	6852      	ldr	r2, [r2, #4]
 800431c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004324:	430a      	orrs	r2, r1
 8004326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00a      	beq.n	800434a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	6812      	ldr	r2, [r2, #0]
 800433c:	6852      	ldr	r2, [r2, #4]
 800433e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004346:	430a      	orrs	r2, r1
 8004348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434e:	f003 0308 	and.w	r3, r3, #8
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6812      	ldr	r2, [r2, #0]
 800435e:	6852      	ldr	r2, [r2, #4]
 8004360:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004368:	430a      	orrs	r2, r1
 800436a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	f003 0310 	and.w	r3, r3, #16
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00a      	beq.n	800438e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6812      	ldr	r2, [r2, #0]
 8004380:	6892      	ldr	r2, [r2, #8]
 8004382:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800438a:	430a      	orrs	r2, r1
 800438c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004392:	f003 0320 	and.w	r3, r3, #32
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	6892      	ldr	r2, [r2, #8]
 80043a4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80043ac:	430a      	orrs	r2, r1
 80043ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01a      	beq.n	80043f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	6812      	ldr	r2, [r2, #0]
 80043c4:	6852      	ldr	r2, [r2, #4]
 80043c6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80043ce:	430a      	orrs	r2, r1
 80043d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043da:	d10a      	bne.n	80043f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6812      	ldr	r2, [r2, #0]
 80043e4:	6852      	ldr	r2, [r2, #4]
 80043e6:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80043ee:	430a      	orrs	r2, r1
 80043f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00a      	beq.n	8004414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	6852      	ldr	r2, [r2, #4]
 8004408:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004410:	430a      	orrs	r2, r1
 8004412:	605a      	str	r2, [r3, #4]
  }
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af02      	add	r7, sp, #8
 8004426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800442e:	f7fc f8bf 	bl	80005b0 <HAL_GetTick>
 8004432:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b08      	cmp	r3, #8
 8004440:	d10e      	bne.n	8004460 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004442:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f82a 	bl	80044aa <UART_WaitOnFlagUntilTimeout>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e020      	b.n	80044a2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	2b04      	cmp	r3, #4
 800446c:	d10e      	bne.n	800448c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800446e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 f814 	bl	80044aa <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e00a      	b.n	80044a2 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2220      	movs	r2, #32
 8004490:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2220      	movs	r2, #32
 8004496:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b084      	sub	sp, #16
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	60f8      	str	r0, [r7, #12]
 80044b2:	60b9      	str	r1, [r7, #8]
 80044b4:	603b      	str	r3, [r7, #0]
 80044b6:	4613      	mov	r3, r2
 80044b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044ba:	e02a      	b.n	8004512 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c2:	d026      	beq.n	8004512 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c4:	f7fc f874 	bl	80005b0 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	1ad2      	subs	r2, r2, r3
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d802      	bhi.n	80044da <UART_WaitOnFlagUntilTimeout+0x30>
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d11b      	bne.n	8004512 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	6812      	ldr	r2, [r2, #0]
 80044e2:	6812      	ldr	r2, [r2, #0]
 80044e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044e8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	6812      	ldr	r2, [r2, #0]
 80044f2:	6892      	ldr	r2, [r2, #8]
 80044f4:	f022 0201 	bic.w	r2, r2, #1
 80044f8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e00f      	b.n	8004532 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69da      	ldr	r2, [r3, #28]
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	401a      	ands	r2, r3
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	429a      	cmp	r2, r3
 8004520:	bf0c      	ite	eq
 8004522:	2301      	moveq	r3, #1
 8004524:	2300      	movne	r3, #0
 8004526:	b2db      	uxtb	r3, r3
 8004528:	461a      	mov	r2, r3
 800452a:	79fb      	ldrb	r3, [r7, #7]
 800452c:	429a      	cmp	r2, r3
 800452e:	d0c5      	beq.n	80044bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	6812      	ldr	r2, [r2, #0]
 800454c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004550:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	6812      	ldr	r2, [r2, #0]
 8004576:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800457a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	6892      	ldr	r2, [r2, #8]
 8004586:	f022 0201 	bic.w	r2, r2, #1
 800458a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2220      	movs	r2, #32
 8004590:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0320 	and.w	r3, r3, #32
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d11e      	bne.n	80045fe <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	6812      	ldr	r2, [r2, #0]
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045d6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	6812      	ldr	r2, [r2, #0]
 80045e0:	6892      	ldr	r2, [r2, #8]
 80045e2:	f022 0201 	bic.w	r2, r2, #1
 80045e6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	6812      	ldr	r2, [r2, #0]
 80045f0:	6892      	ldr	r2, [r2, #8]
 80045f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045f6:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2220      	movs	r2, #32
 80045fc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f7ff fb13 	bl	8003c2a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004604:	bf00      	nop
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004618:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f7ff fb0f 	bl	8003c3e <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004620:	bf00      	nop
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004634:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800463a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004640:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800464c:	2b80      	cmp	r3, #128	; 0x80
 800464e:	d109      	bne.n	8004664 <UART_DMAError+0x3c>
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	2b21      	cmp	r3, #33	; 0x21
 8004654:	d106      	bne.n	8004664 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2200      	movs	r2, #0
 800465a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800465e:	6978      	ldr	r0, [r7, #20]
 8004660:	f7ff ff6b 	bl	800453a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800466e:	2b40      	cmp	r3, #64	; 0x40
 8004670:	d109      	bne.n	8004686 <UART_DMAError+0x5e>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b22      	cmp	r3, #34	; 0x22
 8004676:	d106      	bne.n	8004686 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	2200      	movs	r2, #0
 800467c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004680:	6978      	ldr	r0, [r7, #20]
 8004682:	f7ff ff6f 	bl	8004564 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800468a:	f043 0210 	orr.w	r2, r3, #16
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004692:	6978      	ldr	r0, [r7, #20]
 8004694:	f7ff fadd 	bl	8003c52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004698:	bf00      	nop
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <USART_TIM_RTO_Handler>:
	  HAL_DMA_Start(&hdma_memtomem_dma1_channel1,(uint32_t)DMA_RX_Buffer,(uint32_t)GNSS_Buffer,i);
	  while(M2M_Txfer_Cplt != SET);
}

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(&htim2,TIM_IT_CC1))
 80046a8:	4b0a      	ldr	r3, [pc, #40]	; (80046d4 <USART_TIM_RTO_Handler+0x34>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d10a      	bne.n	80046cc <USART_TIM_RTO_Handler+0x2c>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f06f 0202 	mvn.w	r2, #2
 80046be:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 80046c0:	4b05      	ldr	r3, [pc, #20]	; (80046d8 <USART_TIM_RTO_Handler+0x38>)
 80046c2:	2201      	movs	r2, #1
 80046c4:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fd fff0 	bl	80026ac <HAL_TIM_Base_Stop_IT>
	}
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20000948 	.word	0x20000948
 80046d8:	20000078 	.word	0x20000078

080046dc <DMA_GNSS_MEM_IRQHandler>:
void DMA_GNSS_MEM_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
		M2M_Txfer_Cplt = SET;
 80046e4:	4b04      	ldr	r3, [pc, #16]	; (80046f8 <DMA_GNSS_MEM_IRQHandler+0x1c>)
 80046e6:	2201      	movs	r2, #1
 80046e8:	701a      	strb	r2, [r3, #0]
}
 80046ea:	bf00      	nop
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	200000c4 	.word	0x200000c4

080046fc <USART_GPS_IRQHandler>:


void USART_GPS_IRQHandler(UART_HandleTypeDef *huart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0310 	and.w	r3, r3, #16
 800470e:	2b00      	cmp	r3, #0
 8004710:	d032      	beq.n	8004778 <USART_GPS_IRQHandler+0x7c>
	{
		uint32_t temp = huart->Instance->ISR;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69db      	ldr	r3, [r3, #28]
 8004718:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004720:	b29b      	uxth	r3, r3
 8004722:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 8004724:	4b16      	ldr	r3, [pc, #88]	; (8004780 <USART_GPS_IRQHandler+0x84>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d121      	bne.n	8004770 <USART_GPS_IRQHandler+0x74>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8004738:	461a      	mov	r2, r3
 800473a:	4b12      	ldr	r3, [pc, #72]	; (8004784 <USART_GPS_IRQHandler+0x88>)
 800473c:	601a      	str	r2, [r3, #0]
			if(gnss_length > 0)
 800473e:	4b11      	ldr	r3, [pc, #68]	; (8004784 <USART_GPS_IRQHandler+0x88>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	dd11      	ble.n	800476a <USART_GPS_IRQHandler+0x6e>
			{
				//Disable DMA and unlink from UART
				HAL_UART_DMAStop(huart);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7ff fa04 	bl	8003b54 <HAL_UART_DMAStop>
//				huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
//				huart->Instance->CR3 &= ~ USART_CR3_DMAR;
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel1,DMA_IT_TC);
 800474c:	4b0e      	ldr	r3, [pc, #56]	; (8004788 <USART_GPS_IRQHandler+0x8c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a0d      	ldr	r2, [pc, #52]	; (8004788 <USART_GPS_IRQHandler+0x8c>)
 8004752:	6812      	ldr	r2, [r2, #0]
 8004754:	6812      	ldr	r2, [r2, #0]
 8004756:	f042 0202 	orr.w	r2, r2, #2
 800475a:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(&hdma_memtomem_dma1_channel1,(uint32_t)DMA_RX_Buffer,(uint32_t)GNSS_Buffer,gnss_length);
 800475c:	490b      	ldr	r1, [pc, #44]	; (800478c <USART_GPS_IRQHandler+0x90>)
 800475e:	4a0c      	ldr	r2, [pc, #48]	; (8004790 <USART_GPS_IRQHandler+0x94>)
 8004760:	4b08      	ldr	r3, [pc, #32]	; (8004784 <USART_GPS_IRQHandler+0x88>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4808      	ldr	r0, [pc, #32]	; (8004788 <USART_GPS_IRQHandler+0x8c>)
 8004766:	f7fc f8f7 	bl	8000958 <HAL_DMA_Start>
			 * Reciever has recieved no data and has thus timed out.
			 */

			//clear tim flag

			TIM_IDLE_Timeout = 0;
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <USART_GPS_IRQHandler+0x84>)
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]

		}

		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2210      	movs	r2, #16
 8004776:	621a      	str	r2, [r3, #32]
	}
}
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	20000078 	.word	0x20000078
 8004784:	20000074 	.word	0x20000074
 8004788:	2000007c 	.word	0x2000007c
 800478c:	200000c8 	.word	0x200000c8
 8004790:	20000988 	.word	0x20000988

08004794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004798:	f7fb fe9e 	bl	80004d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800479c:	f000 f83e 	bl	800481c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047a0:	f000 f9fa 	bl	8004b98 <MX_GPIO_Init>
  MX_DMA_Init();
 80047a4:	f000 f99e 	bl	8004ae4 <MX_DMA_Init>
  MX_UART4_Init();
 80047a8:	f000 f962 	bl	8004a70 <MX_UART4_Init>
  MX_TIM2_Init();
 80047ac:	f000 f8a8 	bl	8004900 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //clear all pending interrupts
/********************* TEST  Circular buffer*************************/
  __HAL_UART_ENABLE_IT(&huart4,UART_IT_IDLE);
 80047b0:	4b15      	ldr	r3, [pc, #84]	; (8004808 <main+0x74>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a14      	ldr	r2, [pc, #80]	; (8004808 <main+0x74>)
 80047b6:	6812      	ldr	r2, [r2, #0]
 80047b8:	6812      	ldr	r2, [r2, #0]
 80047ba:	f042 0210 	orr.w	r2, r2, #16
 80047be:	601a      	str	r2, [r3, #0]
  __HAL_DMA_ENABLE_IT(&hdma_uart4_rx, DMA_IT_TC);
 80047c0:	4b12      	ldr	r3, [pc, #72]	; (800480c <main+0x78>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a11      	ldr	r2, [pc, #68]	; (800480c <main+0x78>)
 80047c6:	6812      	ldr	r2, [r2, #0]
 80047c8:	6812      	ldr	r2, [r2, #0]
 80047ca:	f042 0202 	orr.w	r2, r2, #2
 80047ce:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_DMA(&huart4,DMA_RX_Buffer, DMA_RX_BUFFER_SIZE);
 80047d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047d4:	490e      	ldr	r1, [pc, #56]	; (8004810 <main+0x7c>)
 80047d6:	480c      	ldr	r0, [pc, #48]	; (8004808 <main+0x74>)
 80047d8:	f7ff f938 	bl	8003a4c <HAL_UART_Receive_DMA>
  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 80047dc:	4b0d      	ldr	r3, [pc, #52]	; (8004814 <main+0x80>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a0c      	ldr	r2, [pc, #48]	; (8004814 <main+0x80>)
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	68d2      	ldr	r2, [r2, #12]
 80047e6:	f042 0202 	orr.w	r2, r2, #2
 80047ea:	60da      	str	r2, [r3, #12]
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 80047ec:	2100      	movs	r1, #0
 80047ee:	4809      	ldr	r0, [pc, #36]	; (8004814 <main+0x80>)
 80047f0:	f7fd ffbc 	bl	800276c <HAL_TIM_OC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80047f4:	4807      	ldr	r0, [pc, #28]	; (8004814 <main+0x80>)
 80047f6:	f7fd ff2f 	bl	8002658 <HAL_TIM_Base_Start_IT>

  while(M2M_Txfer_Cplt != SET)
 80047fa:	bf00      	nop
 80047fc:	4b06      	ldr	r3, [pc, #24]	; (8004818 <main+0x84>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d1fb      	bne.n	80047fc <main+0x68>
  {

  }
  __NOP();
 8004804:	bf00      	nop
/***************************************************************/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004806:	e7fe      	b.n	8004806 <main+0x72>
 8004808:	200008c8 	.word	0x200008c8
 800480c:	2000002c 	.word	0x2000002c
 8004810:	200000c8 	.word	0x200000c8
 8004814:	20000948 	.word	0x20000948
 8004818:	200000c4 	.word	0x200000c4

0800481c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b0b8      	sub	sp, #224	; 0xe0
 8004820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004822:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004826:	2244      	movs	r2, #68	; 0x44
 8004828:	2100      	movs	r1, #0
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fbe6 	bl	8004ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004830:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004834:	2200      	movs	r2, #0
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	605a      	str	r2, [r3, #4]
 800483a:	609a      	str	r2, [r3, #8]
 800483c:	60da      	str	r2, [r3, #12]
 800483e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004840:	463b      	mov	r3, r7
 8004842:	2288      	movs	r2, #136	; 0x88
 8004844:	2100      	movs	r1, #0
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fbd8 	bl	8004ffc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800484c:	2301      	movs	r3, #1
 800484e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004852:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004856:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800485a:	2302      	movs	r3, #2
 800485c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004860:	2303      	movs	r3, #3
 8004862:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004866:	2301      	movs	r3, #1
 8004868:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 12;
 800486c:	230c      	movs	r3, #12
 800486e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004872:	2307      	movs	r3, #7
 8004874:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004878:	2302      	movs	r3, #2
 800487a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800487e:	2302      	movs	r3, #2
 8004880:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004884:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004888:	4618      	mov	r0, r3
 800488a:	f7fc fc55 	bl	8001138 <HAL_RCC_OscConfig>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d001      	beq.n	8004898 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8004894:	f000 f9e8 	bl	8004c68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004898:	230f      	movs	r3, #15
 800489a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800489e:	2303      	movs	r3, #3
 80048a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80048a4:	2380      	movs	r3, #128	; 0x80
 80048a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80048aa:	2300      	movs	r3, #0
 80048ac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80048b0:	2300      	movs	r3, #0
 80048b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80048b6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80048ba:	2101      	movs	r1, #1
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fc ffeb 	bl	8001898 <HAL_RCC_ClockConfig>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80048c8:	f000 f9ce 	bl	8004c68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80048cc:	2308      	movs	r3, #8
 80048ce:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80048d0:	2300      	movs	r3, #0
 80048d2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048d4:	463b      	mov	r3, r7
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fd f9e2 	bl	8001ca0 <HAL_RCCEx_PeriphCLKConfig>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80048e2:	f000 f9c1 	bl	8004c68 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80048e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80048ea:	f7fc fbcf 	bl	800108c <HAL_PWREx_ControlVoltageScaling>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80048f4:	f000 f9b8 	bl	8004c68 <Error_Handler>
  }
}
 80048f8:	bf00      	nop
 80048fa:	37e0      	adds	r7, #224	; 0xe0
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b098      	sub	sp, #96	; 0x60
 8004904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004906:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800490a:	2200      	movs	r2, #0
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	605a      	str	r2, [r3, #4]
 8004910:	609a      	str	r2, [r3, #8]
 8004912:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8004914:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	605a      	str	r2, [r3, #4]
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	60da      	str	r2, [r3, #12]
 8004922:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004924:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	605a      	str	r2, [r3, #4]
 800492e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004930:	f107 0314 	add.w	r3, r7, #20
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]
 8004938:	605a      	str	r2, [r3, #4]
 800493a:	609a      	str	r2, [r3, #8]
 800493c:	60da      	str	r2, [r3, #12]
 800493e:	611a      	str	r2, [r3, #16]
 8004940:	615a      	str	r2, [r3, #20]
 8004942:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004944:	1d3b      	adds	r3, r7, #4
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	605a      	str	r2, [r3, #4]
 800494c:	609a      	str	r2, [r3, #8]
 800494e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004950:	4b45      	ldr	r3, [pc, #276]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004952:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004956:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8004958:	4b43      	ldr	r3, [pc, #268]	; (8004a68 <MX_TIM2_Init+0x168>)
 800495a:	2201      	movs	r2, #1
 800495c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800495e:	4b42      	ldr	r3, [pc, #264]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004960:	2200      	movs	r2, #0
 8004962:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 8004964:	4b40      	ldr	r3, [pc, #256]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004966:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800496a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800496c:	4b3e      	ldr	r3, [pc, #248]	; (8004a68 <MX_TIM2_Init+0x168>)
 800496e:	2200      	movs	r2, #0
 8004970:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004972:	4b3d      	ldr	r3, [pc, #244]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004974:	2200      	movs	r2, #0
 8004976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004978:	483b      	ldr	r0, [pc, #236]	; (8004a68 <MX_TIM2_Init+0x168>)
 800497a:	f7fd fe41 	bl	8002600 <HAL_TIM_Base_Init>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8004984:	f000 f970 	bl	8004c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800498c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800498e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004992:	4619      	mov	r1, r3
 8004994:	4834      	ldr	r0, [pc, #208]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004996:	f7fe f8d7 	bl	8002b48 <HAL_TIM_ConfigClockSource>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 80049a0:	f000 f962 	bl	8004c68 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80049a4:	4830      	ldr	r0, [pc, #192]	; (8004a68 <MX_TIM2_Init+0x168>)
 80049a6:	f7fd feac 	bl	8002702 <HAL_TIM_OC_Init>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80049b0:	f000 f95a 	bl	8004c68 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80049b4:	482c      	ldr	r0, [pc, #176]	; (8004a68 <MX_TIM2_Init+0x168>)
 80049b6:	f7fd ff77 	bl	80028a8 <HAL_TIM_IC_Init>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 80049c0:	f000 f952 	bl	8004c68 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80049c4:	2304      	movs	r3, #4
 80049c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80049c8:	2360      	movs	r3, #96	; 0x60
 80049ca:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80049cc:	2300      	movs	r3, #0
 80049ce:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 80049d0:	2300      	movs	r3, #0
 80049d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 80049d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80049d8:	4619      	mov	r1, r3
 80049da:	4823      	ldr	r0, [pc, #140]	; (8004a68 <MX_TIM2_Init+0x168>)
 80049dc:	f7fe f96d 	bl	8002cba <HAL_TIM_SlaveConfigSynchro>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 80049e6:	f000 f93f 	bl	8004c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049ea:	2300      	movs	r3, #0
 80049ec:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049ee:	2300      	movs	r3, #0
 80049f0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80049f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80049f6:	4619      	mov	r1, r3
 80049f8:	481b      	ldr	r0, [pc, #108]	; (8004a68 <MX_TIM2_Init+0x168>)
 80049fa:	f7fe ff7d 	bl	80038f8 <HAL_TIMEx_MasterConfigSynchronization>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8004a04:	f000 f930 	bl	8004c68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 8004a0c:	4b17      	ldr	r3, [pc, #92]	; (8004a6c <MX_TIM2_Init+0x16c>)
 8004a0e:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8004a10:	2302      	movs	r3, #2
 8004a12:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a14:	2300      	movs	r3, #0
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4811      	ldr	r0, [pc, #68]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004a22:	f7fd ff77 	bl	8002914 <HAL_TIM_OC_ConfigChannel>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <MX_TIM2_Init+0x130>
  {
    Error_Handler();
 8004a2c:	f000 f91c 	bl	8004c68 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004a30:	2300      	movs	r3, #0
 8004a32:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004a34:	2301      	movs	r3, #1
 8004a36:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004a40:	1d3b      	adds	r3, r7, #4
 8004a42:	2204      	movs	r2, #4
 8004a44:	4619      	mov	r1, r3
 8004a46:	4808      	ldr	r0, [pc, #32]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004a48:	f7fd ffe2 	bl	8002a10 <HAL_TIM_IC_ConfigChannel>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <MX_TIM2_Init+0x156>
  {
    Error_Handler();
 8004a52:	f000 f909 	bl	8004c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 8004a56:	4b04      	ldr	r3, [pc, #16]	; (8004a68 <MX_TIM2_Init+0x168>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f06f 0201 	mvn.w	r2, #1
 8004a5e:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */

}
 8004a60:	bf00      	nop
 8004a62:	3760      	adds	r7, #96	; 0x60
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	20000948 	.word	0x20000948
 8004a6c:	00017700 	.word	0x00017700

08004a70 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004a74:	4b18      	ldr	r3, [pc, #96]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a76:	4a19      	ldr	r2, [pc, #100]	; (8004adc <MX_UART4_Init+0x6c>)
 8004a78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004a7a:	4b17      	ldr	r3, [pc, #92]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004a80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004a82:	4b15      	ldr	r3, [pc, #84]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004a88:	4b13      	ldr	r3, [pc, #76]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004a8e:	4b12      	ldr	r3, [pc, #72]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004a94:	4b10      	ldr	r3, [pc, #64]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a96:	220c      	movs	r2, #12
 8004a98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a9a:	4b0f      	ldr	r3, [pc, #60]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004aa0:	4b0d      	ldr	r3, [pc, #52]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004aa6:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004aac:	4b0a      	ldr	r3, [pc, #40]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004ab2:	4809      	ldr	r0, [pc, #36]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004ab4:	f7fe ff7c 	bl	80039b0 <HAL_UART_Init>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8004abe:	f000 f8d3 	bl	8004c68 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */
  huart4.Instance->ICR |= 0x00121BDF; //reset all interrupts;
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	4b04      	ldr	r3, [pc, #16]	; (8004ad8 <MX_UART4_Init+0x68>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	6a19      	ldr	r1, [r3, #32]
 8004acc:	4b04      	ldr	r3, [pc, #16]	; (8004ae0 <MX_UART4_Init+0x70>)
 8004ace:	430b      	orrs	r3, r1
 8004ad0:	6213      	str	r3, [r2, #32]
  /* USER CODE END UART4_Init 2 */

}
 8004ad2:	bf00      	nop
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	200008c8 	.word	0x200008c8
 8004adc:	40004c00 	.word	0x40004c00
 8004ae0:	00121bdf 	.word	0x00121bdf

08004ae4 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
static void MX_DMA_Init(void) 
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004aea:	4a28      	ldr	r2, [pc, #160]	; (8004b8c <MX_DMA_Init+0xa8>)
 8004aec:	4b27      	ldr	r3, [pc, #156]	; (8004b8c <MX_DMA_Init+0xa8>)
 8004aee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af0:	f043 0302 	orr.w	r3, r3, #2
 8004af4:	6493      	str	r3, [r2, #72]	; 0x48
 8004af6:	4b25      	ldr	r3, [pc, #148]	; (8004b8c <MX_DMA_Init+0xa8>)
 8004af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	607b      	str	r3, [r7, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004b02:	4a22      	ldr	r2, [pc, #136]	; (8004b8c <MX_DMA_Init+0xa8>)
 8004b04:	4b21      	ldr	r3, [pc, #132]	; (8004b8c <MX_DMA_Init+0xa8>)
 8004b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b08:	f043 0301 	orr.w	r3, r3, #1
 8004b0c:	6493      	str	r3, [r2, #72]	; 0x48
 8004b0e:	4b1f      	ldr	r3, [pc, #124]	; (8004b8c <MX_DMA_Init+0xa8>)
 8004b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8004b1a:	4b1d      	ldr	r3, [pc, #116]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b1c:	4a1d      	ldr	r2, [pc, #116]	; (8004b94 <MX_DMA_Init+0xb0>)
 8004b1e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 8004b20:	4b1b      	ldr	r3, [pc, #108]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8004b26:	4b1a      	ldr	r3, [pc, #104]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b2c:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8004b2e:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b30:	2240      	movs	r2, #64	; 0x40
 8004b32:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8004b34:	4b16      	ldr	r3, [pc, #88]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b36:	2280      	movs	r2, #128	; 0x80
 8004b38:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b3a:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b40:	4b13      	ldr	r3, [pc, #76]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8004b46:	4b12      	ldr	r3, [pc, #72]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 8004b4c:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8004b52:	480f      	ldr	r0, [pc, #60]	; (8004b90 <MX_DMA_Init+0xac>)
 8004b54:	f7fb fe48 	bl	80007e8 <HAL_DMA_Init>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <MX_DMA_Init+0x7e>
  {
    Error_Handler( );
 8004b5e:	f000 f883 	bl	8004c68 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2100      	movs	r1, #0
 8004b66:	200b      	movs	r0, #11
 8004b68:	f7fb fe07 	bl	800077a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004b6c:	200b      	movs	r0, #11
 8004b6e:	f7fb fe20 	bl	80007b2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8004b72:	2200      	movs	r2, #0
 8004b74:	2100      	movs	r1, #0
 8004b76:	203c      	movs	r0, #60	; 0x3c
 8004b78:	f7fb fdff 	bl	800077a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8004b7c:	203c      	movs	r0, #60	; 0x3c
 8004b7e:	f7fb fe18 	bl	80007b2 <HAL_NVIC_EnableIRQ>

}
 8004b82:	bf00      	nop
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	2000007c 	.word	0x2000007c
 8004b94:	40020008 	.word	0x40020008

08004b98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08a      	sub	sp, #40	; 0x28
 8004b9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b9e:	f107 0314 	add.w	r3, r7, #20
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]
 8004ba6:	605a      	str	r2, [r3, #4]
 8004ba8:	609a      	str	r2, [r3, #8]
 8004baa:	60da      	str	r2, [r3, #12]
 8004bac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bae:	4a2b      	ldr	r2, [pc, #172]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bb0:	4b2a      	ldr	r3, [pc, #168]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bb4:	f043 0304 	orr.w	r3, r3, #4
 8004bb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bba:	4b28      	ldr	r3, [pc, #160]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bbe:	f003 0304 	and.w	r3, r3, #4
 8004bc2:	613b      	str	r3, [r7, #16]
 8004bc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bc6:	4a25      	ldr	r2, [pc, #148]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bc8:	4b24      	ldr	r3, [pc, #144]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bd2:	4b22      	ldr	r3, [pc, #136]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bde:	4a1f      	ldr	r2, [pc, #124]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004be0:	4b1e      	ldr	r3, [pc, #120]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bea:	4b1c      	ldr	r3, [pc, #112]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bf6:	4a19      	ldr	r2, [pc, #100]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bf8:	4b18      	ldr	r3, [pc, #96]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bfc:	f043 0302 	orr.w	r3, r3, #2
 8004c00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c02:	4b16      	ldr	r3, [pc, #88]	; (8004c5c <MX_GPIO_Init+0xc4>)
 8004c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2120      	movs	r1, #32
 8004c12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c16:	f7fc fa13 	bl	8001040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004c1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004c20:	4b0f      	ldr	r3, [pc, #60]	; (8004c60 <MX_GPIO_Init+0xc8>)
 8004c22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c24:	2300      	movs	r3, #0
 8004c26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004c28:	f107 0314 	add.w	r3, r7, #20
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	480d      	ldr	r0, [pc, #52]	; (8004c64 <MX_GPIO_Init+0xcc>)
 8004c30:	f7fc f85e 	bl	8000cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004c34:	2320      	movs	r3, #32
 8004c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c40:	2300      	movs	r3, #0
 8004c42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004c44:	f107 0314 	add.w	r3, r7, #20
 8004c48:	4619      	mov	r1, r3
 8004c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c4e:	f7fc f84f 	bl	8000cf0 <HAL_GPIO_Init>

}
 8004c52:	bf00      	nop
 8004c54:	3728      	adds	r7, #40	; 0x28
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	10210000 	.word	0x10210000
 8004c64:	48000800 	.word	0x48000800

08004c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
	...

08004c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c7e:	4a0f      	ldr	r2, [pc, #60]	; (8004cbc <HAL_MspInit+0x44>)
 8004c80:	4b0e      	ldr	r3, [pc, #56]	; (8004cbc <HAL_MspInit+0x44>)
 8004c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c84:	f043 0301 	orr.w	r3, r3, #1
 8004c88:	6613      	str	r3, [r2, #96]	; 0x60
 8004c8a:	4b0c      	ldr	r3, [pc, #48]	; (8004cbc <HAL_MspInit+0x44>)
 8004c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	607b      	str	r3, [r7, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c96:	4a09      	ldr	r2, [pc, #36]	; (8004cbc <HAL_MspInit+0x44>)
 8004c98:	4b08      	ldr	r3, [pc, #32]	; (8004cbc <HAL_MspInit+0x44>)
 8004c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca0:	6593      	str	r3, [r2, #88]	; 0x58
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <HAL_MspInit+0x44>)
 8004ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b08a      	sub	sp, #40	; 0x28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	f107 0314 	add.w	r3, r7, #20
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	605a      	str	r2, [r3, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
 8004cd6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce0:	d130      	bne.n	8004d44 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ce2:	4a1a      	ldr	r2, [pc, #104]	; (8004d4c <HAL_TIM_Base_MspInit+0x8c>)
 8004ce4:	4b19      	ldr	r3, [pc, #100]	; (8004d4c <HAL_TIM_Base_MspInit+0x8c>)
 8004ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce8:	f043 0301 	orr.w	r3, r3, #1
 8004cec:	6593      	str	r3, [r2, #88]	; 0x58
 8004cee:	4b17      	ldr	r3, [pc, #92]	; (8004d4c <HAL_TIM_Base_MspInit+0x8c>)
 8004cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	613b      	str	r3, [r7, #16]
 8004cf8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cfa:	4a14      	ldr	r2, [pc, #80]	; (8004d4c <HAL_TIM_Base_MspInit+0x8c>)
 8004cfc:	4b13      	ldr	r3, [pc, #76]	; (8004d4c <HAL_TIM_Base_MspInit+0x8c>)
 8004cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d00:	f043 0301 	orr.w	r3, r3, #1
 8004d04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d06:	4b11      	ldr	r3, [pc, #68]	; (8004d4c <HAL_TIM_Base_MspInit+0x8c>)
 8004d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	60fb      	str	r3, [r7, #12]
 8004d10:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004d12:	2302      	movs	r3, #2
 8004d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d16:	2302      	movs	r3, #2
 8004d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004d22:	2301      	movs	r3, #1
 8004d24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d26:	f107 0314 	add.w	r3, r7, #20
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d30:	f7fb ffde 	bl	8000cf0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004d34:	2200      	movs	r2, #0
 8004d36:	2100      	movs	r1, #0
 8004d38:	201c      	movs	r0, #28
 8004d3a:	f7fb fd1e 	bl	800077a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d3e:	201c      	movs	r0, #28
 8004d40:	f7fb fd37 	bl	80007b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004d44:	bf00      	nop
 8004d46:	3728      	adds	r7, #40	; 0x28
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40021000 	.word	0x40021000

08004d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08a      	sub	sp, #40	; 0x28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d58:	f107 0314 	add.w	r3, r7, #20
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	60da      	str	r2, [r3, #12]
 8004d66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a30      	ldr	r2, [pc, #192]	; (8004e30 <HAL_UART_MspInit+0xe0>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d159      	bne.n	8004e26 <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004d72:	4a30      	ldr	r2, [pc, #192]	; (8004e34 <HAL_UART_MspInit+0xe4>)
 8004d74:	4b2f      	ldr	r3, [pc, #188]	; (8004e34 <HAL_UART_MspInit+0xe4>)
 8004d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d7c:	6593      	str	r3, [r2, #88]	; 0x58
 8004d7e:	4b2d      	ldr	r3, [pc, #180]	; (8004e34 <HAL_UART_MspInit+0xe4>)
 8004d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d86:	613b      	str	r3, [r7, #16]
 8004d88:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d8a:	4a2a      	ldr	r2, [pc, #168]	; (8004e34 <HAL_UART_MspInit+0xe4>)
 8004d8c:	4b29      	ldr	r3, [pc, #164]	; (8004e34 <HAL_UART_MspInit+0xe4>)
 8004d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d90:	f043 0304 	orr.w	r3, r3, #4
 8004d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d96:	4b27      	ldr	r3, [pc, #156]	; (8004e34 <HAL_UART_MspInit+0xe4>)
 8004d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d9a:	f003 0304 	and.w	r3, r3, #4
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8004da2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da8:	2302      	movs	r3, #2
 8004daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004db0:	2303      	movs	r3, #3
 8004db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004db4:	2308      	movs	r3, #8
 8004db6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004db8:	f107 0314 	add.w	r3, r7, #20
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	481e      	ldr	r0, [pc, #120]	; (8004e38 <HAL_UART_MspInit+0xe8>)
 8004dc0:	f7fb ff96 	bl	8000cf0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8004dc4:	4b1d      	ldr	r3, [pc, #116]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dc6:	4a1e      	ldr	r2, [pc, #120]	; (8004e40 <HAL_UART_MspInit+0xf0>)
 8004dc8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8004dca:	4b1c      	ldr	r3, [pc, #112]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dcc:	2202      	movs	r2, #2
 8004dce:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004dd0:	4b1a      	ldr	r3, [pc, #104]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004dd6:	4b19      	ldr	r3, [pc, #100]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ddc:	4b17      	ldr	r3, [pc, #92]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dde:	2280      	movs	r2, #128	; 0x80
 8004de0:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004de2:	4b16      	ldr	r3, [pc, #88]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004de8:	4b14      	ldr	r3, [pc, #80]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8004dee:	4b13      	ldr	r3, [pc, #76]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004df4:	4b11      	ldr	r3, [pc, #68]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8004dfa:	4810      	ldr	r0, [pc, #64]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004dfc:	f7fb fcf4 	bl	80007e8 <HAL_DMA_Init>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8004e06:	f7ff ff2f 	bl	8004c68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a0b      	ldr	r2, [pc, #44]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004e0e:	66da      	str	r2, [r3, #108]	; 0x6c
 8004e10:	4a0a      	ldr	r2, [pc, #40]	; (8004e3c <HAL_UART_MspInit+0xec>)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004e16:	2200      	movs	r2, #0
 8004e18:	2100      	movs	r1, #0
 8004e1a:	2034      	movs	r0, #52	; 0x34
 8004e1c:	f7fb fcad 	bl	800077a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004e20:	2034      	movs	r0, #52	; 0x34
 8004e22:	f7fb fcc6 	bl	80007b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8004e26:	bf00      	nop
 8004e28:	3728      	adds	r7, #40	; 0x28
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40004c00 	.word	0x40004c00
 8004e34:	40021000 	.word	0x40021000
 8004e38:	48000800 	.word	0x48000800
 8004e3c:	2000002c 	.word	0x2000002c
 8004e40:	40020458 	.word	0x40020458

08004e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004e48:	bf00      	nop
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e52:	b480      	push	{r7}
 8004e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e56:	e7fe      	b.n	8004e56 <HardFault_Handler+0x4>

08004e58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e5c:	e7fe      	b.n	8004e5c <MemManage_Handler+0x4>

08004e5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e62:	e7fe      	b.n	8004e62 <BusFault_Handler+0x4>

08004e64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e68:	e7fe      	b.n	8004e68 <UsageFault_Handler+0x4>

08004e6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e6e:	bf00      	nop
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e7c:	bf00      	nop
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e86:	b480      	push	{r7}
 8004e88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e8a:	bf00      	nop
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e98:	f7fb fb78 	bl	800058c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e9c:	bf00      	nop
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8004ea4:	4803      	ldr	r0, [pc, #12]	; (8004eb4 <DMA1_Channel1_IRQHandler+0x14>)
 8004ea6:	f7fb fe38 	bl	8000b1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  DMA_GNSS_MEM_IRQHandler(&hdma_memtomem_dma1_channel1);
 8004eaa:	4802      	ldr	r0, [pc, #8]	; (8004eb4 <DMA1_Channel1_IRQHandler+0x14>)
 8004eac:	f7ff fc16 	bl	80046dc <DMA_GNSS_MEM_IRQHandler>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004eb0:	bf00      	nop
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	2000007c 	.word	0x2000007c

08004eb8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	USART_TIM_RTO_Handler(&htim2);
 8004ebc:	4802      	ldr	r0, [pc, #8]	; (8004ec8 <TIM2_IRQHandler+0x10>)
 8004ebe:	f7ff fbef 	bl	80046a0 <USART_TIM_RTO_Handler>
  /* USER CODE END TIM2_IRQn 0 */
  //HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000948 	.word	0x20000948

08004ecc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	USART_GPS_IRQHandler(&huart4);
 8004ed0:	4802      	ldr	r0, [pc, #8]	; (8004edc <UART4_IRQHandler+0x10>)
 8004ed2:	f7ff fc13 	bl	80046fc <USART_GPS_IRQHandler>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	200008c8 	.word	0x200008c8

08004ee0 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8004ee4:	4802      	ldr	r0, [pc, #8]	; (8004ef0 <DMA2_Channel5_IRQHandler+0x10>)
 8004ee6:	f7fb fe18 	bl	8000b1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	2000002c 	.word	0x2000002c

08004ef4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ef8:	4a17      	ldr	r2, [pc, #92]	; (8004f58 <SystemInit+0x64>)
 8004efa:	4b17      	ldr	r3, [pc, #92]	; (8004f58 <SystemInit+0x64>)
 8004efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004f08:	4a14      	ldr	r2, [pc, #80]	; (8004f5c <SystemInit+0x68>)
 8004f0a:	4b14      	ldr	r3, [pc, #80]	; (8004f5c <SystemInit+0x68>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f043 0301 	orr.w	r3, r3, #1
 8004f12:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004f14:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <SystemInit+0x68>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004f1a:	4a10      	ldr	r2, [pc, #64]	; (8004f5c <SystemInit+0x68>)
 8004f1c:	4b0f      	ldr	r3, [pc, #60]	; (8004f5c <SystemInit+0x68>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004f24:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004f28:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004f2a:	4b0c      	ldr	r3, [pc, #48]	; (8004f5c <SystemInit+0x68>)
 8004f2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f30:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f32:	4a0a      	ldr	r2, [pc, #40]	; (8004f5c <SystemInit+0x68>)
 8004f34:	4b09      	ldr	r3, [pc, #36]	; (8004f5c <SystemInit+0x68>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f3c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004f3e:	4b07      	ldr	r3, [pc, #28]	; (8004f5c <SystemInit+0x68>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004f44:	4b04      	ldr	r3, [pc, #16]	; (8004f58 <SystemInit+0x64>)
 8004f46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f4a:	609a      	str	r2, [r3, #8]
#endif
}
 8004f4c:	bf00      	nop
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	e000ed00 	.word	0xe000ed00
 8004f5c:	40021000 	.word	0x40021000

08004f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f98 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004f64:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004f66:	e003      	b.n	8004f70 <LoopCopyDataInit>

08004f68 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004f68:	4b0c      	ldr	r3, [pc, #48]	; (8004f9c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004f6a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004f6c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004f6e:	3104      	adds	r1, #4

08004f70 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004f70:	480b      	ldr	r0, [pc, #44]	; (8004fa0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004f72:	4b0c      	ldr	r3, [pc, #48]	; (8004fa4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004f74:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004f76:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004f78:	d3f6      	bcc.n	8004f68 <CopyDataInit>
	ldr	r2, =_sbss
 8004f7a:	4a0b      	ldr	r2, [pc, #44]	; (8004fa8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004f7c:	e002      	b.n	8004f84 <LoopFillZerobss>

08004f7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004f7e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004f80:	f842 3b04 	str.w	r3, [r2], #4

08004f84 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004f84:	4b09      	ldr	r3, [pc, #36]	; (8004fac <LoopForever+0x16>)
	cmp	r2, r3
 8004f86:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004f88:	d3f9      	bcc.n	8004f7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004f8a:	f7ff ffb3 	bl	8004ef4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f8e:	f000 f811 	bl	8004fb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f92:	f7ff fbff 	bl	8004794 <main>

08004f96 <LoopForever>:

LoopForever:
    b LoopForever
 8004f96:	e7fe      	b.n	8004f96 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f98:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004f9c:	0800507c 	.word	0x0800507c
	ldr	r0, =_sdata
 8004fa0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004fa4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8004fa8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8004fac:	20001188 	.word	0x20001188

08004fb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004fb0:	e7fe      	b.n	8004fb0 <ADC1_2_IRQHandler>
	...

08004fb4 <__libc_init_array>:
 8004fb4:	b570      	push	{r4, r5, r6, lr}
 8004fb6:	4e0d      	ldr	r6, [pc, #52]	; (8004fec <__libc_init_array+0x38>)
 8004fb8:	4c0d      	ldr	r4, [pc, #52]	; (8004ff0 <__libc_init_array+0x3c>)
 8004fba:	1ba4      	subs	r4, r4, r6
 8004fbc:	10a4      	asrs	r4, r4, #2
 8004fbe:	2500      	movs	r5, #0
 8004fc0:	42a5      	cmp	r5, r4
 8004fc2:	d109      	bne.n	8004fd8 <__libc_init_array+0x24>
 8004fc4:	4e0b      	ldr	r6, [pc, #44]	; (8004ff4 <__libc_init_array+0x40>)
 8004fc6:	4c0c      	ldr	r4, [pc, #48]	; (8004ff8 <__libc_init_array+0x44>)
 8004fc8:	f000 f820 	bl	800500c <_init>
 8004fcc:	1ba4      	subs	r4, r4, r6
 8004fce:	10a4      	asrs	r4, r4, #2
 8004fd0:	2500      	movs	r5, #0
 8004fd2:	42a5      	cmp	r5, r4
 8004fd4:	d105      	bne.n	8004fe2 <__libc_init_array+0x2e>
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}
 8004fd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004fdc:	4798      	blx	r3
 8004fde:	3501      	adds	r5, #1
 8004fe0:	e7ee      	b.n	8004fc0 <__libc_init_array+0xc>
 8004fe2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004fe6:	4798      	blx	r3
 8004fe8:	3501      	adds	r5, #1
 8004fea:	e7f2      	b.n	8004fd2 <__libc_init_array+0x1e>
 8004fec:	08005074 	.word	0x08005074
 8004ff0:	08005074 	.word	0x08005074
 8004ff4:	08005074 	.word	0x08005074
 8004ff8:	08005078 	.word	0x08005078

08004ffc <memset>:
 8004ffc:	4402      	add	r2, r0
 8004ffe:	4603      	mov	r3, r0
 8005000:	4293      	cmp	r3, r2
 8005002:	d100      	bne.n	8005006 <memset+0xa>
 8005004:	4770      	bx	lr
 8005006:	f803 1b01 	strb.w	r1, [r3], #1
 800500a:	e7f9      	b.n	8005000 <memset+0x4>

0800500c <_init>:
 800500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500e:	bf00      	nop
 8005010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005012:	bc08      	pop	{r3}
 8005014:	469e      	mov	lr, r3
 8005016:	4770      	bx	lr

08005018 <_fini>:
 8005018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501a:	bf00      	nop
 800501c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800501e:	bc08      	pop	{r3}
 8005020:	469e      	mov	lr, r3
 8005022:	4770      	bx	lr
