Microsemi Libero Software
Version: 11.6.0.34
Release: v11.6

Created a new design.
'BA_NAME' set to 'geiger_integration_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to
'C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/designer/impl1'
'BA_DIR' set to
'C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VERILOG'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'geiger_integration.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:

C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_inte\
gration.edn

The Import command succeeded ( 00:00:03 )
Design saved to file geiger_integration.adb.
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3L
Device      : A3PE3000L
Package     : 484 FBGA
Source      :
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_inte\
gration.edn
Format      : EDIF
Topcell     : geiger_integration
Speed grade : STD
Temp        : -40:25:85
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net CLK_1MHZ_0/Core_GLB drives no load.
Warning: CMP201: Net CLK_1MHZ_0/Core_GLC drives no load.
Warning: CMP201: Net CLK_1MHZ_0/LOCK drives no load.
Warning: CMP201: Net CLK_1MHZ_0/Core_YB drives no load.
Warning: CMP201: Net CLK_1MHZ_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        17

    Total macros optimized  17

Warning: CMP503: Remapped 64 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 6 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:    695  Total:  75264   (0.92%)
    IO (W/ clocks)             Used:     11  Total:    341   (3.23%)
    Differential IO            Used:      0  Total:    168   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      1  Total:      6   (16.67%)
    RAM/FIFO                   Used:      0  Total:    112   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 430          | 430
    SEQ     | 265          | 265

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 8             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 3     | 8      | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  11 ( 100.00% )

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_2
                          Driver: reset_pulse_0/RESET_2
    17      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    1       INT_NET       Net   : reset_pulse_0_RESET_3
                          Driver: reset_pulse_0/RESET_3

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    171     CLK_NET       Net   : GLA
                          Driver: CLK_1MHZ_0/Core
                          Source: ESSENTIAL
    77      CLK_NET       Net   : clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
                          Driver: clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7
                          Source: NETLIST
    17      CLK_NET       Net   : clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
                          Driver: clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : test_harness_geiger_stack_0/set_1
                          Driver: test_harness_geiger_stack_0/set_1
    24      INT_NET       Net   : test_harness_geiger_stack_0/set_0
                          Driver: test_harness_geiger_stack_0/set_0
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_2
                          Driver: reset_pulse_0/RESET_2
    23      INT_NET       Net   : reset_pulse_0_RESET_3
                          Driver: reset_pulse_0/RESET_3
    23      INT_NET       Net   : reset_pulse_0_RESET_4
                          Driver: reset_pulse_0/RESET_4
    23      INT_NET       Net   : reset_pulse_0_RESET_5
                          Driver: reset_pulse_0/RESET_5
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_6
                          Driver: reset_pulse_0/RESET_6
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_7
                          Driver: reset_pulse_0/RESET_7

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : test_harness_geiger_stack_0/set_1
                          Driver: test_harness_geiger_stack_0/set_1
    24      INT_NET       Net   : test_harness_geiger_stack_0/set_0
                          Driver: test_harness_geiger_stack_0/set_0
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_2
                          Driver: reset_pulse_0/RESET_2
    23      INT_NET       Net   : reset_pulse_0_RESET_3
                          Driver: reset_pulse_0/RESET_3
    23      INT_NET       Net   : reset_pulse_0_RESET_4
                          Driver: reset_pulse_0/RESET_4
    23      INT_NET       Net   : reset_pulse_0_RESET_5
                          Driver: reset_pulse_0/RESET_5
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_6
                          Driver: reset_pulse_0/RESET_6
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_7
                          Driver: reset_pulse_0/RESET_7
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================

The Compile command succeeded ( 00:00:05 )
Wrote status report to file: geiger_integration_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: geiger_integration_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: geiger_integration_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\designer\impl1\geiger\
_integration.adb.

The Execute Script command succeeded ( 00:00:28 )
Design closed.

