
Connect4ANDClockUsart.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000283c  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004a00  80004a00  00004e00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000614  80004c00  80004c00  00005000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  80005214  80005214  00005614  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000528  00000008  80005218  00005808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000006b0  00000530  00000530  00000000  2**2
                  ALLOC
  9 .heap         0000e420  00000be0  00000be0  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  00005d30  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 000009b8  00000000  00000000  00005d60  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001566  00000000  00000000  00006718  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0001481a  00000000  00000000  00007c7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00002f83  00000000  00000000  0001c498  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007e6a  00000000  00000000  0001f41b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000015d4  00000000  00000000  00027288  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000373d  00000000  00000000  0002885c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00004ed9  00000000  00000000  0002bf99  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0095260a  00000000  00000000  00030e72  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000c20  00000000  00000000  00983480  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf cd 5c 	sub	pc,pc,-12964

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf ed 60 	sub	pc,pc,-4768

Disassembly of section .text:

80002008 <tc_init_waveform>:
80002008:	76 09       	ld.w	r9,r11[0x0]
8000200a:	58 29       	cp.w	r9,2


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000200c:	e0 88 00 03 	brls	80002012 <tc_init_waveform+0xa>
80002010:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002012:	76 18       	ld.w	r8,r11[0x4]
80002014:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002018:	af ba       	sbr	r10,0xf
8000201a:	10 9b       	mov	r11,r8
8000201c:	e6 1b c0 00 	andh	r11,0xc000,COH
80002020:	16 4a       	or	r10,r11
80002022:	10 9b       	mov	r11,r8
80002024:	e6 1b 30 00 	andh	r11,0x3000,COH
80002028:	16 4a       	or	r10,r11
8000202a:	10 9b       	mov	r11,r8
8000202c:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002030:	16 4a       	or	r10,r11
80002032:	10 9b       	mov	r11,r8
80002034:	e6 1b 03 00 	andh	r11,0x300,COH
80002038:	16 4a       	or	r10,r11
8000203a:	10 9b       	mov	r11,r8
8000203c:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002040:	16 4a       	or	r10,r11
80002042:	10 9b       	mov	r11,r8
80002044:	e6 1b 00 30 	andh	r11,0x30,COH
80002048:	16 4a       	or	r10,r11
8000204a:	10 9b       	mov	r11,r8
8000204c:	e6 1b 00 0c 	andh	r11,0xc,COH
80002050:	16 4a       	or	r10,r11
80002052:	10 9b       	mov	r11,r8
80002054:	e6 1b 00 03 	andh	r11,0x3,COH
80002058:	16 4a       	or	r10,r11
8000205a:	10 9b       	mov	r11,r8
8000205c:	e2 1b 60 00 	andl	r11,0x6000,COH
80002060:	16 4a       	or	r10,r11
80002062:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002066:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000206a:	10 9b       	mov	r11,r8
8000206c:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002070:	16 4a       	or	r10,r11
80002072:	10 9b       	mov	r11,r8
80002074:	e2 1b 03 00 	andl	r11,0x300,COH
80002078:	16 4a       	or	r10,r11
8000207a:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
8000207e:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002082:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002086:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
8000208a:	10 9b       	mov	r11,r8
8000208c:	e2 1b 00 30 	andl	r11,0x30,COH
80002090:	16 4a       	or	r10,r11
80002092:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002096:	f5 e8 10 38 	or	r8,r10,r8<<0x3
8000209a:	a5 69       	lsl	r9,0x4
8000209c:	2f f9       	sub	r9,-1
8000209e:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800020a2:	5e fd       	retal	0

800020a4 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020a4:	58 2b       	cp.w	r11,2
800020a6:	e0 88 00 03 	brls	800020ac <tc_start+0x8>
800020aa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800020ac:	a7 6b       	lsl	r11,0x6
800020ae:	16 0c       	add	r12,r11
800020b0:	30 58       	mov	r8,5
800020b2:	99 08       	st.w	r12[0x0],r8
800020b4:	5e fd       	retal	0

800020b6 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020b6:	58 2b       	cp.w	r11,2
800020b8:	e0 88 00 03 	brls	800020be <tc_read_sr+0x8>
800020bc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
800020be:	a7 6b       	lsl	r11,0x6
800020c0:	2e 0b       	sub	r11,-32
800020c2:	16 0c       	add	r12,r11
800020c4:	78 0c       	ld.w	r12,r12[0x0]
}
800020c6:	5e fc       	retal	r12

800020c8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020c8:	58 2b       	cp.w	r11,2
800020ca:	e0 88 00 03 	brls	800020d0 <tc_write_rc+0x8>
800020ce:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800020d0:	f6 08 15 04 	lsl	r8,r11,0x4
800020d4:	2f f8       	sub	r8,-1
800020d6:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800020da:	e2 18 80 00 	andl	r8,0x8000,COH
800020de:	c0 c0       	breq	800020f6 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800020e0:	a7 6b       	lsl	r11,0x6
800020e2:	16 0c       	add	r12,r11
800020e4:	2e 4c       	sub	r12,-28
800020e6:	78 08       	ld.w	r8,r12[0x0]
800020e8:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800020ec:	e0 18 00 00 	andl	r8,0x0
800020f0:	f3 e8 10 08 	or	r8,r9,r8
800020f4:	99 08       	st.w	r12[0x0],r8

  return value;
800020f6:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800020fa:	5e fc       	retal	r12

800020fc <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800020fc:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002100:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002104:	58 2b       	cp.w	r11,2
80002106:	e0 88 00 04 	brls	8000210e <tc_configure_interrupts+0x12>
8000210a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000210e:	ee 19 00 01 	eorh	r9,0x1
80002112:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002116:	74 08       	ld.w	r8,r10[0x0]
80002118:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000211c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002120:	a7 6e       	lsl	lr,0x6
80002122:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002126:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000212a:	0e 4e       	or	lr,r7
8000212c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002130:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002134:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002138:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000213c:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002140:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002144:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002148:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000214c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002150:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002154:	f6 0e 15 06 	lsl	lr,r11,0x6
80002158:	f8 0e 00 0e 	add	lr,r12,lr
8000215c:	2d ce       	sub	lr,-36
8000215e:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002160:	58 09       	cp.w	r9,0
80002162:	c0 20       	breq	80002166 <tc_configure_interrupts+0x6a>
80002164:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002166:	74 08       	ld.w	r8,r10[0x0]
80002168:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000216c:	e0 65 00 80 	mov	r5,128
80002170:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002174:	74 08       	ld.w	r8,r10[0x0]
80002176:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
8000217a:	f9 b4 00 40 	moveq	r4,64
8000217e:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002182:	74 08       	ld.w	r8,r10[0x0]
80002184:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002188:	f9 b3 00 20 	moveq	r3,32
8000218c:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002190:	74 08       	ld.w	r8,r10[0x0]
80002192:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002196:	f9 b2 00 10 	moveq	r2,16
8000219a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000219e:	74 08       	ld.w	r8,r10[0x0]
800021a0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800021a4:	f9 b6 00 08 	moveq	r6,8
800021a8:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800021ac:	74 08       	ld.w	r8,r10[0x0]
800021ae:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800021b2:	f9 b7 00 04 	moveq	r7,4
800021b6:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800021ba:	74 08       	ld.w	r8,r10[0x0]
800021bc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800021c0:	f9 be 00 02 	moveq	lr,2
800021c4:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800021c8:	74 08       	ld.w	r8,r10[0x0]
800021ca:	ec 18 00 01 	eorl	r8,0x1
800021ce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800021d2:	eb e8 10 08 	or	r8,r5,r8
800021d6:	08 48       	or	r8,r4
800021d8:	06 48       	or	r8,r3
800021da:	04 48       	or	r8,r2
800021dc:	0c 48       	or	r8,r6
800021de:	0e 48       	or	r8,r7
800021e0:	1c 48       	or	r8,lr
800021e2:	f6 0a 15 06 	lsl	r10,r11,0x6
800021e6:	f8 0a 00 0a 	add	r10,r12,r10
800021ea:	2d 8a       	sub	r10,-40
800021ec:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800021ee:	a7 6b       	lsl	r11,0x6
800021f0:	2e 0b       	sub	r11,-32
800021f2:	16 0c       	add	r12,r11
800021f4:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800021f6:	58 09       	cp.w	r9,0
800021f8:	c0 31       	brne	800021fe <tc_configure_interrupts+0x102>
800021fa:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021fe:	d5 03       	csrf	0x10
80002200:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002204 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002204:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002206:	f6 08 15 04 	lsl	r8,r11,0x4
8000220a:	14 38       	cp.w	r8,r10
8000220c:	f9 b8 08 10 	movls	r8,16
80002210:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002214:	f0 0b 02 4b 	mul	r11,r8,r11
80002218:	f6 09 16 01 	lsr	r9,r11,0x1
8000221c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002220:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002224:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002228:	f2 cb 00 01 	sub	r11,r9,1
8000222c:	e0 4b ff fe 	cp.w	r11,65534
80002230:	e0 88 00 03 	brls	80002236 <usart_set_async_baudrate+0x32>
80002234:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002236:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002238:	e8 6e 00 00 	mov	lr,524288
8000223c:	59 08       	cp.w	r8,16
8000223e:	fc 08 17 10 	movne	r8,lr
80002242:	f9 b8 00 00 	moveq	r8,0
80002246:	e4 1b ff f7 	andh	r11,0xfff7
8000224a:	e0 1b fe cf 	andl	r11,0xfecf
8000224e:	16 48       	or	r8,r11
80002250:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002252:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002256:	f3 ea 11 09 	or	r9,r9,r10<<0x10
8000225a:	99 89       	st.w	r12[0x20],r9
8000225c:	d8 0a       	popm	pc,r12=0

8000225e <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
8000225e:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002260:	e2 18 00 02 	andl	r8,0x2,COH
80002264:	c0 31       	brne	8000226a <usart_write_char+0xc>
80002266:	30 2c       	mov	r12,2
80002268:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
8000226a:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000226e:	99 7b       	st.w	r12[0x1c],r11
80002270:	5e fd       	retal	0
80002272:	d7 03       	nop

80002274 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002274:	eb cd 40 e0 	pushm	r5-r7,lr
80002278:	18 96       	mov	r6,r12
8000227a:	16 95       	mov	r5,r11
8000227c:	e0 67 27 0f 	mov	r7,9999
80002280:	c0 68       	rjmp	8000228c <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002282:	58 07       	cp.w	r7,0
80002284:	c0 31       	brne	8000228a <usart_putchar+0x16>
80002286:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
8000228a:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
8000228c:	0a 9b       	mov	r11,r5
8000228e:	0c 9c       	mov	r12,r6
80002290:	f0 1f 00 03 	mcall	8000229c <usart_putchar+0x28>
80002294:	cf 71       	brne	80002282 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002296:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000229a:	00 00       	add	r0,r0
8000229c:	80 00       	ld.sh	r0,r0[0x0]
8000229e:	22 5e       	sub	lr,37

800022a0 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
800022a0:	78 58       	ld.w	r8,r12[0x14]
800022a2:	e2 18 00 e0 	andl	r8,0xe0,COH
800022a6:	c0 30       	breq	800022ac <usart_read_char+0xc>
800022a8:	30 4c       	mov	r12,4
800022aa:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
800022ac:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
800022ae:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800022b2:	c0 31       	brne	800022b8 <usart_read_char+0x18>
800022b4:	30 3c       	mov	r12,3
800022b6:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
800022b8:	78 68       	ld.w	r8,r12[0x18]
800022ba:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800022be:	97 08       	st.w	r11[0x0],r8
800022c0:	5e fd       	retal	0
800022c2:	d7 03       	nop

800022c4 <usart_getchar>:
    return USART_RX_EMPTY;
}


int usart_getchar(volatile avr32_usart_t *usart)
{
800022c4:	eb cd 40 c0 	pushm	r6-r7,lr
800022c8:	20 1d       	sub	sp,4
800022ca:	18 96       	mov	r6,r12
  int c, ret;

  while ((ret = usart_read_char(usart, &c)) == USART_RX_EMPTY);
800022cc:	1a 97       	mov	r7,sp
800022ce:	1a 9b       	mov	r11,sp
800022d0:	0c 9c       	mov	r12,r6
800022d2:	f0 1f 00 07 	mcall	800022ec <usart_getchar+0x28>
800022d6:	58 3c       	cp.w	r12,3
800022d8:	cf b0       	breq	800022ce <usart_getchar+0xa>

  if (ret == USART_RX_ERROR)
800022da:	58 4c       	cp.w	r12,4
800022dc:	f9 bc 00 ff 	moveq	r12,-1
    return USART_FAILURE;

  return c;
800022e0:	fb fc 10 00 	ld.wne	r12,sp[0x0]
}
800022e4:	2f fd       	sub	sp,-4
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	22 a0       	sub	r0,42

800022f0 <usart_write_line>:


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
800022f0:	eb cd 40 c0 	pushm	r6-r7,lr
800022f4:	18 96       	mov	r6,r12
800022f6:	16 97       	mov	r7,r11
  while (*string != '\0')
800022f8:	17 8b       	ld.ub	r11,r11[0x0]
800022fa:	58 0b       	cp.w	r11,0
800022fc:	c0 80       	breq	8000230c <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
800022fe:	2f f7       	sub	r7,-1
80002300:	0c 9c       	mov	r12,r6
80002302:	f0 1f 00 04 	mcall	80002310 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002306:	0f 8b       	ld.ub	r11,r7[0x0]
80002308:	58 0b       	cp.w	r11,0
8000230a:	cf a1       	brne	800022fe <usart_write_line+0xe>
8000230c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002310:	80 00       	ld.sh	r0,r0[0x0]
80002312:	22 74       	sub	r4,39

80002314 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002314:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002318:	e6 18 00 01 	andh	r8,0x1,COH
8000231c:	c0 71       	brne	8000232a <usart_reset+0x16>
8000231e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002320:	3f f8       	mov	r8,-1
80002322:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002324:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002326:	d5 03       	csrf	0x10
80002328:	c0 48       	rjmp	80002330 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000232a:	3f f8       	mov	r8,-1
8000232c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000232e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002330:	30 08       	mov	r8,0
80002332:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002334:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002336:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002338:	ea 68 61 0c 	mov	r8,680204
8000233c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000233e:	5e fc       	retal	r12

80002340 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 96       	mov	r6,r12
80002346:	16 97       	mov	r7,r11
80002348:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
8000234a:	f0 1f 00 2f 	mcall	80002404 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
8000234e:	58 07       	cp.w	r7,0
80002350:	c5 80       	breq	80002400 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002352:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002354:	30 49       	mov	r9,4
80002356:	f2 08 18 00 	cp.b	r8,r9
8000235a:	e0 88 00 53 	brls	80002400 <usart_init_rs232+0xc0>
8000235e:	30 99       	mov	r9,9
80002360:	f2 08 18 00 	cp.b	r8,r9
80002364:	e0 8b 00 4e 	brhi	80002400 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002368:	0f d9       	ld.ub	r9,r7[0x5]
8000236a:	30 78       	mov	r8,7
8000236c:	f0 09 18 00 	cp.b	r9,r8
80002370:	e0 8b 00 48 	brhi	80002400 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002374:	8e 39       	ld.sh	r9,r7[0x6]
80002376:	e0 68 01 01 	mov	r8,257
8000237a:	f0 09 19 00 	cp.h	r9,r8
8000237e:	e0 8b 00 41 	brhi	80002400 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002382:	ef 39 00 08 	ld.ub	r9,r7[8]
80002386:	30 38       	mov	r8,3
80002388:	f0 09 18 00 	cp.b	r9,r8
8000238c:	e0 8b 00 3a 	brhi	80002400 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002390:	0a 9a       	mov	r10,r5
80002392:	6e 0b       	ld.w	r11,r7[0x0]
80002394:	0c 9c       	mov	r12,r6
80002396:	f0 1f 00 1d 	mcall	80002408 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000239a:	58 1c       	cp.w	r12,1
8000239c:	c3 20       	breq	80002400 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
8000239e:	0f c8       	ld.ub	r8,r7[0x4]
800023a0:	30 99       	mov	r9,9
800023a2:	f2 08 18 00 	cp.b	r8,r9
800023a6:	c0 51       	brne	800023b0 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800023a8:	6c 18       	ld.w	r8,r6[0x4]
800023aa:	b1 b8       	sbr	r8,0x11
800023ac:	8d 18       	st.w	r6[0x4],r8
800023ae:	c0 68       	rjmp	800023ba <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800023b0:	6c 19       	ld.w	r9,r6[0x4]
800023b2:	20 58       	sub	r8,5
800023b4:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800023b8:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800023ba:	6c 19       	ld.w	r9,r6[0x4]
800023bc:	ef 3a 00 08 	ld.ub	r10,r7[8]
800023c0:	0f d8       	ld.ub	r8,r7[0x5]
800023c2:	a9 78       	lsl	r8,0x9
800023c4:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800023c8:	12 48       	or	r8,r9
800023ca:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800023cc:	8e 38       	ld.sh	r8,r7[0x6]
800023ce:	30 29       	mov	r9,2
800023d0:	f2 08 19 00 	cp.h	r8,r9
800023d4:	e0 88 00 09 	brls	800023e6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800023d8:	6c 18       	ld.w	r8,r6[0x4]
800023da:	ad b8       	sbr	r8,0xd
800023dc:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800023de:	8e b8       	ld.uh	r8,r7[0x6]
800023e0:	20 28       	sub	r8,2
800023e2:	8d a8       	st.w	r6[0x28],r8
800023e4:	c0 68       	rjmp	800023f0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800023e6:	6c 19       	ld.w	r9,r6[0x4]
800023e8:	5c 78       	castu.h	r8
800023ea:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800023ee:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800023f0:	6c 18       	ld.w	r8,r6[0x4]
800023f2:	e0 18 ff f0 	andl	r8,0xfff0
800023f6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800023f8:	35 08       	mov	r8,80
800023fa:	8d 08       	st.w	r6[0x0],r8
800023fc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002400:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002404:	80 00       	ld.sh	r0,r0[0x0]
80002406:	23 14       	sub	r4,49
80002408:	80 00       	ld.sh	r0,r0[0x0]
8000240a:	22 04       	sub	r4,32

8000240c <et024006_SetLimits>:
/*! \brief Sets the display limits according to the corner coordinates.
 *  Writing to the display will result in writing to the area specified through
 *  this function.
 */
void et024006_SetLimits( uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2 )
{
8000240c:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002410:	fc 1e c0 00 	movh	lr,0xc000
80002414:	30 28       	mov	r8,2
80002416:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002418:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
8000241c:	fc 18 c0 20 	movh	r8,0xc020
80002420:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002422:	30 37       	mov	r7,3
80002424:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002426:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002428:	30 4c       	mov	r12,4
8000242a:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000242c:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
80002430:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002432:	30 5c       	mov	r12,5
80002434:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002436:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002438:	30 6a       	mov	r10,6
8000243a:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000243c:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
80002440:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002442:	30 7a       	mov	r10,7
80002444:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002446:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002448:	30 8a       	mov	r10,8
8000244a:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000244c:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
80002450:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002452:	30 9a       	mov	r10,9
80002454:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002456:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002458:	e3 cd 80 80 	ldm	sp++,r7,pc

8000245c <et024006_DrawPixel>:
  return color;
}


void et024006_DrawPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
8000245c:	eb cd 40 80 	pushm	r7,lr
80002460:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetLimits( x, y, x, y );
80002462:	5c 7b       	castu.h	r11
80002464:	5c 7c       	castu.h	r12
80002466:	16 99       	mov	r9,r11
80002468:	18 9a       	mov	r10,r12
8000246a:	f0 1f 00 06 	mcall	80002480 <et024006_DrawPixel+0x24>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000246e:	32 29       	mov	r9,34
80002470:	fc 18 c0 00 	movh	r8,0xc000
80002474:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( ET024006_ID | ET024006_BS0 | ET024006_RS );
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#else
  *ET024006_PARAM_ADDR = color;
80002476:	fc 18 c0 20 	movh	r8,0xc020
8000247a:	b0 07       	st.h	r8[0x0],r7
#endif
}
8000247c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002480:	80 00       	ld.sh	r0,r0[0x0]
80002482:	24 0c       	sub	r12,64

80002484 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002484:	fc 19 c0 00 	movh	r9,0xc000
80002488:	30 28       	mov	r8,2
8000248a:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000248c:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
80002490:	fc 18 c0 20 	movh	r8,0xc020
80002494:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002496:	30 3a       	mov	r10,3
80002498:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000249a:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000249c:	30 6a       	mov	r10,6
8000249e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800024a0:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
800024a4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800024a6:	30 7a       	mov	r10,7
800024a8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800024aa:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
800024ac:	5e fc       	retal	r12
800024ae:	d7 03       	nop

800024b0 <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
800024b0:	eb cd 40 80 	pushm	r7,lr
800024b4:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
800024b6:	5c 7b       	castu.h	r11
800024b8:	5c 7c       	castu.h	r12
800024ba:	f0 1f 00 06 	mcall	800024d0 <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800024be:	32 29       	mov	r9,34
800024c0:	fc 18 c0 00 	movh	r8,0xc000
800024c4:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
800024c6:	fc 18 c0 20 	movh	r8,0xc020
800024ca:	b0 07       	st.h	r8[0x0],r7
#endif

}
800024cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	24 84       	sub	r4,72

800024d4 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800024d4:	d4 31       	pushm	r0-r7,lr
800024d6:	20 dd       	sub	sp,52
800024d8:	18 97       	mov	r7,r12
800024da:	50 6b       	stdsp	sp[0x18],r11
800024dc:	50 8a       	stdsp	sp[0x20],r10
800024de:	50 29       	stdsp	sp[0x8],r9
800024e0:	10 94       	mov	r4,r8
800024e2:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800024e4:	19 89       	ld.ub	r9,r12[0x0]
800024e6:	30 08       	mov	r8,0
800024e8:	f0 09 18 00 	cp.b	r9,r8
800024ec:	e0 80 01 0c 	breq	80002704 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800024f0:	16 98       	mov	r8,r11
800024f2:	11 3a       	ld.ub	r10,r8++
800024f4:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800024f6:	11 89       	ld.ub	r9,r8[0x0]
800024f8:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800024fa:	11 98       	ld.ub	r8,r8[0x1]
800024fc:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
800024fe:	5b f3       	cp.w	r3,-1
80002500:	e0 81 00 8d 	brne	8000261a <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
80002504:	e0 69 00 ef 	mov	r9,239
80002508:	e0 6a 01 3f 	mov	r10,319
8000250c:	30 0b       	mov	r11,0
8000250e:	16 9c       	mov	r12,r11
80002510:	f0 1f 00 7e 	mcall	80002708 <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
80002514:	40 58       	lddsp	r8,sp[0x14]
80002516:	50 c8       	stdsp	sp[0x30],r8
80002518:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000251c:	a5 78       	lsl	r8,0x5
8000251e:	40 69       	lddsp	r9,sp[0x18]
80002520:	10 09       	add	r9,r8
80002522:	50 b9       	stdsp	sp[0x2c],r9
80002524:	ee c8 ff ff 	sub	r8,r7,-1
80002528:	50 98       	stdsp	sp[0x24],r8
8000252a:	40 8a       	lddsp	r10,sp[0x20]
8000252c:	5c 8a       	casts.h	r10
8000252e:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002530:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
80002532:	08 90       	mov	r0,r4
80002534:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
80002536:	40 99       	lddsp	r9,sp[0x24]
80002538:	f3 38 ff ff 	ld.ub	r8,r9[-1]
8000253c:	30 aa       	mov	r10,10
8000253e:	f4 08 18 00 	cp.b	r8,r10
80002542:	c0 b1       	brne	80002558 <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002544:	40 28       	lddsp	r8,sp[0x8]
80002546:	40 39       	lddsp	r9,sp[0xc]
80002548:	12 08       	add	r8,r9
8000254a:	5c 88       	casts.h	r8
8000254c:	50 28       	stdsp	sp[0x8],r8
8000254e:	40 98       	lddsp	r8,sp[0x24]
80002550:	40 8a       	lddsp	r10,sp[0x20]
80002552:	5c 8a       	casts.h	r10
80002554:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
80002556:	c5 a8       	rjmp	8000260a <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
80002558:	30 99       	mov	r9,9
8000255a:	f2 08 18 00 	cp.b	r8,r9
8000255e:	c0 81       	brne	8000256e <et024006_PrintString+0x9a>
        x += xfont;
80002560:	40 a8       	lddsp	r8,sp[0x28]
80002562:	40 49       	lddsp	r9,sp[0x10]
80002564:	12 08       	add	r8,r9
80002566:	5c 88       	casts.h	r8
80002568:	50 a8       	stdsp	sp[0x28],r8
8000256a:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
8000256c:	c4 f8       	rjmp	8000260a <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
8000256e:	f0 ca 00 20 	sub	r10,r8,32
80002572:	35 f9       	mov	r9,95
80002574:	f2 0a 18 00 	cp.b	r10,r9
80002578:	e0 88 00 04 	brls	80002580 <et024006_PrintString+0xac>
8000257c:	40 b5       	lddsp	r5,sp[0x2c]
8000257e:	c0 a8       	rjmp	80002592 <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
80002580:	22 08       	sub	r8,32
80002582:	40 ca       	lddsp	r10,sp[0x30]
80002584:	f0 0a 02 45 	mul	r5,r8,r10
80002588:	40 59       	lddsp	r9,sp[0x14]
8000258a:	12 05       	add	r5,r9
8000258c:	40 68       	lddsp	r8,sp[0x18]
8000258e:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
80002592:	40 22       	lddsp	r2,sp[0x8]
80002594:	5c 72       	castu.h	r2
80002596:	40 3a       	lddsp	r10,sp[0xc]
80002598:	e4 0a 00 0a 	add	r10,r2,r10
8000259c:	50 1a       	stdsp	sp[0x4],r10
8000259e:	04 3a       	cp.w	r10,r2
800025a0:	e0 8a 00 2f 	brle	800025fe <et024006_PrintString+0x12a>
800025a4:	40 21       	lddsp	r1,sp[0x8]
800025a6:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800025a8:	40 a9       	lddsp	r9,sp[0x28]
800025aa:	5c 79       	castu.h	r9
800025ac:	50 09       	stdsp	sp[0x0],r9
800025ae:	12 94       	mov	r4,r9
800025b0:	40 48       	lddsp	r8,sp[0x10]
800025b2:	10 04       	add	r4,r8
800025b4:	40 aa       	lddsp	r10,sp[0x28]
800025b6:	5c 8a       	casts.h	r10
800025b8:	50 7a       	stdsp	sp[0x1c],r10
800025ba:	c1 b8       	rjmp	800025f0 <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
800025bc:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
800025be:	0b 88       	ld.ub	r8,r5[0x0]
800025c0:	ed e8 00 08 	and	r8,r6,r8
800025c4:	e6 08 18 00 	cp.b	r8,r3
800025c8:	c0 50       	breq	800025d2 <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
800025ca:	00 9a       	mov	r10,r0
800025cc:	04 9b       	mov	r11,r2
800025ce:	f0 1f 00 50 	mcall	8000270c <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800025d2:	2f f7       	sub	r7,-1
800025d4:	5c 87       	casts.h	r7
800025d6:	0e 9c       	mov	r12,r7
800025d8:	5c 7c       	castu.h	r12
800025da:	08 3c       	cp.w	r12,r4
800025dc:	cf 05       	brlt	800025bc <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800025de:	2f f1       	sub	r1,-1
800025e0:	5c 81       	casts.h	r1
800025e2:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800025e6:	40 19       	lddsp	r9,sp[0x4]
800025e8:	04 39       	cp.w	r9,r2
800025ea:	e0 8a 00 0a 	brle	800025fe <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800025ee:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800025f0:	40 0c       	lddsp	r12,sp[0x0]
800025f2:	08 3c       	cp.w	r12,r4
800025f4:	cf 54       	brge	800025de <et024006_PrintString+0x10a>
800025f6:	40 77       	lddsp	r7,sp[0x1c]
800025f8:	e0 66 00 80 	mov	r6,128
800025fc:	ce 1b       	rjmp	800025be <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
800025fe:	40 a8       	lddsp	r8,sp[0x28]
80002600:	40 4a       	lddsp	r10,sp[0x10]
80002602:	14 08       	add	r8,r10
80002604:	5c 88       	casts.h	r8
80002606:	50 a8       	stdsp	sp[0x28],r8
80002608:	40 98       	lddsp	r8,sp[0x24]
8000260a:	40 99       	lddsp	r9,sp[0x24]
8000260c:	2f f9       	sub	r9,-1
8000260e:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
80002610:	11 88       	ld.ub	r8,r8[0x0]
80002612:	e6 08 18 00 	cp.b	r8,r3
80002616:	c9 01       	brne	80002536 <et024006_PrintString+0x62>
80002618:	c7 68       	rjmp	80002704 <et024006_PrintString+0x230>
8000261a:	f8 c8 ff ff 	sub	r8,r12,-1
8000261e:	50 08       	stdsp	sp[0x0],r8
80002620:	40 8c       	lddsp	r12,sp[0x20]
80002622:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002624:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80002626:	5c 83       	casts.h	r3
80002628:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
8000262c:	40 0a       	lddsp	r10,sp[0x0]
8000262e:	f5 31 ff ff 	ld.ub	r1,r10[-1]
80002632:	30 a8       	mov	r8,10
80002634:	f0 01 18 00 	cp.b	r1,r8
80002638:	c0 b1       	brne	8000264e <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
8000263a:	40 28       	lddsp	r8,sp[0x8]
8000263c:	40 39       	lddsp	r9,sp[0xc]
8000263e:	12 08       	add	r8,r9
80002640:	5c 88       	casts.h	r8
80002642:	50 28       	stdsp	sp[0x8],r8
80002644:	14 98       	mov	r8,r10
80002646:	40 8a       	lddsp	r10,sp[0x20]
80002648:	5c 8a       	casts.h	r10
8000264a:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
8000264c:	c5 28       	rjmp	800026f0 <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
8000264e:	30 98       	mov	r8,9
80002650:	f0 01 18 00 	cp.b	r1,r8
80002654:	c0 71       	brne	80002662 <et024006_PrintString+0x18e>
        x += xfont;
80002656:	40 49       	lddsp	r9,sp[0x10]
80002658:	12 0c       	add	r12,r9
8000265a:	5c 8c       	casts.h	r12
8000265c:	50 1c       	stdsp	sp[0x4],r12
8000265e:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
80002660:	c4 88       	rjmp	800026f0 <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
80002662:	40 32       	lddsp	r2,sp[0xc]
80002664:	40 47       	lddsp	r7,sp[0x10]
80002666:	f8 07 00 08 	add	r8,r12,r7
8000266a:	5c 88       	casts.h	r8
8000266c:	50 18       	stdsp	sp[0x4],r8
8000266e:	04 99       	mov	r9,r2
80002670:	20 19       	sub	r9,1
80002672:	40 28       	lddsp	r8,sp[0x8]
80002674:	10 09       	add	r9,r8
80002676:	40 1a       	lddsp	r10,sp[0x4]
80002678:	20 1a       	sub	r10,1
8000267a:	5c 79       	castu.h	r9
8000267c:	5c 7a       	castu.h	r10
8000267e:	10 9b       	mov	r11,r8
80002680:	5c 7b       	castu.h	r11
80002682:	5c 7c       	castu.h	r12
80002684:	f0 1f 00 21 	mcall	80002708 <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002688:	32 29       	mov	r9,34
8000268a:	fc 18 c0 00 	movh	r8,0xc000
8000268e:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
80002690:	40 3a       	lddsp	r10,sp[0xc]
80002692:	58 0a       	cp.w	r10,0
80002694:	c2 d0       	breq	800026ee <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
80002696:	e2 ce 00 20 	sub	lr,r1,32
8000269a:	40 59       	lddsp	r9,sp[0x14]
8000269c:	f2 0e 02 4e 	mul	lr,r9,lr
800026a0:	12 0e       	add	lr,r9
800026a2:	40 68       	lddsp	r8,sp[0x18]
800026a4:	f0 0e 00 0e 	add	lr,r8,lr
800026a8:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800026aa:	e0 60 00 80 	mov	r0,128
800026ae:	18 91       	mov	r1,r12
800026b0:	c1 98       	rjmp	800026e2 <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
800026b2:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800026b4:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
800026b8:	ec 0a 18 00 	cp.b	r10,r6
800026bc:	e8 0a 17 10 	movne	r10,r4
800026c0:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800026c4:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800026c8:	2f f8       	sub	r8,-1
800026ca:	5c 88       	casts.h	r8
800026cc:	f0 07 19 00 	cp.h	r7,r8
800026d0:	fe 9b ff f1 	brhi	800026b2 <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800026d4:	2f fc       	sub	r12,-1
800026d6:	5c 8c       	casts.h	r12
800026d8:	f8 02 19 00 	cp.h	r2,r12
800026dc:	e0 88 00 09 	brls	800026ee <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800026e0:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800026e2:	58 07       	cp.w	r7,0
800026e4:	cf 80       	breq	800026d4 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800026e6:	1d 8b       	ld.ub	r11,lr[0x0]
800026e8:	00 99       	mov	r9,r0
800026ea:	02 98       	mov	r8,r1
800026ec:	ce 4b       	rjmp	800026b4 <et024006_PrintString+0x1e0>
800026ee:	40 08       	lddsp	r8,sp[0x0]
800026f0:	40 09       	lddsp	r9,sp[0x0]
800026f2:	2f f9       	sub	r9,-1
800026f4:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800026f6:	11 88       	ld.ub	r8,r8[0x0]
800026f8:	ec 08 18 00 	cp.b	r8,r6
800026fc:	c0 40       	breq	80002704 <et024006_PrintString+0x230>
800026fe:	40 1c       	lddsp	r12,sp[0x4]
80002700:	5c 8c       	casts.h	r12
80002702:	c9 5b       	rjmp	8000262c <et024006_PrintString+0x158>
  }
}
80002704:	2f 3d       	sub	sp,-52
80002706:	d8 32       	popm	r0-r7,pc
80002708:	80 00       	ld.sh	r0,r0[0x0]
8000270a:	24 0c       	sub	r12,64
8000270c:	80 00       	ld.sh	r0,r0[0x0]
8000270e:	24 b0       	sub	r0,75

80002710 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002710:	32 29       	mov	r9,34
80002712:	fc 18 c0 00 	movh	r8,0xc000
80002716:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002718:	58 7b       	cp.w	r11,7
8000271a:	e0 88 00 13 	brls	80002740 <et024006_DuplicatePixel+0x30>
8000271e:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
80002720:	fc 18 c0 20 	movh	r8,0xc020
80002724:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002726:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002728:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000272a:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000272c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000272e:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002730:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002732:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002734:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002736:	58 79       	cp.w	r9,7
80002738:	fe 9b ff f6 	brhi	80002724 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
8000273c:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002740:	58 0b       	cp.w	r11,0
80002742:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002744:	fc 18 c0 20 	movh	r8,0xc020
80002748:	b0 0c       	st.h	r8[0x0],r12
    --count;
8000274a:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
8000274c:	cf e1       	brne	80002748 <et024006_DuplicatePixel+0x38>
8000274e:	5e fc       	retal	r12

80002750 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002750:	eb cd 40 e0 	pushm	r5-r7,lr
80002754:	14 97       	mov	r7,r10
80002756:	12 96       	mov	r6,r9
80002758:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
8000275a:	f6 c9 00 01 	sub	r9,r11,1
8000275e:	0c 09       	add	r9,r6
80002760:	f8 ca 00 01 	sub	r10,r12,1
80002764:	0e 0a       	add	r10,r7
80002766:	5c 79       	castu.h	r9
80002768:	5c 7a       	castu.h	r10
8000276a:	5c 7b       	castu.h	r11
8000276c:	5c 7c       	castu.h	r12
8000276e:	f0 1f 00 07 	mcall	80002788 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
80002772:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
80002776:	5c 77       	castu.h	r7
80002778:	af 3b       	mul	r11,r7
8000277a:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
8000277e:	f0 1f 00 04 	mcall	8000278c <et024006_DrawFilledRect+0x3c>
}
80002782:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002786:	00 00       	add	r0,r0
80002788:	80 00       	ld.sh	r0,r0[0x0]
8000278a:	24 0c       	sub	r12,64
8000278c:	80 00       	ld.sh	r0,r0[0x0]
8000278e:	27 10       	sub	r0,113

80002790 <et024006_DrawVertLine>:
  et024006_DrawFilledRect( x, y, length, 1, color );
}


void et024006_DrawVertLine( uint16_t x, uint16_t y, uint16_t length, et024006_color_t color )
{
80002790:	d4 01       	pushm	lr
  et024006_DrawFilledRect( x, y, 1, length, color );
80002792:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80002796:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000279a:	30 1a       	mov	r10,1
8000279c:	5c 7b       	castu.h	r11
8000279e:	5c 7c       	castu.h	r12
800027a0:	f0 1f 00 02 	mcall	800027a8 <et024006_DrawVertLine+0x18>
}
800027a4:	d8 02       	popm	pc
800027a6:	00 00       	add	r0,r0
800027a8:	80 00       	ld.sh	r0,r0[0x0]
800027aa:	27 50       	sub	r0,117

800027ac <et024006_DrawFilledCircle>:
	uint16_t x,
	uint16_t y,
	uint16_t radius,
	uint16_t color,
	uint8_t quadrantMask )
{
800027ac:	d4 31       	pushm	r0-r7,lr
800027ae:	20 5d       	sub	sp,20
800027b0:	18 92       	mov	r2,r12
800027b2:	16 90       	mov	r0,r11
	// Draw only a pixel if radius is zero.
	if (radius == 0) {
800027b4:	58 0a       	cp.w	r10,0
800027b6:	c0 81       	brne	800027c6 <et024006_DrawFilledCircle+0x1a>
		et024006_DrawPixel( x, y, color );
800027b8:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800027bc:	5c 7b       	castu.h	r11
800027be:	5c 7c       	castu.h	r12
800027c0:	f0 1f 00 4f 	mcall	800028fc <et024006_DrawFilledCircle+0x150>
		return;
800027c4:	c9 98       	rjmp	800028f6 <et024006_DrawFilledCircle+0x14a>
	}

	// Set up start iterators.
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;
800027c6:	f4 04 10 fe 	mul	r4,r10,-2
800027ca:	2f d4       	sub	r4,-3
800027cc:	5c 84       	casts.h	r4
800027ce:	e7 dc b0 10 	bfexts	r3,r12,0x0,0x10
800027d2:	ef da b0 10 	bfexts	r7,r10,0x0,0x10
800027d6:	30 15       	mov	r5,1
800027d8:	30 06       	mov	r6,0

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800027da:	10 9a       	mov	r10,r8
800027dc:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800027e0:	50 18       	stdsp	sp[0x4],r8
			et024006_DrawVertLine( x + offsetY, y - offsetX,
800027e2:	e3 d9 c0 10 	bfextu	r1,r9,0x0,0x10
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
800027e6:	14 99       	mov	r9,r10
800027e8:	e2 19 00 0c 	andl	r9,0xc,COH
800027ec:	50 29       	stdsp	sp[0x8],r9
			et024006_DrawVertLine( x - offsetY, y - offsetX,
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
800027ee:	14 98       	mov	r8,r10
800027f0:	e2 18 00 30 	andl	r8,0x30,COH
800027f4:	50 38       	stdsp	sp[0xc],r8
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
800027f6:	f3 db c0 10 	bfextu	r9,r11,0x0,0x10
800027fa:	50 09       	stdsp	sp[0x0],r9
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
800027fc:	e2 1a 00 c0 	andl	r10,0xc0,COH
80002800:	50 4a       	stdsp	sp[0x10],r10
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
80002802:	40 18       	lddsp	r8,sp[0x4]
80002804:	58 08       	cp.w	r8,0
80002806:	c1 70       	breq	80002834 <et024006_DrawFilledCircle+0x88>
			et024006_DrawVertLine( x + offsetY, y - offsetX,
80002808:	e0 06 01 0b 	sub	r11,r0,r6
8000280c:	0e 9c       	mov	r12,r7
8000280e:	04 0c       	add	r12,r2
80002810:	02 99       	mov	r9,r1
80002812:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002816:	5c 7b       	castu.h	r11
80002818:	5c 7c       	castu.h	r12
8000281a:	f0 1f 00 3a 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
8000281e:	0e 9a       	mov	r10,r7
80002820:	2f fa       	sub	r10,-1
80002822:	e0 07 01 0b 	sub	r11,r0,r7
80002826:	02 99       	mov	r9,r1
80002828:	5c 7a       	castu.h	r10
8000282a:	5c 7b       	castu.h	r11
8000282c:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
80002830:	f0 1f 00 34 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
80002834:	40 28       	lddsp	r8,sp[0x8]
80002836:	58 08       	cp.w	r8,0
80002838:	c1 80       	breq	80002868 <et024006_DrawFilledCircle+0xbc>
			et024006_DrawVertLine( x - offsetY, y - offsetX,
8000283a:	e0 06 01 0b 	sub	r11,r0,r6
8000283e:	e4 07 01 0c 	sub	r12,r2,r7
80002842:	02 99       	mov	r9,r1
80002844:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002848:	5c 7b       	castu.h	r11
8000284a:	5c 7c       	castu.h	r12
8000284c:	f0 1f 00 2d 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
80002850:	0e 9a       	mov	r10,r7
80002852:	2f fa       	sub	r10,-1
80002854:	e0 07 01 0b 	sub	r11,r0,r7
80002858:	e4 06 01 0c 	sub	r12,r2,r6
8000285c:	02 99       	mov	r9,r1
8000285e:	5c 7a       	castu.h	r10
80002860:	5c 7b       	castu.h	r11
80002862:	5c 7c       	castu.h	r12
80002864:	f0 1f 00 27 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
80002868:	40 39       	lddsp	r9,sp[0xc]
8000286a:	58 09       	cp.w	r9,0
8000286c:	c1 40       	breq	80002894 <et024006_DrawFilledCircle+0xe8>
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
8000286e:	e4 07 01 0c 	sub	r12,r2,r7
80002872:	02 99       	mov	r9,r1
80002874:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002878:	40 0b       	lddsp	r11,sp[0x0]
8000287a:	5c 7c       	castu.h	r12
8000287c:	f0 1f 00 21 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
80002880:	0e 9a       	mov	r10,r7
80002882:	2f fa       	sub	r10,-1
80002884:	e4 06 01 0c 	sub	r12,r2,r6
80002888:	02 99       	mov	r9,r1
8000288a:	5c 7a       	castu.h	r10
8000288c:	40 0b       	lddsp	r11,sp[0x0]
8000288e:	5c 7c       	castu.h	r12
80002890:	f0 1f 00 1c 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
80002894:	40 49       	lddsp	r9,sp[0x10]
80002896:	58 09       	cp.w	r9,0
80002898:	c1 30       	breq	800028be <et024006_DrawFilledCircle+0x112>
			et024006_DrawVertLine( x + offsetY, y, offsetX + 1,
8000289a:	0e 9c       	mov	r12,r7
8000289c:	04 0c       	add	r12,r2
8000289e:	02 99       	mov	r9,r1
800028a0:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
800028a4:	40 0b       	lddsp	r11,sp[0x0]
800028a6:	5c 7c       	castu.h	r12
800028a8:	f0 1f 00 16 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x + offsetX, y, offsetY + 1,
800028ac:	0e 9a       	mov	r10,r7
800028ae:	2f fa       	sub	r10,-1
800028b0:	02 99       	mov	r9,r1
800028b2:	5c 7a       	castu.h	r10
800028b4:	40 0b       	lddsp	r11,sp[0x0]
800028b6:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
800028ba:	f0 1f 00 12 	mcall	80002900 <et024006_DrawFilledCircle+0x154>
				color );
		}

		// Update error value and step offsetY when required.
		if (error < 0) {
800028be:	30 09       	mov	r9,0
800028c0:	f2 04 19 00 	cp.h	r4,r9
800028c4:	c0 84       	brge	800028d4 <et024006_DrawFilledCircle+0x128>
			error += ((offsetX << 2) + 6);
800028c6:	ec 08 15 02 	lsl	r8,r6,0x2
800028ca:	f0 04 00 04 	add	r4,r8,r4
800028ce:	2f a4       	sub	r4,-6
800028d0:	5c 84       	casts.h	r4
800028d2:	c0 98       	rjmp	800028e4 <et024006_DrawFilledCircle+0x138>
		} else {
			error += (((offsetX - offsetY) << 2) + 10);
800028d4:	2f 64       	sub	r4,-10
800028d6:	ec 07 01 08 	sub	r8,r6,r7
800028da:	a3 68       	lsl	r8,0x2
800028dc:	10 04       	add	r4,r8
800028de:	5c 84       	casts.h	r4
			--offsetY;
800028e0:	20 17       	sub	r7,1
800028e2:	5c 87       	casts.h	r7
		}

		// Next X.
		++offsetX;
800028e4:	2f f6       	sub	r6,-1
800028e6:	5c 86       	casts.h	r6
800028e8:	2f f5       	sub	r5,-1
800028ea:	5c 85       	casts.h	r5
800028ec:	2f f3       	sub	r3,-1
800028ee:	5c 83       	casts.h	r3
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
800028f0:	ec 07 19 00 	cp.h	r7,r6
800028f4:	c8 72       	brcc	80002802 <et024006_DrawFilledCircle+0x56>
		}

		// Next X.
		++offsetX;
	}
}
800028f6:	2f bd       	sub	sp,-20
800028f8:	d8 32       	popm	r0-r7,pc
800028fa:	00 00       	add	r0,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	24 5c       	sub	r12,69
80002900:	80 00       	ld.sh	r0,r0[0x0]
80002902:	27 90       	sub	r0,121

80002904 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002904:	fc 19 c0 00 	movh	r9,0xc000
80002908:	34 6a       	mov	r10,70
8000290a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000290c:	fc 18 c0 20 	movh	r8,0xc020
80002910:	e0 6b 00 94 	mov	r11,148
80002914:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002916:	34 7b       	mov	r11,71
80002918:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000291a:	34 1b       	mov	r11,65
8000291c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000291e:	34 8b       	mov	r11,72
80002920:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002922:	30 0b       	mov	r11,0
80002924:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002926:	34 9b       	mov	r11,73
80002928:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000292a:	33 3b       	mov	r11,51
8000292c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000292e:	34 ab       	mov	r11,74
80002930:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002932:	32 5b       	mov	r11,37
80002934:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002936:	34 bb       	mov	r11,75
80002938:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000293a:	34 5b       	mov	r11,69
8000293c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000293e:	34 cb       	mov	r11,76
80002940:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002942:	34 4b       	mov	r11,68
80002944:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002946:	34 db       	mov	r11,77
80002948:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000294a:	37 7b       	mov	r11,119
8000294c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000294e:	34 eb       	mov	r11,78
80002950:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002952:	31 2b       	mov	r11,18
80002954:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002956:	34 fb       	mov	r11,79
80002958:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000295a:	e0 6b 00 cc 	mov	r11,204
8000295e:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002960:	35 0b       	mov	r11,80
80002962:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002964:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002966:	35 1a       	mov	r10,81
80002968:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000296a:	e0 69 00 82 	mov	r9,130
8000296e:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
80002970:	5e fc       	retal	r12
80002972:	d7 03       	nop

80002974 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002974:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
80002978:	fe f7 04 80 	ld.w	r7,pc[1152]
8000297c:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
8000297e:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
80002980:	16 9c       	mov	r12,r11
80002982:	f0 1f 01 1f 	mcall	80002dfc <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
80002986:	35 5c       	mov	r12,85
80002988:	f0 1f 01 1e 	mcall	80002e00 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
8000298c:	30 2b       	mov	r11,2
8000298e:	33 2c       	mov	r12,50
80002990:	f0 1f 01 1d 	mcall	80002e04 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002994:	35 2c       	mov	r12,82
80002996:	f0 1f 01 1d 	mcall	80002e08 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
8000299a:	35 2c       	mov	r12,82
8000299c:	f0 1f 01 1c 	mcall	80002e0c <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800029a0:	6e 07       	ld.w	r7,r7[0x0]
800029a2:	33 28       	mov	r8,50
800029a4:	ee 08 06 46 	mulu.d	r6,r7,r8
800029a8:	ee 78 42 40 	mov	r8,1000000
800029ac:	30 09       	mov	r9,0
800029ae:	ee 7a 42 3f 	mov	r10,999999
800029b2:	30 0b       	mov	r11,0
800029b4:	ec 0a 00 0a 	add	r10,r6,r10
800029b8:	ee 0b 00 4b 	adc	r11,r7,r11
800029bc:	f0 1f 01 15 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800029c0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800029c4:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800029c8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800029cc:	14 38       	cp.w	r8,r10
800029ce:	e0 88 00 09 	brls	800029e0 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800029d2:	12 38       	cp.w	r8,r9
800029d4:	fe 98 ff fa 	brls	800029c8 <et024006_Init+0x54>
800029d8:	12 3a       	cp.w	r10,r9
800029da:	e0 83 00 a2 	brlo	80002b1e <et024006_Init+0x1aa>
800029de:	cf 5b       	rjmp	800029c8 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800029e0:	12 38       	cp.w	r8,r9
800029e2:	e0 8b 00 9e 	brhi	80002b1e <et024006_Init+0x1aa>
800029e6:	12 3a       	cp.w	r10,r9
800029e8:	e0 83 00 9b 	brlo	80002b1e <et024006_Init+0x1aa>
800029ec:	ce eb       	rjmp	800029c8 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800029ee:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800029f2:	14 38       	cp.w	r8,r10
800029f4:	e0 88 00 09 	brls	80002a06 <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800029f8:	12 38       	cp.w	r8,r9
800029fa:	fe 98 ff fa 	brls	800029ee <et024006_Init+0x7a>
800029fe:	12 3a       	cp.w	r10,r9
80002a00:	e0 83 00 a9 	brlo	80002b52 <et024006_Init+0x1de>
80002a04:	cf 5b       	rjmp	800029ee <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a06:	12 38       	cp.w	r8,r9
80002a08:	e0 8b 00 a5 	brhi	80002b52 <et024006_Init+0x1de>
80002a0c:	12 3a       	cp.w	r10,r9
80002a0e:	e0 83 00 a2 	brlo	80002b52 <et024006_Init+0x1de>
80002a12:	ce eb       	rjmp	800029ee <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a14:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a18:	14 38       	cp.w	r8,r10
80002a1a:	e0 88 00 09 	brls	80002a2c <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a1e:	12 38       	cp.w	r8,r9
80002a20:	fe 98 ff fa 	brls	80002a14 <et024006_Init+0xa0>
80002a24:	12 3a       	cp.w	r10,r9
80002a26:	e0 83 01 1e 	brlo	80002c62 <et024006_Init+0x2ee>
80002a2a:	cf 5b       	rjmp	80002a14 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a2c:	12 38       	cp.w	r8,r9
80002a2e:	e0 8b 01 1a 	brhi	80002c62 <et024006_Init+0x2ee>
80002a32:	12 3a       	cp.w	r10,r9
80002a34:	e0 83 01 17 	brlo	80002c62 <et024006_Init+0x2ee>
80002a38:	ce eb       	rjmp	80002a14 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a3a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a3e:	14 38       	cp.w	r8,r10
80002a40:	e0 88 00 09 	brls	80002a52 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a44:	12 38       	cp.w	r8,r9
80002a46:	fe 98 ff fa 	brls	80002a3a <et024006_Init+0xc6>
80002a4a:	12 3a       	cp.w	r10,r9
80002a4c:	e0 83 01 29 	brlo	80002c9e <et024006_Init+0x32a>
80002a50:	cf 5b       	rjmp	80002a3a <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a52:	12 38       	cp.w	r8,r9
80002a54:	e0 8b 01 25 	brhi	80002c9e <et024006_Init+0x32a>
80002a58:	12 3a       	cp.w	r10,r9
80002a5a:	e0 83 01 22 	brlo	80002c9e <et024006_Init+0x32a>
80002a5e:	ce eb       	rjmp	80002a3a <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a60:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a64:	14 38       	cp.w	r8,r10
80002a66:	e0 88 00 09 	brls	80002a78 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a6a:	12 38       	cp.w	r8,r9
80002a6c:	fe 98 ff fa 	brls	80002a60 <et024006_Init+0xec>
80002a70:	12 3a       	cp.w	r10,r9
80002a72:	e0 83 01 35 	brlo	80002cdc <et024006_Init+0x368>
80002a76:	cf 5b       	rjmp	80002a60 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a78:	12 38       	cp.w	r8,r9
80002a7a:	e0 8b 01 31 	brhi	80002cdc <et024006_Init+0x368>
80002a7e:	12 3a       	cp.w	r10,r9
80002a80:	e0 83 01 2e 	brlo	80002cdc <et024006_Init+0x368>
80002a84:	ce eb       	rjmp	80002a60 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a86:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a8a:	14 38       	cp.w	r8,r10
80002a8c:	e0 88 00 09 	brls	80002a9e <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a90:	12 38       	cp.w	r8,r9
80002a92:	fe 98 ff fa 	brls	80002a86 <et024006_Init+0x112>
80002a96:	12 3a       	cp.w	r10,r9
80002a98:	e0 83 01 40 	brlo	80002d18 <et024006_Init+0x3a4>
80002a9c:	cf 5b       	rjmp	80002a86 <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a9e:	12 38       	cp.w	r8,r9
80002aa0:	e0 8b 01 3c 	brhi	80002d18 <et024006_Init+0x3a4>
80002aa4:	12 3a       	cp.w	r10,r9
80002aa6:	e0 83 01 39 	brlo	80002d18 <et024006_Init+0x3a4>
80002aaa:	ce eb       	rjmp	80002a86 <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002aac:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ab0:	14 38       	cp.w	r8,r10
80002ab2:	e0 88 00 09 	brls	80002ac4 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ab6:	12 38       	cp.w	r8,r9
80002ab8:	fe 98 ff fa 	brls	80002aac <et024006_Init+0x138>
80002abc:	12 3a       	cp.w	r10,r9
80002abe:	e0 83 01 4b 	brlo	80002d54 <et024006_Init+0x3e0>
80002ac2:	cf 5b       	rjmp	80002aac <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002ac4:	12 38       	cp.w	r8,r9
80002ac6:	e0 8b 01 47 	brhi	80002d54 <et024006_Init+0x3e0>
80002aca:	12 3a       	cp.w	r10,r9
80002acc:	e0 83 01 44 	brlo	80002d54 <et024006_Init+0x3e0>
80002ad0:	ce eb       	rjmp	80002aac <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ad2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ad6:	14 38       	cp.w	r8,r10
80002ad8:	e0 88 00 09 	brls	80002aea <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002adc:	12 38       	cp.w	r8,r9
80002ade:	fe 98 ff fa 	brls	80002ad2 <et024006_Init+0x15e>
80002ae2:	12 3a       	cp.w	r10,r9
80002ae4:	e0 83 01 56 	brlo	80002d90 <et024006_Init+0x41c>
80002ae8:	cf 5b       	rjmp	80002ad2 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002aea:	12 38       	cp.w	r8,r9
80002aec:	e0 8b 01 52 	brhi	80002d90 <et024006_Init+0x41c>
80002af0:	12 3a       	cp.w	r10,r9
80002af2:	e0 83 01 4f 	brlo	80002d90 <et024006_Init+0x41c>
80002af6:	ce eb       	rjmp	80002ad2 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002af8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002afc:	14 38       	cp.w	r8,r10
80002afe:	e0 88 00 09 	brls	80002b10 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002b02:	12 38       	cp.w	r8,r9
80002b04:	fe 98 ff fa 	brls	80002af8 <et024006_Init+0x184>
80002b08:	12 3a       	cp.w	r10,r9
80002b0a:	e0 83 01 64 	brlo	80002dd2 <et024006_Init+0x45e>
80002b0e:	cf 5b       	rjmp	80002af8 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002b10:	12 38       	cp.w	r8,r9
80002b12:	e0 8b 01 60 	brhi	80002dd2 <et024006_Init+0x45e>
80002b16:	12 3a       	cp.w	r10,r9
80002b18:	e0 83 01 5d 	brlo	80002dd2 <et024006_Init+0x45e>
80002b1c:	ce eb       	rjmp	80002af8 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002b1e:	35 2c       	mov	r12,82
80002b20:	f0 1f 00 ba 	mcall	80002e08 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002b24:	fe f8 02 d4 	ld.w	r8,pc[724]
80002b28:	70 07       	ld.w	r7,r8[0x0]
80002b2a:	30 58       	mov	r8,5
80002b2c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002b30:	e0 68 03 e8 	mov	r8,1000
80002b34:	30 09       	mov	r9,0
80002b36:	e0 6a 03 e7 	mov	r10,999
80002b3a:	30 0b       	mov	r11,0
80002b3c:	ec 0a 00 0a 	add	r10,r6,r10
80002b40:	ee 0b 00 4b 	adc	r11,r7,r11
80002b44:	f0 1f 00 b3 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002b48:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002b4c:	f0 0a 00 0a 	add	r10,r8,r10
80002b50:	c4 fb       	rjmp	800029ee <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
80002b52:	f0 1f 00 b1 	mcall	80002e14 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b56:	fc 19 c0 00 	movh	r9,0xc000
80002b5a:	30 1a       	mov	r10,1
80002b5c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b5e:	fc 18 c0 20 	movh	r8,0xc020
80002b62:	30 6b       	mov	r11,6
80002b64:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b66:	33 ab       	mov	r11,58
80002b68:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b6a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b6c:	33 bb       	mov	r11,59
80002b6e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b70:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b72:	33 ca       	mov	r10,60
80002b74:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b76:	e0 6a 00 f0 	mov	r10,240
80002b7a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b7c:	33 db       	mov	r11,61
80002b7e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b80:	30 07       	mov	r7,0
80002b82:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b84:	33 eb       	mov	r11,62
80002b86:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b88:	33 8b       	mov	r11,56
80002b8a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b8c:	34 0c       	mov	r12,64
80002b8e:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b90:	30 fe       	mov	lr,15
80002b92:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b94:	34 1e       	mov	lr,65
80002b96:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b98:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b9a:	32 7a       	mov	r10,39
80002b9c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b9e:	30 2a       	mov	r10,2
80002ba0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ba2:	32 8e       	mov	lr,40
80002ba4:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002ba6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ba8:	32 9e       	mov	lr,41
80002baa:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bac:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bae:	32 ae       	mov	lr,42
80002bb0:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bb2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bb4:	32 ce       	mov	lr,44
80002bb6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bb8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bba:	32 de       	mov	lr,45
80002bbc:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bbe:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bc0:	31 9a       	mov	r10,25
80002bc2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bc4:	34 9a       	mov	r10,73
80002bc6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bc8:	e0 6a 00 93 	mov	r10,147
80002bcc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bce:	30 8a       	mov	r10,8
80002bd0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bd2:	31 6a       	mov	r10,22
80002bd4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bd6:	36 8a       	mov	r10,104
80002bd8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bda:	32 3a       	mov	r10,35
80002bdc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bde:	e0 6a 00 95 	mov	r10,149
80002be2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002be4:	32 4e       	mov	lr,36
80002be6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002be8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bea:	32 5a       	mov	r10,37
80002bec:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bee:	e0 6a 00 ff 	mov	r10,255
80002bf2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bf4:	e0 6a 00 90 	mov	r10,144
80002bf8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bfa:	37 fa       	mov	r10,127
80002bfc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bfe:	33 5a       	mov	r10,53
80002c00:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c02:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c04:	33 6a       	mov	r10,54
80002c06:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c08:	37 8a       	mov	r10,120
80002c0a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c0c:	31 da       	mov	r10,29
80002c0e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c10:	30 7a       	mov	r10,7
80002c12:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c14:	31 ea       	mov	r10,30
80002c16:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c18:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c1a:	31 fa       	mov	r10,31
80002c1c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c1e:	30 4a       	mov	r10,4
80002c20:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c22:	32 0a       	mov	r10,32
80002c24:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c26:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c28:	34 4a       	mov	r10,68
80002c2a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c2c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c2e:	34 5a       	mov	r10,69
80002c30:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c32:	31 29       	mov	r9,18
80002c34:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002c36:	4f 18       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002c38:	70 07       	ld.w	r7,r8[0x0]
80002c3a:	30 a8       	mov	r8,10
80002c3c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002c40:	e0 68 03 e8 	mov	r8,1000
80002c44:	30 09       	mov	r9,0
80002c46:	e0 6a 03 e7 	mov	r10,999
80002c4a:	30 0b       	mov	r11,0
80002c4c:	ec 0a 00 0a 	add	r10,r6,r10
80002c50:	ee 0b 00 4b 	adc	r11,r7,r11
80002c54:	f0 1f 00 6f 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002c58:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002c5c:	f0 0a 00 0a 	add	r10,r8,r10
80002c60:	cd aa       	rjmp	80002a14 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c62:	31 c9       	mov	r9,28
80002c64:	fc 18 c0 00 	movh	r8,0xc000
80002c68:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c6a:	30 49       	mov	r9,4
80002c6c:	fc 18 c0 20 	movh	r8,0xc020
80002c70:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002c72:	4e 28       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002c74:	70 07       	ld.w	r7,r8[0x0]
80002c76:	31 48       	mov	r8,20
80002c78:	ee 08 06 46 	mulu.d	r6,r7,r8
80002c7c:	e0 68 03 e8 	mov	r8,1000
80002c80:	30 09       	mov	r9,0
80002c82:	e0 6a 03 e7 	mov	r10,999
80002c86:	30 0b       	mov	r11,0
80002c88:	ec 0a 00 0a 	add	r10,r6,r10
80002c8c:	ee 0b 00 4b 	adc	r11,r7,r11
80002c90:	f0 1f 00 60 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002c94:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002c98:	f0 0a 00 0a 	add	r10,r8,r10
80002c9c:	cc fa       	rjmp	80002a3a <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c9e:	34 39       	mov	r9,67
80002ca0:	fc 18 c0 00 	movh	r8,0xc000
80002ca4:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002ca6:	e0 69 00 80 	mov	r9,128
80002caa:	fc 18 c0 20 	movh	r8,0xc020
80002cae:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002cb0:	4d 28       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002cb2:	70 07       	ld.w	r7,r8[0x0]
80002cb4:	30 58       	mov	r8,5
80002cb6:	ee 08 06 46 	mulu.d	r6,r7,r8
80002cba:	e0 68 03 e8 	mov	r8,1000
80002cbe:	30 09       	mov	r9,0
80002cc0:	e0 6a 03 e7 	mov	r10,999
80002cc4:	30 0b       	mov	r11,0
80002cc6:	ec 0a 00 0a 	add	r10,r6,r10
80002cca:	ee 0b 00 4b 	adc	r11,r7,r11
80002cce:	f0 1f 00 51 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002cd2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002cd6:	f0 0a 00 0a 	add	r10,r8,r10
80002cda:	cc 3a       	rjmp	80002a60 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002cdc:	31 b9       	mov	r9,27
80002cde:	fc 18 c0 00 	movh	r8,0xc000
80002ce2:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002ce4:	30 89       	mov	r9,8
80002ce6:	fc 18 c0 20 	movh	r8,0xc020
80002cea:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002cec:	4c 38       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002cee:	70 07       	ld.w	r7,r8[0x0]
80002cf0:	32 88       	mov	r8,40
80002cf2:	ee 08 06 46 	mulu.d	r6,r7,r8
80002cf6:	e0 68 03 e8 	mov	r8,1000
80002cfa:	30 09       	mov	r9,0
80002cfc:	e0 6a 03 e7 	mov	r10,999
80002d00:	30 0b       	mov	r11,0
80002d02:	ec 0a 00 0a 	add	r10,r6,r10
80002d06:	ee 0b 00 4b 	adc	r11,r7,r11
80002d0a:	f0 1f 00 42 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d0e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d12:	f0 0a 00 0a 	add	r10,r8,r10
80002d16:	cb 8a       	rjmp	80002a86 <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d18:	31 b9       	mov	r9,27
80002d1a:	fc 18 c0 00 	movh	r8,0xc000
80002d1e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d20:	31 09       	mov	r9,16
80002d22:	fc 18 c0 20 	movh	r8,0xc020
80002d26:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002d28:	4b 48       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002d2a:	70 07       	ld.w	r7,r8[0x0]
80002d2c:	32 88       	mov	r8,40
80002d2e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002d32:	e0 68 03 e8 	mov	r8,1000
80002d36:	30 09       	mov	r9,0
80002d38:	e0 6a 03 e7 	mov	r10,999
80002d3c:	30 0b       	mov	r11,0
80002d3e:	ec 0a 00 0a 	add	r10,r6,r10
80002d42:	ee 0b 00 4b 	adc	r11,r7,r11
80002d46:	f0 1f 00 33 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d4a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d4e:	f0 0a 00 0a 	add	r10,r8,r10
80002d52:	ca da       	rjmp	80002aac <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d54:	32 69       	mov	r9,38
80002d56:	fc 18 c0 00 	movh	r8,0xc000
80002d5a:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d5c:	30 49       	mov	r9,4
80002d5e:	fc 18 c0 20 	movh	r8,0xc020
80002d62:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002d64:	4a 58       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002d66:	70 07       	ld.w	r7,r8[0x0]
80002d68:	32 88       	mov	r8,40
80002d6a:	ee 08 06 46 	mulu.d	r6,r7,r8
80002d6e:	e0 68 03 e8 	mov	r8,1000
80002d72:	30 09       	mov	r9,0
80002d74:	e0 6a 03 e7 	mov	r10,999
80002d78:	30 0b       	mov	r11,0
80002d7a:	ec 0a 00 0a 	add	r10,r6,r10
80002d7e:	ee 0b 00 4b 	adc	r11,r7,r11
80002d82:	f0 1f 00 24 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d86:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d8a:	f0 0a 00 0a 	add	r10,r8,r10
80002d8e:	ca 2a       	rjmp	80002ad2 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d90:	fc 19 c0 00 	movh	r9,0xc000
80002d94:	32 6a       	mov	r10,38
80002d96:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d98:	fc 18 c0 20 	movh	r8,0xc020
80002d9c:	32 4b       	mov	r11,36
80002d9e:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002da0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002da2:	32 c9       	mov	r9,44
80002da4:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002da6:	49 58       	lddpc	r8,80002df8 <et024006_Init+0x484>
80002da8:	70 07       	ld.w	r7,r8[0x0]
80002daa:	32 88       	mov	r8,40
80002dac:	ee 08 06 46 	mulu.d	r6,r7,r8
80002db0:	e0 68 03 e8 	mov	r8,1000
80002db4:	30 09       	mov	r9,0
80002db6:	e0 6a 03 e7 	mov	r10,999
80002dba:	30 0b       	mov	r11,0
80002dbc:	ec 0a 00 0a 	add	r10,r6,r10
80002dc0:	ee 0b 00 4b 	adc	r11,r7,r11
80002dc4:	f0 1f 00 13 	mcall	80002e10 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002dc8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002dcc:	f0 0a 00 0a 	add	r10,r8,r10
80002dd0:	c9 4a       	rjmp	80002af8 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dd2:	fc 19 c0 00 	movh	r9,0xc000
80002dd6:	32 68       	mov	r8,38
80002dd8:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dda:	fc 18 c0 20 	movh	r8,0xc020
80002dde:	33 ca       	mov	r10,60
80002de0:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002de2:	37 0a       	mov	r10,112
80002de4:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
80002de6:	90 0b       	ld.sh	r11,r8[0x0]
80002de8:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dea:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dec:	16 99       	mov	r9,r11
80002dee:	a3 b9       	sbr	r9,0x3
80002df0:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
80002df2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002df6:	00 00       	add	r0,r0
80002df8:	00 00       	add	r0,r0
80002dfa:	05 30       	ld.ub	r0,r2++
80002dfc:	80 00       	ld.sh	r0,r0[0x0]
80002dfe:	2e 18       	sub	r8,-31
80002e00:	80 00       	ld.sh	r0,r0[0x0]
80002e02:	2f b8       	sub	r8,-5
80002e04:	80 00       	ld.sh	r0,r0[0x0]
80002e06:	2f 34       	sub	r4,-13
80002e08:	80 00       	ld.sh	r0,r0[0x0]
80002e0a:	2f d0       	sub	r0,-3
80002e0c:	80 00       	ld.sh	r0,r0[0x0]
80002e0e:	2f ec       	sub	r12,-2
80002e10:	80 00       	ld.sh	r0,r0[0x0]
80002e12:	3d e0       	mov	r0,-34
80002e14:	80 00       	ld.sh	r0,r0[0x0]
80002e16:	29 04       	sub	r4,-112

80002e18 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
80002e18:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002e1c:	ee 78 42 3f 	mov	r8,999999
80002e20:	f8 08 00 09 	add	r9,r12,r8
80002e24:	e0 68 de 83 	mov	r8,56963
80002e28:	ea 18 43 1b 	orh	r8,0x431b
80002e2c:	f2 08 06 48 	mulu.d	r8,r9,r8
80002e30:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80002e34:	f0 08 00 25 	add	r5,r8,r8<<0x2
80002e38:	a3 65       	lsl	r5,0x2
80002e3a:	ea c5 fc 19 	sub	r5,r5,-999
80002e3e:	e0 69 4d d3 	mov	r9,19923
80002e42:	ea 19 10 62 	orh	r9,0x1062
80002e46:	ea 09 06 44 	mulu.d	r4,r5,r9
80002e4a:	a7 85       	lsr	r5,0x6
80002e4c:	f0 0a 15 04 	lsl	r10,r8,0x4
80002e50:	f4 08 01 07 	sub	r7,r10,r8
80002e54:	a1 77       	lsl	r7,0x1
80002e56:	ee c7 fc 19 	sub	r7,r7,-999
80002e5a:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e5e:	0e 94       	mov	r4,r7
80002e60:	a7 84       	lsr	r4,0x6
80002e62:	f4 08 01 07 	sub	r7,r10,r8
80002e66:	a3 67       	lsl	r7,0x2
80002e68:	ee c7 fc 19 	sub	r7,r7,-999
80002e6c:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e70:	a7 87       	lsr	r7,0x6
80002e72:	f0 03 10 5a 	mul	r3,r8,90
80002e76:	e6 c3 fc 19 	sub	r3,r3,-999
80002e7a:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e7e:	e6 0c 16 06 	lsr	r12,r3,0x6
80002e82:	e0 63 00 d2 	mov	r3,210
80002e86:	f0 03 02 43 	mul	r3,r8,r3
80002e8a:	e6 c3 fc 19 	sub	r3,r3,-999
80002e8e:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e92:	e6 06 16 06 	lsr	r6,r3,0x6
80002e96:	f4 08 01 0b 	sub	r11,r10,r8
80002e9a:	a5 6b       	lsl	r11,0x4
80002e9c:	f6 cb fc 19 	sub	r11,r11,-999
80002ea0:	f6 09 06 4a 	mulu.d	r10,r11,r9
80002ea4:	f6 0e 16 06 	lsr	lr,r11,0x6
80002ea8:	f0 03 10 64 	mul	r3,r8,100
80002eac:	e6 c3 fc 19 	sub	r3,r3,-999
80002eb0:	e6 09 06 42 	mulu.d	r2,r3,r9
80002eb4:	a7 83       	lsr	r3,0x6
80002eb6:	e0 6a 01 0e 	mov	r10,270
80002eba:	b5 38       	mul	r8,r10
80002ebc:	f0 c8 fc 19 	sub	r8,r8,-999
80002ec0:	f0 09 06 48 	mulu.d	r8,r8,r9
80002ec4:	a7 89       	lsr	r9,0x6
80002ec6:	ec 04 00 0a 	add	r10,r6,r4
80002eca:	1c 3a       	cp.w	r10,lr
80002ecc:	f4 0e 17 20 	movhs	lr,r10
80002ed0:	ee 05 00 0b 	add	r11,r7,r5
80002ed4:	18 3b       	cp.w	r11,r12
80002ed6:	f6 0c 17 20 	movhs	r12,r11
80002eda:	06 3b       	cp.w	r11,r3
80002edc:	e6 0b 17 30 	movlo	r11,r3
80002ee0:	12 3a       	cp.w	r10,r9
80002ee2:	f4 09 17 20 	movhs	r9,r10
80002ee6:	eb e4 11 05 	or	r5,r5,r4<<0x10
80002eea:	fe 6a 1c 00 	mov	r10,-123904
80002eee:	95 05       	st.w	r10[0x0],r5
80002ef0:	ef e6 11 07 	or	r7,r7,r6<<0x10
80002ef4:	ef ec 10 87 	or	r7,r7,r12<<0x8
80002ef8:	ef ee 11 87 	or	r7,r7,lr<<0x18
80002efc:	95 17       	st.w	r10[0x4],r7
80002efe:	1c 39       	cp.w	r9,lr
80002f00:	f2 0e 17 20 	movhs	lr,r9
80002f04:	18 3b       	cp.w	r11,r12
80002f06:	f8 0b 17 30 	movlo	r11,r12
80002f0a:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80002f0e:	95 2b       	st.w	r10[0x8],r11
80002f10:	e0 68 10 03 	mov	r8,4099
80002f14:	95 38       	st.w	r10[0xc],r8
80002f16:	30 19       	mov	r9,1
80002f18:	48 48       	lddpc	r8,80002f28 <smc_init+0x110>
80002f1a:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80002f1c:	31 4b       	mov	r11,20
80002f1e:	48 4c       	lddpc	r12,80002f2c <smc_init+0x114>
80002f20:	f0 1f 00 04 	mcall	80002f30 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80002f24:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002f28:	00 00       	add	r0,r0
80002f2a:	05 38       	ld.ub	r8,r2++
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	4f 08       	lddpc	r8,800030ec <_get_interrupt_handler+0xc>
80002f30:	80 00       	ld.sh	r0,r0[0x0]
80002f32:	2f 88       	sub	r8,-8

80002f34 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f34:	f8 08 16 05 	lsr	r8,r12,0x5
80002f38:	a9 68       	lsl	r8,0x8
80002f3a:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002f3e:	58 1b       	cp.w	r11,1
80002f40:	c0 d0       	breq	80002f5a <gpio_enable_module_pin+0x26>
80002f42:	c0 63       	brcs	80002f4e <gpio_enable_module_pin+0x1a>
80002f44:	58 2b       	cp.w	r11,2
80002f46:	c1 00       	breq	80002f66 <gpio_enable_module_pin+0x32>
80002f48:	58 3b       	cp.w	r11,3
80002f4a:	c1 40       	breq	80002f72 <gpio_enable_module_pin+0x3e>
80002f4c:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f4e:	30 19       	mov	r9,1
80002f50:	f2 0c 09 49 	lsl	r9,r9,r12
80002f54:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f56:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f58:	c1 28       	rjmp	80002f7c <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f5a:	30 19       	mov	r9,1
80002f5c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f60:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f62:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f64:	c0 c8       	rjmp	80002f7c <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f66:	30 19       	mov	r9,1
80002f68:	f2 0c 09 49 	lsl	r9,r9,r12
80002f6c:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f6e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f70:	c0 68       	rjmp	80002f7c <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f72:	30 19       	mov	r9,1
80002f74:	f2 0c 09 49 	lsl	r9,r9,r12
80002f78:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f7a:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f7c:	30 19       	mov	r9,1
80002f7e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f82:	91 2c       	st.w	r8[0x8],r12
80002f84:	5e fd       	retal	0
80002f86:	d7 03       	nop

80002f88 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002f88:	d4 21       	pushm	r4-r7,lr
80002f8a:	18 97       	mov	r7,r12
80002f8c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002f8e:	58 0b       	cp.w	r11,0
80002f90:	c0 31       	brne	80002f96 <gpio_enable_module+0xe>
80002f92:	30 05       	mov	r5,0
80002f94:	c0 d8       	rjmp	80002fae <gpio_enable_module+0x26>
80002f96:	30 06       	mov	r6,0
80002f98:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002f9a:	6e 1b       	ld.w	r11,r7[0x4]
80002f9c:	6e 0c       	ld.w	r12,r7[0x0]
80002f9e:	f0 1f 00 06 	mcall	80002fb4 <gpio_enable_module+0x2c>
80002fa2:	18 45       	or	r5,r12
		gpiomap++;
80002fa4:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002fa6:	2f f6       	sub	r6,-1
80002fa8:	0c 34       	cp.w	r4,r6
80002faa:	fe 9b ff f8 	brhi	80002f9a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002fae:	0a 9c       	mov	r12,r5
80002fb0:	d8 22       	popm	r4-r7,pc
80002fb2:	00 00       	add	r0,r0
80002fb4:	80 00       	ld.sh	r0,r0[0x0]
80002fb6:	2f 34       	sub	r4,-13

80002fb8 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fb8:	f8 08 16 05 	lsr	r8,r12,0x5
80002fbc:	a9 68       	lsl	r8,0x8
80002fbe:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80002fc2:	30 19       	mov	r9,1
80002fc4:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fc8:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fcc:	91 1c       	st.w	r8[0x4],r12
}
80002fce:	5e fc       	retal	r12

80002fd0 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fd0:	f8 08 16 05 	lsr	r8,r12,0x5
80002fd4:	a9 68       	lsl	r8,0x8
80002fd6:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002fda:	30 19       	mov	r9,1
80002fdc:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fe0:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002fe4:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fe8:	91 1c       	st.w	r8[0x4],r12
}
80002fea:	5e fc       	retal	r12

80002fec <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fec:	f8 08 16 05 	lsr	r8,r12,0x5
80002ff0:	a9 68       	lsl	r8,0x8
80002ff2:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002ff6:	30 19       	mov	r9,1
80002ff8:	f2 0c 09 4c 	lsl	r12,r9,r12
80002ffc:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003000:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003004:	91 1c       	st.w	r8[0x4],r12
}
80003006:	5e fc       	retal	r12

80003008 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003008:	c0 08       	rjmp	80003008 <_unhandled_interrupt>
8000300a:	d7 03       	nop

8000300c <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
8000300c:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80003010:	49 99       	lddpc	r9,80003074 <INTC_register_interrupt+0x68>
80003012:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003016:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000301a:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
8000301c:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80003020:	58 0a       	cp.w	r10,0
80003022:	c0 91       	brne	80003034 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003024:	49 59       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
80003026:	49 6a       	lddpc	r10,8000307c <INTC_register_interrupt+0x70>
80003028:	12 1a       	sub	r10,r9
8000302a:	fe 79 08 00 	mov	r9,-63488
8000302e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003032:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003034:	58 1a       	cp.w	r10,1
80003036:	c0 a1       	brne	8000304a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003038:	49 09       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
8000303a:	49 2a       	lddpc	r10,80003080 <INTC_register_interrupt+0x74>
8000303c:	12 1a       	sub	r10,r9
8000303e:	bf aa       	sbr	r10,0x1e
80003040:	fe 79 08 00 	mov	r9,-63488
80003044:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003048:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000304a:	58 2a       	cp.w	r10,2
8000304c:	c0 a1       	brne	80003060 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000304e:	48 b9       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
80003050:	48 da       	lddpc	r10,80003084 <INTC_register_interrupt+0x78>
80003052:	12 1a       	sub	r10,r9
80003054:	bf ba       	sbr	r10,0x1f
80003056:	fe 79 08 00 	mov	r9,-63488
8000305a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000305e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80003060:	48 69       	lddpc	r9,80003078 <INTC_register_interrupt+0x6c>
80003062:	48 aa       	lddpc	r10,80003088 <INTC_register_interrupt+0x7c>
80003064:	12 1a       	sub	r10,r9
80003066:	ea 1a c0 00 	orh	r10,0xc000
8000306a:	fe 79 08 00 	mov	r9,-63488
8000306e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003072:	5e fc       	retal	r12
80003074:	80 00       	ld.sh	r0,r0[0x0]
80003076:	4f a8       	lddpc	r8,8000325c <pwm_init>
80003078:	80 00       	ld.sh	r0,r0[0x0]
8000307a:	4a 00       	lddpc	r0,800030f8 <_get_interrupt_handler+0x18>
8000307c:	80 00       	ld.sh	r0,r0[0x0]
8000307e:	4b 04       	lddpc	r4,8000313c <pm_enable_osc0_crystal+0x18>
80003080:	80 00       	ld.sh	r0,r0[0x0]
80003082:	4b 12       	lddpc	r2,80003144 <pm_enable_osc0_crystal+0x20>
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	4b 20       	lddpc	r0,8000314c <pm_enable_osc0_crystal+0x28>
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	4b 2e       	lddpc	lr,80003150 <pm_enable_osc0_crystal+0x2c>

8000308c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000308c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000308e:	49 18       	lddpc	r8,800030d0 <INTC_init_interrupts+0x44>
80003090:	e3 b8 00 01 	mtsr	0x4,r8
80003094:	49 0e       	lddpc	lr,800030d4 <INTC_init_interrupts+0x48>
80003096:	30 07       	mov	r7,0
80003098:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000309a:	49 0c       	lddpc	r12,800030d8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000309c:	49 05       	lddpc	r5,800030dc <INTC_init_interrupts+0x50>
8000309e:	10 15       	sub	r5,r8
800030a0:	fe 76 08 00 	mov	r6,-63488
800030a4:	c1 08       	rjmp	800030c4 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800030a6:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800030a8:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030aa:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800030ac:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800030b0:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030b2:	10 3a       	cp.w	r10,r8
800030b4:	fe 9b ff fc 	brhi	800030ac <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800030b8:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800030bc:	2f f7       	sub	r7,-1
800030be:	2f 8e       	sub	lr,-8
800030c0:	59 47       	cp.w	r7,20
800030c2:	c0 50       	breq	800030cc <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030c4:	7c 08       	ld.w	r8,lr[0x0]
800030c6:	58 08       	cp.w	r8,0
800030c8:	ce f1       	brne	800030a6 <INTC_init_interrupts+0x1a>
800030ca:	cf 7b       	rjmp	800030b8 <INTC_init_interrupts+0x2c>
800030cc:	d8 22       	popm	r4-r7,pc
800030ce:	00 00       	add	r0,r0
800030d0:	80 00       	ld.sh	r0,r0[0x0]
800030d2:	4a 00       	lddpc	r0,80003150 <pm_enable_osc0_crystal+0x2c>
800030d4:	80 00       	ld.sh	r0,r0[0x0]
800030d6:	4f a8       	lddpc	r8,800032bc <_stext+0x18>
800030d8:	80 00       	ld.sh	r0,r0[0x0]
800030da:	30 08       	mov	r8,0
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	4b 04       	lddpc	r4,8000319c <pm_switch_to_clock+0x4>

800030e0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800030e0:	fe 78 08 00 	mov	r8,-63488
800030e4:	e0 69 00 83 	mov	r9,131
800030e8:	f2 0c 01 0c 	sub	r12,r9,r12
800030ec:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800030f0:	f2 ca ff c0 	sub	r10,r9,-64
800030f4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800030f8:	58 08       	cp.w	r8,0
800030fa:	c0 21       	brne	800030fe <_get_interrupt_handler+0x1e>
800030fc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
800030fe:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80003102:	48 5a       	lddpc	r10,80003114 <_get_interrupt_handler+0x34>
80003104:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003108:	f0 08 11 1f 	rsub	r8,r8,31
8000310c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000310e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80003112:	5e fc       	retal	r12
80003114:	80 00       	ld.sh	r0,r0[0x0]
80003116:	4f a8       	lddpc	r8,800032fc <checkWin+0x18>

80003118 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003118:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
8000311a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
8000311e:	99 a8       	st.w	r12[0x28],r8
}
80003120:	5e fc       	retal	r12
80003122:	d7 03       	nop

80003124 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80003124:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80003126:	ec 5b bb 9f 	cp.w	r11,899999
8000312a:	e0 8b 00 04 	brhi	80003132 <pm_enable_osc0_crystal+0xe>
8000312e:	30 4b       	mov	r11,4
80003130:	c1 38       	rjmp	80003156 <pm_enable_osc0_crystal+0x32>
80003132:	e0 68 c6 bf 	mov	r8,50879
80003136:	ea 18 00 2d 	orh	r8,0x2d
8000313a:	10 3b       	cp.w	r11,r8
8000313c:	e0 8b 00 04 	brhi	80003144 <pm_enable_osc0_crystal+0x20>
80003140:	30 5b       	mov	r11,5
80003142:	c0 a8       	rjmp	80003156 <pm_enable_osc0_crystal+0x32>
80003144:	e0 68 12 00 	mov	r8,4608
80003148:	ea 18 00 7a 	orh	r8,0x7a
8000314c:	10 3b       	cp.w	r11,r8
8000314e:	f9 bb 03 06 	movlo	r11,6
80003152:	f9 bb 02 07 	movhs	r11,7
80003156:	f0 1f 00 02 	mcall	8000315c <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
8000315a:	d8 02       	popm	pc
8000315c:	80 00       	ld.sh	r0,r0[0x0]
8000315e:	31 18       	mov	r8,17

80003160 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003160:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80003162:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80003166:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003168:	78 08       	ld.w	r8,r12[0x0]
8000316a:	a3 a8       	sbr	r8,0x2
8000316c:	99 08       	st.w	r12[0x0],r8
}
8000316e:	5e fc       	retal	r12

80003170 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80003170:	79 58       	ld.w	r8,r12[0x54]
80003172:	e2 18 00 80 	andl	r8,0x80,COH
80003176:	cf d0       	breq	80003170 <pm_wait_for_clk0_ready>
}
80003178:	5e fc       	retal	r12
8000317a:	d7 03       	nop

8000317c <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
8000317c:	eb cd 40 80 	pushm	r7,lr
80003180:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80003182:	f0 1f 00 04 	mcall	80003190 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80003186:	0e 9c       	mov	r12,r7
80003188:	f0 1f 00 03 	mcall	80003194 <pm_enable_clk0+0x18>
}
8000318c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	31 60       	mov	r0,22
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	31 70       	mov	r0,23

80003198 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003198:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000319a:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000319e:	99 08       	st.w	r12[0x0],r8
}
800031a0:	5e fc       	retal	r12
800031a2:	d7 03       	nop

800031a4 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
800031a4:	eb cd 40 c0 	pushm	r6-r7,lr
800031a8:	18 97       	mov	r7,r12
800031aa:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
800031ac:	f0 1f 00 06 	mcall	800031c4 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
800031b0:	0c 9b       	mov	r11,r6
800031b2:	0e 9c       	mov	r12,r7
800031b4:	f0 1f 00 05 	mcall	800031c8 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
800031b8:	30 1b       	mov	r11,1
800031ba:	0e 9c       	mov	r12,r7
800031bc:	f0 1f 00 04 	mcall	800031cc <pm_switch_to_osc0+0x28>
}
800031c0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800031c4:	80 00       	ld.sh	r0,r0[0x0]
800031c6:	31 24       	mov	r4,18
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	31 7c       	mov	r12,23
800031cc:	80 00       	ld.sh	r0,r0[0x0]
800031ce:	31 98       	mov	r8,25

800031d0 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
800031d0:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
800031d2:	58 0c       	cp.w	r12,0
800031d4:	c0 40       	breq	800031dc <pcl_switch_to_osc+0xc>
800031d6:	fe 7c d8 f0 	mov	r12,-10000
800031da:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
800031dc:	fe 7c 0c 00 	mov	r12,-62464
800031e0:	f0 1f 00 02 	mcall	800031e8 <pcl_switch_to_osc+0x18>
800031e4:	d8 0a       	popm	pc,r12=0
800031e6:	00 00       	add	r0,r0
800031e8:	80 00       	ld.sh	r0,r0[0x0]
800031ea:	31 a4       	mov	r4,26

800031ec <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800031ec:	58 0b       	cp.w	r11,0
800031ee:	c1 90       	breq	80003220 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800031f0:	58 6c       	cp.w	r12,6
800031f2:	e0 8b 00 17 	brhi	80003220 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800031f6:	76 0a       	ld.w	r10,r11[0x0]
800031f8:	fe 78 30 00 	mov	r8,-53248
800031fc:	f8 c9 ff f0 	sub	r9,r12,-16
80003200:	a5 79       	lsl	r9,0x5
80003202:	f0 09 00 09 	add	r9,r8,r9
80003206:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80003208:	76 19       	ld.w	r9,r11[0x4]
8000320a:	a5 7c       	lsl	r12,0x5
8000320c:	f0 0c 00 0c 	add	r12,r8,r12
80003210:	f8 c8 fd fc 	sub	r8,r12,-516
80003214:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80003216:	76 28       	ld.w	r8,r11[0x8]
80003218:	f8 cc fd f8 	sub	r12,r12,-520
8000321c:	99 08       	st.w	r12[0x0],r8
8000321e:	5e fd       	retal	0

  return PWM_SUCCESS;
80003220:	5e ff       	retal	1

80003222 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80003222:	18 98       	mov	r8,r12
80003224:	e0 18 ff 80 	andl	r8,0xff80
80003228:	c0 20       	breq	8000322c <pwm_start_channels+0xa>
8000322a:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
8000322c:	fe 78 30 00 	mov	r8,-53248
80003230:	91 1c       	st.w	r8[0x4],r12
80003232:	5e fd       	retal	0

80003234 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
80003234:	58 6c       	cp.w	r12,6
80003236:	e0 88 00 03 	brls	8000323c <pwm_async_update_channel+0x8>
8000323a:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
8000323c:	76 0a       	ld.w	r10,r11[0x0]
8000323e:	fe 78 30 00 	mov	r8,-53248
80003242:	f8 c9 ff f0 	sub	r9,r12,-16
80003246:	a5 79       	lsl	r9,0x5
80003248:	f0 09 00 09 	add	r9,r8,r9
8000324c:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
8000324e:	76 49       	ld.w	r9,r11[0x10]
80003250:	a5 7c       	lsl	r12,0x5
80003252:	18 08       	add	r8,r12
80003254:	f0 c8 fd f0 	sub	r8,r8,-528
80003258:	91 09       	st.w	r8[0x0],r9
8000325a:	5e fd       	retal	0

8000325c <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000325c:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003260:	58 0c       	cp.w	r12,0
80003262:	c0 21       	brne	80003266 <pwm_init+0xa>
80003264:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003266:	e6 18 00 01 	andh	r8,0x1,COH
8000326a:	c0 91       	brne	8000327c <pwm_init+0x20>
8000326c:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
8000326e:	fe 78 30 00 	mov	r8,-53248
80003272:	37 f9       	mov	r9,127
80003274:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003276:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003278:	d5 03       	csrf	0x10
8000327a:	c0 68       	rjmp	80003286 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
8000327c:	fe 78 30 00 	mov	r8,-53248
80003280:	37 f9       	mov	r9,127
80003282:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003284:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80003286:	78 08       	ld.w	r8,r12[0x0]
80003288:	78 39       	ld.w	r9,r12[0xc]
8000328a:	a9 69       	lsl	r9,0x8
8000328c:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003290:	78 18       	ld.w	r8,r12[0x4]
80003292:	10 49       	or	r9,r8
80003294:	78 28       	ld.w	r8,r12[0x8]
80003296:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
8000329a:	fe 78 30 00 	mov	r8,-53248
8000329e:	91 09       	st.w	r8[0x0],r9
800032a0:	5e fd       	retal	0
800032a2:	d7 03       	nop

800032a4 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
800032a4:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
800032a8:	fe c0 e8 a8 	sub	r0,pc,-5976

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
800032ac:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
800032b0:	d5 53       	csrf	0x15
  cp      r0, r1
800032b2:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
800032b4:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
800032b8:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
800032ba:	c0 72       	brcc	800032c8 <idata_load_loop_end>
  cp      r0, r1
800032bc:	fe c2 e0 a4 	sub	r2,pc,-8028

800032c0 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800032c0:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
800032c2:	a1 24       	st.d	r0++,r4
  cp      r0, r1
800032c4:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
800032c6:	cf d3       	brcs	800032c0 <idata_load_loop>

800032c8 <idata_load_loop_end>:
  mov     r2, 0
800032c8:	e0 60 05 30 	mov	r0,1328
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
800032cc:	e0 61 0b e0 	mov	r1,3040
  cp      r0, r1
  brlo    udata_clear_loop
800032d0:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800032d2:	c0 62       	brcc	800032de <udata_clear_loop_end>
800032d4:	30 02       	mov	r2,0
800032d6:	30 03       	mov	r3,0

800032d8 <udata_clear_loop>:
800032d8:	a1 22       	st.d	r0++,r2
800032da:	02 30       	cp.w	r0,r1
800032dc:	cf e3       	brcs	800032d8 <udata_clear_loop>

800032de <udata_clear_loop_end>:
800032de:	fe cf f6 c6 	sub	pc,pc,-2362
800032e2:	d7 03       	nop

800032e4 <checkWin>:
			}
		}
	}
}

int checkWin(void){
800032e4:	eb cd 40 f8 	pushm	r3-r7,lr
800032e8:	30 0e       	mov	lr,0
800032ea:	1c 96       	mov	r6,lr
800032ec:	1c 9c       	mov	r12,lr
	//Vertical Check
	int countVer=0;
	int countHor=0;
	int winner=0;
	for(int col=0;col<7;col++){
800032ee:	4c 83       	lddpc	r3,8000340c <checkWin+0x128>
800032f0:	30 14       	mov	r4,1
		for(int row=1;row<6;row++){
			//usart_putchar(&AVR32_USART0,'0'+countVer);
			if(board[row][col]==board[row-1][col] && board[row][col]!=0){
				countVer++;
				if(countVer==3){
800032f2:	1c 95       	mov	r5,lr
800032f4:	1c 97       	mov	r7,lr
800032f6:	c2 18       	rjmp	80003338 <checkWin+0x54>
	int countHor=0;
	int winner=0;
	for(int col=0;col<7;col++){
		for(int row=1;row<6;row++){
			//usart_putchar(&AVR32_USART0,'0'+countVer);
			if(board[row][col]==board[row-1][col] && board[row][col]!=0){
800032f8:	70 0a       	ld.w	r10,r8[0x0]
800032fa:	f0 fb ff e4 	ld.w	r11,r8[-28]
800032fe:	16 3a       	cp.w	r10,r11
80003300:	c0 71       	brne	8000330e <checkWin+0x2a>
80003302:	58 0a       	cp.w	r10,0
80003304:	c0 50       	breq	8000330e <checkWin+0x2a>
				countVer++;
80003306:	2f fc       	sub	r12,-1
				if(countVer==3){
80003308:	58 3c       	cp.w	r12,3
8000330a:	c0 31       	brne	80003310 <checkWin+0x2c>
8000330c:	c0 c8       	rjmp	80003324 <checkWin+0x40>
8000330e:	0e 9c       	mov	r12,r7
				}
			}
			else{
				countVer=0;
			}
			if(row==5)
80003310:	58 59       	cp.w	r9,5
80003312:	c0 41       	brne	8000331a <checkWin+0x36>
80003314:	0c 9a       	mov	r10,r6
80003316:	0a 9c       	mov	r12,r5
80003318:	c0 68       	rjmp	80003324 <checkWin+0x40>
	//Vertical Check
	int countVer=0;
	int countHor=0;
	int winner=0;
	for(int col=0;col<7;col++){
		for(int row=1;row<6;row++){
8000331a:	2f f9       	sub	r9,-1
8000331c:	2e 48       	sub	r8,-28
8000331e:	58 69       	cp.w	r9,6
80003320:	ce c1       	brne	800032f8 <checkWin+0x14>
80003322:	0c 9a       	mov	r10,r6
int checkWin(void){
	//Vertical Check
	int countVer=0;
	int countHor=0;
	int winner=0;
	for(int col=0;col<7;col++){
80003324:	2f fe       	sub	lr,-1
80003326:	58 7e       	cp.w	lr,7
80003328:	c0 71       	brne	80003336 <checkWin+0x52>
8000332a:	30 07       	mov	r7,0
8000332c:	0e 9e       	mov	lr,r7
			}
			if(row==5)
				countVer=0;
		}
	}
	for(int row=0;row<6;row++){
8000332e:	4b 84       	lddpc	r4,8000340c <checkWin+0x128>
80003330:	30 15       	mov	r5,1
		for(int col=1;col<7;col++){
			if(board[row][col]==board[row][col-1] && board[row][col]!=0){
				countHor++;
				if(countHor==3){
80003332:	0e 96       	mov	r6,r7
80003334:	c1 d8       	rjmp	8000336e <checkWin+0x8a>
int checkWin(void){
	//Vertical Check
	int countVer=0;
	int countHor=0;
	int winner=0;
	for(int col=0;col<7;col++){
80003336:	14 96       	mov	r6,r10
80003338:	fc c8 ff f9 	sub	r8,lr,-7
8000333c:	e6 08 00 28 	add	r8,r3,r8<<0x2
80003340:	08 99       	mov	r9,r4
80003342:	cd bb       	rjmp	800032f8 <checkWin+0x14>
				countVer=0;
		}
	}
	for(int row=0;row<6;row++){
		for(int col=1;col<7;col++){
			if(board[row][col]==board[row][col-1] && board[row][col]!=0){
80003344:	70 0b       	ld.w	r11,r8[0x0]
80003346:	f0 fc ff fc 	ld.w	r12,r8[-4]
8000334a:	18 3b       	cp.w	r11,r12
8000334c:	c0 71       	brne	8000335a <checkWin+0x76>
8000334e:	58 0b       	cp.w	r11,0
80003350:	c0 50       	breq	8000335a <checkWin+0x76>
				countHor++;
80003352:	2f fe       	sub	lr,-1
				if(countHor==3){
80003354:	58 3e       	cp.w	lr,3
80003356:	c0 31       	brne	8000335c <checkWin+0x78>
80003358:	c0 78       	rjmp	80003366 <checkWin+0x82>
8000335a:	0c 9e       	mov	lr,r6
			if(row==5)
				countVer=0;
		}
	}
	for(int row=0;row<6;row++){
		for(int col=1;col<7;col++){
8000335c:	2f f9       	sub	r9,-1
8000335e:	2f c8       	sub	r8,-4
80003360:	58 79       	cp.w	r9,7
80003362:	cf 11       	brne	80003344 <checkWin+0x60>
80003364:	14 9b       	mov	r11,r10
			}
			if(row==5)
				countVer=0;
		}
	}
	for(int row=0;row<6;row++){
80003366:	2f f7       	sub	r7,-1
80003368:	58 67       	cp.w	r7,6
8000336a:	c0 a0       	breq	8000337e <checkWin+0x9a>
8000336c:	16 9a       	mov	r10,r11
8000336e:	ee 08 15 03 	lsl	r8,r7,0x3
80003372:	0e 18       	sub	r8,r7
80003374:	2f f8       	sub	r8,-1
80003376:	e8 08 00 28 	add	r8,r4,r8<<0x2
8000337a:	0a 99       	mov	r9,r5
8000337c:	ce 4b       	rjmp	80003344 <checkWin+0x60>
			}
		}
	}
}

int checkWin(void){
8000337e:	4a 45       	lddpc	r5,8000340c <checkWin+0x128>
80003380:	ea c7 ff f0 	sub	r7,r5,-16
80003384:	30 0e       	mov	lr,0
			if(col==6)
				countVer=0;
		}
	}
	
	for(int row=0;row<3;row++){
80003386:	0a 96       	mov	r6,r5
80003388:	c2 58       	rjmp	800033d2 <checkWin+0xee>
		for(int col=0;col<4;col++){
			
			
			if(board[row][col]==board[row+1][col+1] && board[row][col]!=0){
8000338a:	70 0c       	ld.w	r12,r8[0x0]
8000338c:	70 8a       	ld.w	r10,r8[0x20]
8000338e:	14 3c       	cp.w	r12,r10
80003390:	c0 91       	brne	800033a2 <checkWin+0xbe>
80003392:	58 0c       	cp.w	r12,0
80003394:	c0 70       	breq	800033a2 <checkWin+0xbe>
				if(board[row+1][col+1]==board[row+2][col+2]){
80003396:	71 0a       	ld.w	r10,r8[0x40]
80003398:	14 3c       	cp.w	r12,r10
8000339a:	c0 41       	brne	800033a2 <checkWin+0xbe>
					if(board[row+2][col+2]==board[row+3][col+3]){
8000339c:	71 8a       	ld.w	r10,r8[0x60]
8000339e:	14 3c       	cp.w	r12,r10
800033a0:	c1 40       	breq	800033c8 <checkWin+0xe4>
						break;
					}
				}
			}
			
			if(board[row][6-col]==board[row+1][6-col-1] && board[row][6-col]!=0){
800033a2:	f2 fc ff d0 	ld.w	r12,r9[-48]
800033a6:	f2 fa ff e8 	ld.w	r10,r9[-24]
800033aa:	14 3c       	cp.w	r12,r10
800033ac:	c0 91       	brne	800033be <checkWin+0xda>
800033ae:	58 0c       	cp.w	r12,0
800033b0:	c0 70       	breq	800033be <checkWin+0xda>
				if(board[row+1][6-col-1]==board[row+2][6-col-2]){
800033b2:	72 0a       	ld.w	r10,r9[0x0]
800033b4:	14 3c       	cp.w	r12,r10
800033b6:	c0 41       	brne	800033be <checkWin+0xda>
					if(board[row+2][6-col-2]==board[row+3][6-col-3]){
800033b8:	72 6a       	ld.w	r10,r9[0x18]
800033ba:	14 3c       	cp.w	r12,r10
800033bc:	c0 60       	breq	800033c8 <checkWin+0xe4>
800033be:	2f c8       	sub	r8,-4
800033c0:	20 49       	sub	r9,4
				countVer=0;
		}
	}
	
	for(int row=0;row<3;row++){
		for(int col=0;col<4;col++){
800033c2:	0e 38       	cp.w	r8,r7
800033c4:	ce 31       	brne	8000338a <checkWin+0xa6>
800033c6:	16 9c       	mov	r12,r11
			if(col==6)
				countVer=0;
		}
	}
	
	for(int row=0;row<3;row++){
800033c8:	2f fe       	sub	lr,-1
800033ca:	2e 47       	sub	r7,-28
800033cc:	58 3e       	cp.w	lr,3
800033ce:	c0 d0       	breq	800033e8 <checkWin+0x104>
800033d0:	18 9b       	mov	r11,r12
800033d2:	fc 09 15 03 	lsl	r9,lr,0x3
800033d6:	f2 0e 01 08 	sub	r8,r9,lr
800033da:	ec 08 00 28 	add	r8,r6,r8<<0x2
800033de:	1c 19       	sub	r9,lr
800033e0:	a3 69       	lsl	r9,0x2
800033e2:	2b 89       	sub	r9,-72
800033e4:	0c 09       	add	r9,r6
800033e6:	cd 2b       	rjmp	8000338a <checkWin+0xa6>
800033e8:	18 9e       	mov	lr,r12
800033ea:	48 98       	lddpc	r8,8000340c <checkWin+0x128>
			}
		}
	}
}

int checkWin(void){
800033ec:	ea cb ff e4 	sub	r11,r5,-28
800033f0:	30 09       	mov	r9,0
			
		}
	}
	int sum=0;
	for(int i=0;i<7;i++){
		sum=sum+board[0][i];
800033f2:	11 0a       	ld.w	r10,r8++
800033f4:	14 09       	add	r9,r10
			}
			
		}
	}
	int sum=0;
	for(int i=0;i<7;i++){
800033f6:	16 38       	cp.w	r8,r11
800033f8:	cf d1       	brne	800033f2 <checkWin+0x10e>
	}
	
	 //usart_write_char(&AVR32_USART0,countVer);
	 //usart_write_char(&AVR32_USART0,countHor);
	 //usart_write_char(&AVR32_USART0,winner);
	if(winner!=0)
800033fa:	58 0e       	cp.w	lr,0
800033fc:	c0 61       	brne	80003408 <checkWin+0x124>
		return winner;
	else if(sum>6 && winner==0)
800033fe:	58 69       	cp.w	r9,6
80003400:	fc 0c 17 a0 	movle	r12,lr
80003404:	f9 bc 09 04 	movgt	r12,4
		return 4;
	else 
		return 0;
}
80003408:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000340c:	00 00       	add	r0,r0
8000340e:	06 80       	andn	r0,r3

80003410 <play>:

void play(int position){
80003410:	eb cd 40 fe 	pushm	r1-r7,lr
80003414:	18 95       	mov	r5,r12
	if(turn==1){
80003416:	fe f8 04 6a 	ld.w	r8,pc[1130]
8000341a:	70 08       	ld.w	r8,r8[0x0]
8000341c:	58 18       	cp.w	r8,1
8000341e:	e0 81 01 9c 	brne	80003756 <play+0x346>
		if (position == '1'){
80003422:	e0 4c 00 31 	cp.w	r12,49
80003426:	c3 71       	brne	80003494 <play+0x84>
80003428:	fe f6 04 5c 	ld.w	r6,pc[1116]
8000342c:	ec c6 ff 74 	sub	r6,r6,-140
80003430:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][0]!=0){
80003432:	fe f4 04 52 	ld.w	r4,pc[1106]
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003436:	fe f2 04 52 	ld.w	r2,pc[1106]
8000343a:	fe 71 14 00 	mov	r1,-60416

void play(int position){
	if(turn==1){
		if (position == '1'){
			for(int i=0;i<6;i++){
				if(board[0][0]!=0){
8000343e:	68 08       	ld.w	r8,r4[0x0]
80003440:	58 08       	cp.w	r8,0
80003442:	c0 50       	breq	8000344c <play+0x3c>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003444:	04 9b       	mov	r11,r2
80003446:	02 9c       	mov	r12,r1
80003448:	f0 1f 01 11 	mcall	8000388c <play+0x47c>
8000344c:	ee 03 11 05 	rsub	r3,r7,5
				}
				if(board[5-i][0]==0){
80003450:	6c 08       	ld.w	r8,r6[0x0]
80003452:	58 08       	cp.w	r8,0
80003454:	c1 c1       	brne	8000348c <play+0x7c>
					et024006_DrawFilledCircle(55+15,195-i*30,15,RED,0xFF);
80003456:	ee 0b 10 e2 	mul	r11,r7,-30
8000345a:	f6 cb ff 3d 	sub	r11,r11,-195
8000345e:	e0 68 00 ff 	mov	r8,255
80003462:	e0 69 f8 00 	mov	r9,63488
80003466:	30 fa       	mov	r10,15
80003468:	5c 7b       	castu.h	r11
8000346a:	34 6c       	mov	r12,70
8000346c:	f0 1f 01 09 	mcall	80003890 <play+0x480>
					board[5-i][0]=1;
80003470:	e6 08 15 03 	lsl	r8,r3,0x3
80003474:	f0 03 01 03 	sub	r3,r8,r3
80003478:	30 19       	mov	r9,1
8000347a:	fe f8 04 0a 	ld.w	r8,pc[1034]
8000347e:	f0 03 09 29 	st.w	r8[r3<<0x2],r9
					turn=2;
80003482:	30 29       	mov	r9,2
80003484:	fe f8 03 fc 	ld.w	r8,pc[1020]
80003488:	91 09       	st.w	r8[0x0],r9
8000348a:	c7 98       	rjmp	8000357c <play+0x16c>
}

void play(int position){
	if(turn==1){
		if (position == '1'){
			for(int i=0;i<6;i++){
8000348c:	2f f7       	sub	r7,-1
8000348e:	21 c6       	sub	r6,28
80003490:	58 67       	cp.w	r7,6
80003492:	cd 61       	brne	8000343e <play+0x2e>
					turn=2;
					break;
				}
			}
		}
		if (position == '2'){
80003494:	e0 45 00 32 	cp.w	r5,50
80003498:	c3 71       	brne	80003506 <play+0xf6>
8000349a:	fe f6 03 ea 	ld.w	r6,pc[1002]
8000349e:	ec c6 ff 70 	sub	r6,r6,-144
800034a2:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][1]!=0){
800034a4:	fe f4 03 e0 	ld.w	r4,pc[992]
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
800034a8:	fe f2 03 e0 	ld.w	r2,pc[992]
800034ac:	fe 71 14 00 	mov	r1,-60416
				}
			}
		}
		if (position == '2'){
			for(int i=0;i<6;i++){
				if(board[0][1]!=0){
800034b0:	68 18       	ld.w	r8,r4[0x4]
800034b2:	58 08       	cp.w	r8,0
800034b4:	c0 50       	breq	800034be <play+0xae>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
800034b6:	04 9b       	mov	r11,r2
800034b8:	02 9c       	mov	r12,r1
800034ba:	f0 1f 00 f5 	mcall	8000388c <play+0x47c>
800034be:	ee 03 11 05 	rsub	r3,r7,5
				}
				if(board[5-i][1]==0){
800034c2:	6c 08       	ld.w	r8,r6[0x0]
800034c4:	58 08       	cp.w	r8,0
800034c6:	c1 c1       	brne	800034fe <play+0xee>
					et024006_DrawFilledCircle(55+15+30,195-i*30,15,RED,0xFF);
800034c8:	ee 0b 10 e2 	mul	r11,r7,-30
800034cc:	f6 cb ff 3d 	sub	r11,r11,-195
800034d0:	e0 68 00 ff 	mov	r8,255
800034d4:	e0 69 f8 00 	mov	r9,63488
800034d8:	30 fa       	mov	r10,15
800034da:	5c 7b       	castu.h	r11
800034dc:	36 4c       	mov	r12,100
800034de:	f0 1f 00 ed 	mcall	80003890 <play+0x480>
					board[5-i][1]=1;
800034e2:	e6 09 15 03 	lsl	r9,r3,0x3
800034e6:	06 19       	sub	r9,r3
800034e8:	2f f9       	sub	r9,-1
800034ea:	30 1a       	mov	r10,1
800034ec:	fe f8 03 98 	ld.w	r8,pc[920]
800034f0:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
					turn=2;
800034f4:	30 29       	mov	r9,2
800034f6:	fe f8 03 8a 	ld.w	r8,pc[906]
800034fa:	91 09       	st.w	r8[0x0],r9
800034fc:	c7 b8       	rjmp	800035f2 <play+0x1e2>
					break;
				}
			}
		}
		if (position == '2'){
			for(int i=0;i<6;i++){
800034fe:	2f f7       	sub	r7,-1
80003500:	21 c6       	sub	r6,28
80003502:	58 67       	cp.w	r7,6
80003504:	cd 61       	brne	800034b0 <play+0xa0>
					turn=2;
					break;
				}
			}
		}
		if (position == '3'){
80003506:	e0 45 00 33 	cp.w	r5,51
8000350a:	c3 91       	brne	8000357c <play+0x16c>
8000350c:	fe f6 03 78 	ld.w	r6,pc[888]
80003510:	ec c6 ff 6c 	sub	r6,r6,-148
80003514:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][2]!=0){
80003516:	fe f4 03 6e 	ld.w	r4,pc[878]
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
8000351a:	fe f2 03 6e 	ld.w	r2,pc[878]
8000351e:	fe 71 14 00 	mov	r1,-60416
				}
			}
		}
		if (position == '3'){
			for(int i=0;i<6;i++){
				if(board[0][2]!=0){
80003522:	68 28       	ld.w	r8,r4[0x8]
80003524:	58 08       	cp.w	r8,0
80003526:	c0 50       	breq	80003530 <play+0x120>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003528:	04 9b       	mov	r11,r2
8000352a:	02 9c       	mov	r12,r1
8000352c:	f0 1f 00 d8 	mcall	8000388c <play+0x47c>
80003530:	ee 03 11 05 	rsub	r3,r7,5
				}
				if(board[5-i][2]==0){
80003534:	6c 08       	ld.w	r8,r6[0x0]
80003536:	58 08       	cp.w	r8,0
80003538:	c1 e1       	brne	80003574 <play+0x164>
					et024006_DrawFilledCircle(55+15+60,195-i*30,15,RED,0xFF);
8000353a:	ee 0b 10 e2 	mul	r11,r7,-30
8000353e:	f6 cb ff 3d 	sub	r11,r11,-195
80003542:	e0 68 00 ff 	mov	r8,255
80003546:	e0 69 f8 00 	mov	r9,63488
8000354a:	30 fa       	mov	r10,15
8000354c:	5c 7b       	castu.h	r11
8000354e:	e0 6c 00 82 	mov	r12,130
80003552:	f0 1f 00 d0 	mcall	80003890 <play+0x480>
					board[5-i][2]=1;
80003556:	e6 08 15 03 	lsl	r8,r3,0x3
8000355a:	f0 03 01 03 	sub	r3,r8,r3
8000355e:	fe f8 03 26 	ld.w	r8,pc[806]
80003562:	f0 03 00 28 	add	r8,r8,r3<<0x2
80003566:	30 19       	mov	r9,1
80003568:	91 29       	st.w	r8[0x8],r9
					turn=2;
8000356a:	30 29       	mov	r9,2
8000356c:	fe f8 03 14 	ld.w	r8,pc[788]
80003570:	91 09       	st.w	r8[0x0],r9
80003572:	c7 c8       	rjmp	8000366a <play+0x25a>
					break;
				}
			}
		}
		if (position == '3'){
			for(int i=0;i<6;i++){
80003574:	2f f7       	sub	r7,-1
80003576:	21 c6       	sub	r6,28
80003578:	58 67       	cp.w	r7,6
8000357a:	cd 41       	brne	80003522 <play+0x112>
					turn=2;
					break;
				}
			}
		}
		if (position == '4'){
8000357c:	e0 45 00 34 	cp.w	r5,52
80003580:	c3 91       	brne	800035f2 <play+0x1e2>
80003582:	fe f6 03 02 	ld.w	r6,pc[770]
80003586:	ec c6 ff 68 	sub	r6,r6,-152
8000358a:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][3]!=0){
8000358c:	fe f4 02 f8 	ld.w	r4,pc[760]
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003590:	fe f2 02 f8 	ld.w	r2,pc[760]
80003594:	fe 71 14 00 	mov	r1,-60416
				}
			}
		}
		if (position == '4'){
			for(int i=0;i<6;i++){
				if(board[0][3]!=0){
80003598:	68 38       	ld.w	r8,r4[0xc]
8000359a:	58 08       	cp.w	r8,0
8000359c:	c0 50       	breq	800035a6 <play+0x196>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
8000359e:	04 9b       	mov	r11,r2
800035a0:	02 9c       	mov	r12,r1
800035a2:	f0 1f 00 bb 	mcall	8000388c <play+0x47c>
800035a6:	ee 03 11 05 	rsub	r3,r7,5
				}
				if(board[5-i][3]==0){
800035aa:	6c 08       	ld.w	r8,r6[0x0]
800035ac:	58 08       	cp.w	r8,0
800035ae:	c1 e1       	brne	800035ea <play+0x1da>
					et024006_DrawFilledCircle(55+15+90,195-i*30,15,RED,0xFF);
800035b0:	ee 0b 10 e2 	mul	r11,r7,-30
800035b4:	f6 cb ff 3d 	sub	r11,r11,-195
800035b8:	e0 68 00 ff 	mov	r8,255
800035bc:	e0 69 f8 00 	mov	r9,63488
800035c0:	30 fa       	mov	r10,15
800035c2:	5c 7b       	castu.h	r11
800035c4:	e0 6c 00 a0 	mov	r12,160
800035c8:	f0 1f 00 b2 	mcall	80003890 <play+0x480>
					board[5-i][3]=1;
800035cc:	e6 08 15 03 	lsl	r8,r3,0x3
800035d0:	f0 03 01 03 	sub	r3,r8,r3
800035d4:	fe f8 02 b0 	ld.w	r8,pc[688]
800035d8:	f0 03 00 28 	add	r8,r8,r3<<0x2
800035dc:	30 19       	mov	r9,1
800035de:	91 39       	st.w	r8[0xc],r9
					turn=2;
800035e0:	30 29       	mov	r9,2
800035e2:	fe f8 02 9e 	ld.w	r8,pc[670]
800035e6:	91 09       	st.w	r8[0x0],r9
800035e8:	c7 d8       	rjmp	800036e2 <play+0x2d2>
					break;
				}
			}
		}
		if (position == '4'){
			for(int i=0;i<6;i++){
800035ea:	2f f7       	sub	r7,-1
800035ec:	21 c6       	sub	r6,28
800035ee:	58 67       	cp.w	r7,6
800035f0:	cd 41       	brne	80003598 <play+0x188>
					turn=2;
					break;
				}
			}
		}
		if (position == '5'){
800035f2:	e0 45 00 35 	cp.w	r5,53
800035f6:	c3 a1       	brne	8000366a <play+0x25a>
800035f8:	fe f6 02 8c 	ld.w	r6,pc[652]
800035fc:	ec c6 ff 64 	sub	r6,r6,-156
80003600:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][4]!=0){
80003602:	fe f4 02 82 	ld.w	r4,pc[642]
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003606:	fe f2 02 82 	ld.w	r2,pc[642]
8000360a:	fe 71 14 00 	mov	r1,-60416
				}
			}
		}
		if (position == '5'){
			for(int i=0;i<6;i++){
				if(board[0][4]!=0){
8000360e:	68 48       	ld.w	r8,r4[0x10]
80003610:	58 08       	cp.w	r8,0
80003612:	c0 50       	breq	8000361c <play+0x20c>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003614:	04 9b       	mov	r11,r2
80003616:	02 9c       	mov	r12,r1
80003618:	f0 1f 00 9d 	mcall	8000388c <play+0x47c>
8000361c:	ee 03 11 05 	rsub	r3,r7,5
				}
				if(board[5-i][4]==0){
80003620:	6c 08       	ld.w	r8,r6[0x0]
80003622:	58 08       	cp.w	r8,0
80003624:	c1 f1       	brne	80003662 <play+0x252>
					et024006_DrawFilledCircle(55+15+120,195-i*30,15,RED,0xFF);
80003626:	ee 0b 10 e2 	mul	r11,r7,-30
8000362a:	f6 cb ff 3d 	sub	r11,r11,-195
8000362e:	e0 68 00 ff 	mov	r8,255
80003632:	e0 69 f8 00 	mov	r9,63488
80003636:	30 fa       	mov	r10,15
80003638:	5c 7b       	castu.h	r11
8000363a:	e0 6c 00 be 	mov	r12,190
8000363e:	f0 1f 00 95 	mcall	80003890 <play+0x480>
					board[5-i][4]=1;
80003642:	e6 08 15 03 	lsl	r8,r3,0x3
80003646:	f0 03 01 03 	sub	r3,r8,r3
8000364a:	fe f8 02 3a 	ld.w	r8,pc[570]
8000364e:	f0 03 00 28 	add	r8,r8,r3<<0x2
80003652:	30 19       	mov	r9,1
80003654:	91 49       	st.w	r8[0x10],r9
					turn=2;
80003656:	30 29       	mov	r9,2
80003658:	fe f8 02 28 	ld.w	r8,pc[552]
8000365c:	91 09       	st.w	r8[0x0],r9
8000365e:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
					break;
				}
			}
		}
		if (position == '5'){
			for(int i=0;i<6;i++){
80003662:	2f f7       	sub	r7,-1
80003664:	21 c6       	sub	r6,28
80003666:	58 67       	cp.w	r7,6
80003668:	cd 31       	brne	8000360e <play+0x1fe>
					turn=2;
					break;
				}
			}
		}
		if (position == '6'){
8000366a:	e0 45 00 36 	cp.w	r5,54
8000366e:	c3 a1       	brne	800036e2 <play+0x2d2>
80003670:	fe f6 02 14 	ld.w	r6,pc[532]
80003674:	ec c6 ff 60 	sub	r6,r6,-160
80003678:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][5]!=0){
8000367a:	fe f5 02 0a 	ld.w	r5,pc[522]
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
8000367e:	fe f3 02 0a 	ld.w	r3,pc[522]
80003682:	fe 72 14 00 	mov	r2,-60416
				}
			}
		}
		if (position == '6'){
			for(int i=0;i<6;i++){
				if(board[0][5]!=0){
80003686:	6a 58       	ld.w	r8,r5[0x14]
80003688:	58 08       	cp.w	r8,0
8000368a:	c0 50       	breq	80003694 <play+0x284>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
8000368c:	06 9b       	mov	r11,r3
8000368e:	04 9c       	mov	r12,r2
80003690:	f0 1f 00 7f 	mcall	8000388c <play+0x47c>
80003694:	ee 04 11 05 	rsub	r4,r7,5
				}
				if(board[5-i][5]==0){
80003698:	6c 08       	ld.w	r8,r6[0x0]
8000369a:	58 08       	cp.w	r8,0
8000369c:	c1 d1       	brne	800036d6 <play+0x2c6>
					et024006_DrawFilledCircle(55+15+150,195-i*30,15,RED,0xFF);
8000369e:	ee 0b 10 e2 	mul	r11,r7,-30
800036a2:	f6 cb ff 3d 	sub	r11,r11,-195
800036a6:	e0 68 00 ff 	mov	r8,255
800036aa:	e0 69 f8 00 	mov	r9,63488
800036ae:	30 fa       	mov	r10,15
800036b0:	5c 7b       	castu.h	r11
800036b2:	e0 6c 00 dc 	mov	r12,220
800036b6:	f0 1f 00 77 	mcall	80003890 <play+0x480>
					board[5-i][5]=1;
800036ba:	e8 08 15 03 	lsl	r8,r4,0x3
800036be:	f0 04 01 04 	sub	r4,r8,r4
800036c2:	4f 18       	lddpc	r8,80003884 <play+0x474>
800036c4:	f0 04 00 28 	add	r8,r8,r4<<0x2
800036c8:	30 19       	mov	r9,1
800036ca:	91 59       	st.w	r8[0x14],r9
					turn=2;
800036cc:	30 29       	mov	r9,2
800036ce:	4e d8       	lddpc	r8,80003880 <play+0x470>
800036d0:	91 09       	st.w	r8[0x0],r9
800036d2:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
					break;
				}
			}
		}
		if (position == '6'){
			for(int i=0;i<6;i++){
800036d6:	2f f7       	sub	r7,-1
800036d8:	21 c6       	sub	r6,28
800036da:	58 67       	cp.w	r7,6
800036dc:	cd 51       	brne	80003686 <play+0x276>
800036de:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
					turn=2;
					break;
				}
			}
		}
		if (position == '7'){
800036e2:	e0 45 00 37 	cp.w	r5,55
800036e6:	e0 81 00 ca 	brne	8000387a <play+0x46a>
800036ea:	4e 76       	lddpc	r6,80003884 <play+0x474>
800036ec:	ec c6 ff 5c 	sub	r6,r6,-164
800036f0:	30 07       	mov	r7,0
			for(int i=0;i<6;i++){
				if(board[0][6]!=0){
800036f2:	4e 55       	lddpc	r5,80003884 <play+0x474>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
800036f4:	4e 53       	lddpc	r3,80003888 <play+0x478>
800036f6:	fe 72 14 00 	mov	r2,-60416
				}
			}
		}
		if (position == '7'){
			for(int i=0;i<6;i++){
				if(board[0][6]!=0){
800036fa:	6a 68       	ld.w	r8,r5[0x18]
800036fc:	58 08       	cp.w	r8,0
800036fe:	c0 50       	breq	80003708 <play+0x2f8>
					usart_write_line(&AVR32_USART0, "This column is full(Enter another one) \r\n");
80003700:	06 9b       	mov	r11,r3
80003702:	04 9c       	mov	r12,r2
80003704:	f0 1f 00 62 	mcall	8000388c <play+0x47c>
80003708:	ee 04 11 05 	rsub	r4,r7,5
				}
				if(board[5-i][6]==0){
8000370c:	6c 08       	ld.w	r8,r6[0x0]
8000370e:	58 08       	cp.w	r8,0
80003710:	c1 d1       	brne	8000374a <play+0x33a>
					et024006_DrawFilledCircle(55+15+180,195-i*30,15,RED,0xFF);
80003712:	ee 0b 10 e2 	mul	r11,r7,-30
80003716:	f6 cb ff 3d 	sub	r11,r11,-195
8000371a:	e0 68 00 ff 	mov	r8,255
8000371e:	e0 69 f8 00 	mov	r9,63488
80003722:	30 fa       	mov	r10,15
80003724:	5c 7b       	castu.h	r11
80003726:	e0 6c 00 fa 	mov	r12,250
8000372a:	f0 1f 00 5a 	mcall	80003890 <play+0x480>
					board[5-i][6]=1;
8000372e:	e8 08 15 03 	lsl	r8,r4,0x3
80003732:	f0 04 01 04 	sub	r4,r8,r4
80003736:	4d 48       	lddpc	r8,80003884 <play+0x474>
80003738:	f0 04 00 28 	add	r8,r8,r4<<0x2
8000373c:	30 19       	mov	r9,1
8000373e:	91 69       	st.w	r8[0x18],r9
					turn=2;
80003740:	30 29       	mov	r9,2
80003742:	4d 08       	lddpc	r8,80003880 <play+0x470>
80003744:	91 09       	st.w	r8[0x0],r9
					break;
80003746:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
					break;
				}
			}
		}
		if (position == '7'){
			for(int i=0;i<6;i++){
8000374a:	2f f7       	sub	r7,-1
8000374c:	21 c6       	sub	r6,28
8000374e:	58 67       	cp.w	r7,6
80003750:	cd 51       	brne	800036fa <play+0x2ea>
80003752:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
				}
			}
		}
	}
	else{
		int randomPosition=(rand()%(7));//obtain a random number from 0 to 6
80003756:	f0 1f 00 50 	mcall	80003894 <play+0x484>
8000375a:	e0 67 24 93 	mov	r7,9363
8000375e:	ea 17 92 49 	orh	r7,0x9249
80003762:	f8 07 04 46 	muls.d	r6,r12,r7
80003766:	0e 98       	mov	r8,r7
80003768:	f8 08 00 07 	add	r7,r12,r8
8000376c:	a3 47       	asr	r7,0x2
8000376e:	f8 08 14 1f 	asr	r8,r12,0x1f
80003772:	10 17       	sub	r7,r8
80003774:	ee 08 15 03 	lsl	r8,r7,0x3
80003778:	f0 07 01 07 	sub	r7,r8,r7
8000377c:	f8 07 01 07 	sub	r7,r12,r7
		int randomCorrect=0;
		for(int i=randomPosition;i<7;i++){
80003780:	58 67       	cp.w	r7,6
80003782:	e0 89 00 3e 	brgt	800037fe <play+0x3ee>
			if(board[0][randomPosition]==0){
80003786:	4c 08       	lddpc	r8,80003884 <play+0x474>
80003788:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
8000378c:	58 08       	cp.w	r8,0
8000378e:	c3 81       	brne	800037fe <play+0x3ee>
				for(int j=0;j<6;j++){
					if(board[5-j][randomPosition]==0){
80003790:	ee c9 ff dd 	sub	r9,r7,-35
80003794:	4b c8       	lddpc	r8,80003884 <play+0x474>
80003796:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000379a:	58 08       	cp.w	r8,0
8000379c:	c0 31       	brne	800037a2 <play+0x392>
8000379e:	30 56       	mov	r6,5
800037a0:	c0 c8       	rjmp	800037b8 <play+0x3a8>
800037a2:	ee c9 ff e4 	sub	r9,r7,-28
800037a6:	4b 88       	lddpc	r8,80003884 <play+0x474>
800037a8:	f0 09 00 29 	add	r9,r8,r9<<0x2
800037ac:	30 18       	mov	r8,1
800037ae:	f0 06 11 05 	rsub	r6,r8,5
800037b2:	72 0a       	ld.w	r10,r9[0x0]
800037b4:	58 0a       	cp.w	r10,0
800037b6:	c2 01       	brne	800037f6 <play+0x3e6>
						et024006_DrawFilledCircle(55+15+randomPosition*30,195-j*30,15,BLUE,0xFF);
800037b8:	f0 08 10 e2 	mul	r8,r8,-30
800037bc:	f0 cb ff 3d 	sub	r11,r8,-195
800037c0:	ee 0c 10 1e 	mul	r12,r7,30
800037c4:	2b ac       	sub	r12,-70
800037c6:	e0 68 00 ff 	mov	r8,255
800037ca:	31 f9       	mov	r9,31
800037cc:	30 fa       	mov	r10,15
800037ce:	5c 7b       	castu.h	r11
800037d0:	e2 1c ff fe 	andl	r12,0xfffe,COH
800037d4:	f0 1f 00 2f 	mcall	80003890 <play+0x480>
						board[5-j][randomPosition]=2;
800037d8:	ec 08 15 03 	lsl	r8,r6,0x3
800037dc:	f0 06 01 06 	sub	r6,r8,r6
800037e0:	ec 07 00 07 	add	r7,r6,r7
800037e4:	30 29       	mov	r9,2
800037e6:	4a 88       	lddpc	r8,80003884 <play+0x474>
800037e8:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
						randomCorrect=1;
						turn=1;
800037ec:	30 19       	mov	r9,1
800037ee:	4a 58       	lddpc	r8,80003880 <play+0x470>
800037f0:	91 09       	st.w	r8[0x0],r9
800037f2:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
	else{
		int randomPosition=(rand()%(7));//obtain a random number from 0 to 6
		int randomCorrect=0;
		for(int i=randomPosition;i<7;i++){
			if(board[0][randomPosition]==0){
				for(int j=0;j<6;j++){
800037f6:	2f f8       	sub	r8,-1
800037f8:	21 c9       	sub	r9,28
800037fa:	58 68       	cp.w	r8,6
800037fc:	cd 91       	brne	800037ae <play+0x39e>
				}
				break;
			}
		}
		if(randomCorrect==0){
			for(int i=randomPosition;i>=0;i--){
800037fe:	58 07       	cp.w	r7,0
80003800:	c3 d5       	brlt	8000387a <play+0x46a>
				if(board[0][randomPosition]==0){
80003802:	4a 18       	lddpc	r8,80003884 <play+0x474>
80003804:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80003808:	58 08       	cp.w	r8,0
8000380a:	c3 81       	brne	8000387a <play+0x46a>
					for(int j=0;j<6;j++){
						if(board[5-j][randomPosition]==0){
8000380c:	ee c9 ff dd 	sub	r9,r7,-35
80003810:	49 d8       	lddpc	r8,80003884 <play+0x474>
80003812:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80003816:	58 08       	cp.w	r8,0
80003818:	c0 31       	brne	8000381e <play+0x40e>
8000381a:	30 56       	mov	r6,5
8000381c:	c0 c8       	rjmp	80003834 <play+0x424>
8000381e:	ee c9 ff e4 	sub	r9,r7,-28
80003822:	49 98       	lddpc	r8,80003884 <play+0x474>
80003824:	f0 09 00 29 	add	r9,r8,r9<<0x2
80003828:	30 18       	mov	r8,1
8000382a:	f0 06 11 05 	rsub	r6,r8,5
8000382e:	72 0a       	ld.w	r10,r9[0x0]
80003830:	58 0a       	cp.w	r10,0
80003832:	c2 01       	brne	80003872 <play+0x462>
							et024006_DrawFilledCircle(55+15+randomPosition*30,195-j*30,15,BLUE,0xFF);
80003834:	f0 08 10 e2 	mul	r8,r8,-30
80003838:	f0 cb ff 3d 	sub	r11,r8,-195
8000383c:	ee 0c 10 1e 	mul	r12,r7,30
80003840:	2b ac       	sub	r12,-70
80003842:	e0 68 00 ff 	mov	r8,255
80003846:	31 f9       	mov	r9,31
80003848:	30 fa       	mov	r10,15
8000384a:	5c 7b       	castu.h	r11
8000384c:	e2 1c ff fe 	andl	r12,0xfffe,COH
80003850:	f0 1f 00 10 	mcall	80003890 <play+0x480>
							board[5-j][randomPosition]=2;
80003854:	ec 08 15 03 	lsl	r8,r6,0x3
80003858:	f0 06 01 06 	sub	r6,r8,r6
8000385c:	ec 07 00 07 	add	r7,r6,r7
80003860:	30 29       	mov	r9,2
80003862:	48 98       	lddpc	r8,80003884 <play+0x474>
80003864:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
							randomCorrect=1;
							turn=1;
80003868:	30 19       	mov	r9,1
8000386a:	48 68       	lddpc	r8,80003880 <play+0x470>
8000386c:	91 09       	st.w	r8[0x0],r9
							break;
8000386e:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
			}
		}
		if(randomCorrect==0){
			for(int i=randomPosition;i>=0;i--){
				if(board[0][randomPosition]==0){
					for(int j=0;j<6;j++){
80003872:	2f f8       	sub	r8,-1
80003874:	21 c9       	sub	r9,28
80003876:	58 68       	cp.w	r8,6
80003878:	cd 91       	brne	8000382a <play+0x41a>
8000387a:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
8000387e:	00 00       	add	r0,r0
80003880:	00 00       	add	r0,r0
80003882:	00 08       	add	r8,r0
80003884:	00 00       	add	r0,r0
80003886:	06 80       	andn	r0,r3
80003888:	80 00       	ld.sh	r0,r0[0x0]
8000388a:	50 64       	stdsp	sp[0x18],r4
8000388c:	80 00       	ld.sh	r0,r0[0x0]
8000388e:	22 f0       	sub	r0,47
80003890:	80 00       	ld.sh	r0,r0[0x0]
80003892:	27 ac       	sub	r12,122
80003894:	80 00       	ld.sh	r0,r0[0x0]
80003896:	40 44       	lddsp	r4,sp[0x10]

80003898 <timer1ms>:
	}
	tc_start(&AVR32_TC, 0);                    // And start the timer/counter with channel 0.
	while(true);
}
__attribute__ ((__interrupt__))	//Declaracin de que la funcin trabaja por interrupcin
void timer1ms(void){
80003898:	eb cd 40 fe 	pushm	r1-r7,lr
	//if(gpio_get_pin_interrupt_flag (GPIO_number)){//Identifciar de qu PIN fue la interrupcin
	// Aqui se ubica la rutina de atencin a interrupcin
	tc_read_sr(&AVR32_TC, 0);
8000389c:	30 0b       	mov	r11,0
8000389e:	fe 7c 38 00 	mov	r12,-51200
800038a2:	f0 1f 00 c3 	mcall	80003bac <timer1ms+0x314>
	//Limpiar la bandera correspondiente al final de la interrupcin
	//gpio_clear_pin_interrupt_flag(1);//RX
	if(step==0){
800038a6:	fe f8 03 0a 	ld.w	r8,pc[778]
800038aa:	70 08       	ld.w	r8,r8[0x0]
800038ac:	58 08       	cp.w	r8,0
800038ae:	e0 81 00 a8 	brne	800039fe <timer1ms+0x166>
		if(instruction_flag==0){
800038b2:	fe f8 03 02 	ld.w	r8,pc[770]
800038b6:	70 08       	ld.w	r8,r8[0x0]
800038b8:	58 08       	cp.w	r8,0
800038ba:	c7 51       	brne	800039a4 <timer1ms+0x10c>
			usart_write_line(&AVR32_USART0, "Please type the characters of your name\r\n");
800038bc:	fe fb 02 fc 	ld.w	r11,pc[764]
800038c0:	fe 7c 14 00 	mov	r12,-60416
800038c4:	f0 1f 00 be 	mcall	80003bbc <timer1ms+0x324>
			turn=1;
800038c8:	30 19       	mov	r9,1
800038ca:	fe f8 02 f6 	ld.w	r8,pc[758]
800038ce:	91 09       	st.w	r8[0x0],r9
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
800038d0:	30 08       	mov	r8,0
800038d2:	e0 69 00 f0 	mov	r9,240
800038d6:	e0 6a 01 40 	mov	r10,320
800038da:	10 9b       	mov	r11,r8
800038dc:	10 9c       	mov	r12,r8
800038de:	f0 1f 00 ba 	mcall	80003bc4 <timer1ms+0x32c>
800038e2:	34 62       	mov	r2,70
			for(int i=0;i<7;i++){
800038e4:	32 d1       	mov	r1,45
				for(int j=0;j<6;j++){
					et024006_DrawFilledCircle(55+15+i*30,30+15+j*30,15,WHITE,0xFF);						
800038e6:	e0 65 00 ff 	mov	r5,255
800038ea:	e0 64 ff ff 	mov	r4,65535
800038ee:	30 f3       	mov	r3,15
800038f0:	c1 08       	rjmp	80003910 <timer1ms+0x78>
800038f2:	0a 98       	mov	r8,r5
800038f4:	08 99       	mov	r9,r4
800038f6:	06 9a       	mov	r10,r3
800038f8:	0e 9b       	mov	r11,r7
800038fa:	0c 9c       	mov	r12,r6
800038fc:	f0 1f 00 b3 	mcall	80003bc8 <timer1ms+0x330>
80003900:	2e 27       	sub	r7,-30
		if(instruction_flag==0){
			usart_write_line(&AVR32_USART0, "Please type the characters of your name\r\n");
			turn=1;
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
			for(int i=0;i<7;i++){
				for(int j=0;j<6;j++){
80003902:	e0 47 00 e1 	cp.w	r7,225
80003906:	cf 61       	brne	800038f2 <timer1ms+0x5a>
80003908:	2e 22       	sub	r2,-30
	if(step==0){
		if(instruction_flag==0){
			usart_write_line(&AVR32_USART0, "Please type the characters of your name\r\n");
			turn=1;
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
			for(int i=0;i<7;i++){
8000390a:	e0 42 01 18 	cp.w	r2,280
8000390e:	c0 40       	breq	80003916 <timer1ms+0x7e>
80003910:	04 96       	mov	r6,r2
80003912:	02 97       	mov	r7,r1
80003914:	ce fb       	rjmp	800038f2 <timer1ms+0x5a>
				for(int j=0;j<6;j++){
					et024006_DrawFilledCircle(55+15+i*30,30+15+j*30,15,WHITE,0xFF);						
				}		
			}
			et024006_DrawFilledCircle(300,120,15,BLUE,0xFF);	
80003916:	e0 68 00 ff 	mov	r8,255
8000391a:	31 f9       	mov	r9,31
8000391c:	30 fa       	mov	r10,15
8000391e:	37 8b       	mov	r11,120
80003920:	e0 6c 01 2c 	mov	r12,300
80003924:	f0 1f 00 a9 	mcall	80003bc8 <timer1ms+0x330>
			et024006_DrawFilledCircle(300,120,12,BLACK,0xFF);
80003928:	e0 68 00 ff 	mov	r8,255
8000392c:	30 09       	mov	r9,0
8000392e:	30 ca       	mov	r10,12
80003930:	37 8b       	mov	r11,120
80003932:	e0 6c 01 2c 	mov	r12,300
80003936:	f0 1f 00 a5 	mcall	80003bc8 <timer1ms+0x330>
			et024006_DrawFilledCircle(300,122,7,BLUE,0xF0);
8000393a:	e0 68 00 f0 	mov	r8,240
8000393e:	31 f9       	mov	r9,31
80003940:	30 7a       	mov	r10,7
80003942:	37 ab       	mov	r11,122
80003944:	e0 6c 01 2c 	mov	r12,300
80003948:	f0 1f 00 a0 	mcall	80003bc8 <timer1ms+0x330>
			et024006_DrawFilledCircle(300,122,5,BLACK,0xF0);
8000394c:	e0 68 00 f0 	mov	r8,240
80003950:	30 09       	mov	r9,0
80003952:	30 5a       	mov	r10,5
80003954:	37 ab       	mov	r11,122
80003956:	e0 6c 01 2c 	mov	r12,300
8000395a:	f0 1f 00 9c 	mcall	80003bc8 <timer1ms+0x330>
			et024006_DrawFilledCircle(295,115,2,BLUE,0xFF);
8000395e:	e0 68 00 ff 	mov	r8,255
80003962:	31 f9       	mov	r9,31
80003964:	30 2a       	mov	r10,2
80003966:	37 3b       	mov	r11,115
80003968:	e0 6c 01 27 	mov	r12,295
8000396c:	f0 1f 00 97 	mcall	80003bc8 <timer1ms+0x330>
			et024006_DrawFilledCircle(305,115,2,BLUE,0xFF);
80003970:	e0 68 00 ff 	mov	r8,255
80003974:	31 f9       	mov	r9,31
80003976:	30 2a       	mov	r10,2
80003978:	37 3b       	mov	r11,115
8000397a:	e0 6c 01 31 	mov	r12,305
8000397e:	f0 1f 00 93 	mcall	80003bc8 <timer1ms+0x330>
			et024006_PrintString("EVK Bot", (const unsigned char *)&FONT8x8, 265,50, BLUE, -1);					
80003982:	3f f8       	mov	r8,-1
80003984:	1a d8       	st.w	--sp,r8
80003986:	31 f8       	mov	r8,31
80003988:	33 29       	mov	r9,50
8000398a:	e0 6a 01 09 	mov	r10,265
8000398e:	fe fb 02 3e 	ld.w	r11,pc[574]
80003992:	fe fc 02 3e 	ld.w	r12,pc[574]
80003996:	f0 1f 00 90 	mcall	80003bd4 <timer1ms+0x33c>
			instruction_flag=1;
8000399a:	30 19       	mov	r9,1
8000399c:	fe f8 02 18 	ld.w	r8,pc[536]
800039a0:	91 09       	st.w	r8[0x0],r9
800039a2:	2f fd       	sub	sp,-4
		}
		int data=usart_getchar(&AVR32_USART0);
800039a4:	fe 7c 14 00 	mov	r12,-60416
800039a8:	f0 1f 00 8c 	mcall	80003bd8 <timer1ms+0x340>
		if(data=='\r'){
800039ac:	58 dc       	cp.w	r12,13
800039ae:	c2 11       	brne	800039f0 <timer1ms+0x158>
			step=step++;
800039b0:	fe f8 02 00 	ld.w	r8,pc[512]
800039b4:	70 09       	ld.w	r9,r8[0x0]
800039b6:	2f f9       	sub	r9,-1
800039b8:	91 09       	st.w	r8[0x0],r9
			userNameIndex=0;
800039ba:	30 09       	mov	r9,0
800039bc:	fe f8 02 20 	ld.w	r8,pc[544]
800039c0:	91 09       	st.w	r8[0x0],r9
			et024006_PrintString(userName, (const unsigned char *)&FONT8x8, 5,50, RED, -1);
800039c2:	fe f7 02 1e 	ld.w	r7,pc[542]
800039c6:	3f f8       	mov	r8,-1
800039c8:	1a d8       	st.w	--sp,r8
800039ca:	e0 68 f8 00 	mov	r8,63488
800039ce:	33 29       	mov	r9,50
800039d0:	30 5a       	mov	r10,5
800039d2:	4f fb       	lddpc	r11,80003bcc <timer1ms+0x334>
800039d4:	0e 9c       	mov	r12,r7
800039d6:	f0 1f 00 80 	mcall	80003bd4 <timer1ms+0x33c>
	}
	tc_start(&AVR32_TC, 0);                    // And start the timer/counter with channel 0.
	while(true);
}
__attribute__ ((__interrupt__))	//Declaracin de que la funcin trabaja por interrupcin
void timer1ms(void){
800039da:	ee c9 ff f6 	sub	r9,r7,-10
800039de:	2f fd       	sub	sp,-4
		if(data=='\r'){
			step=step++;
			userNameIndex=0;
			et024006_PrintString(userName, (const unsigned char *)&FONT8x8, 5,50, RED, -1);
			for(int i=0;i<10;i++){
				userName[i]=' ';
800039e0:	32 08       	mov	r8,32
800039e2:	0e c8       	st.b	r7++,r8
		int data=usart_getchar(&AVR32_USART0);
		if(data=='\r'){
			step=step++;
			userNameIndex=0;
			et024006_PrintString(userName, (const unsigned char *)&FONT8x8, 5,50, RED, -1);
			for(int i=0;i<10;i++){
800039e4:	12 37       	cp.w	r7,r9
800039e6:	cf e1       	brne	800039e2 <timer1ms+0x14a>
				userName[i]=' ';
			}
			instruction_flag=0;
800039e8:	30 09       	mov	r9,0
800039ea:	4f 38       	lddpc	r8,80003bb4 <timer1ms+0x31c>
800039ec:	91 09       	st.w	r8[0x0],r9
800039ee:	c0 88       	rjmp	800039fe <timer1ms+0x166>
		}
		else{
			userName[userNameIndex]=data;
800039f0:	4f b8       	lddpc	r8,80003bdc <timer1ms+0x344>
800039f2:	70 09       	ld.w	r9,r8[0x0]
800039f4:	4f ba       	lddpc	r10,80003be0 <timer1ms+0x348>
800039f6:	f4 09 0b 0c 	st.b	r10[r9],r12
			userNameIndex++;
800039fa:	2f f9       	sub	r9,-1
800039fc:	91 09       	st.w	r8[0x0],r9
		}
		
	}
	if(step==1){
800039fe:	4e d8       	lddpc	r8,80003bb0 <timer1ms+0x318>
80003a00:	70 08       	ld.w	r8,r8[0x0]
80003a02:	58 18       	cp.w	r8,1
80003a04:	c4 e1       	brne	80003aa0 <timer1ms+0x208>
		if(instruction_flag==0){
80003a06:	4e c8       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003a08:	70 08       	ld.w	r8,r8[0x0]
80003a0a:	58 08       	cp.w	r8,0
80003a0c:	c0 91       	brne	80003a1e <timer1ms+0x186>
			usart_write_line(&AVR32_USART0, "Please send image\r\n");
80003a0e:	4f 6b       	lddpc	r11,80003be4 <timer1ms+0x34c>
80003a10:	fe 7c 14 00 	mov	r12,-60416
80003a14:	f0 1f 00 6a 	mcall	80003bbc <timer1ms+0x324>
			instruction_flag=1;
80003a18:	30 19       	mov	r9,1
80003a1a:	4e 78       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003a1c:	91 09       	st.w	r8[0x0],r9
		}
		int data=usart_getchar(&AVR32_USART0);
80003a1e:	fe 7c 14 00 	mov	r12,-60416
80003a22:	f0 1f 00 6e 	mcall	80003bd8 <timer1ms+0x340>
		if(data==100){
80003a26:	e0 4c 00 64 	cp.w	r12,100
80003a2a:	c3 41       	brne	80003a92 <timer1ms+0x1fa>
			step++;
80003a2c:	4e 18       	lddpc	r8,80003bb0 <timer1ms+0x318>
80003a2e:	70 09       	ld.w	r9,r8[0x0]
80003a30:	2f f9       	sub	r9,-1
80003a32:	91 09       	st.w	r8[0x0],r9
			imgIndex=0;
80003a34:	30 04       	mov	r4,0
80003a36:	4e d8       	lddpc	r8,80003be8 <timer1ms+0x350>
80003a38:	91 04       	st.w	r8[0x0],r4
			int color=0;
			for(int i=0;i<(20*3);i=i+3){
				for(int j=0;j<20;j++){
					color=img[i+j*20*3]/*B:5*/ | ((img[i+j*20*3+1])<<5)/*G:6*/ | ((img[i+j*20*3+2])<<11)/*R:5*/ ;
					et024006_DrawPixel(30+i/3,100+j,color);
80003a3a:	e0 63 55 56 	mov	r3,21846
80003a3e:	ea 13 55 55 	orh	r3,0x5555
80003a42:	4e b2       	lddpc	r2,80003bec <timer1ms+0x354>
80003a44:	36 41       	mov	r1,100
80003a46:	c1 68       	rjmp	80003a72 <timer1ms+0x1da>
80003a48:	0f 98       	ld.ub	r8,r7[0x1]
80003a4a:	0f aa       	ld.ub	r10,r7[0x2]
80003a4c:	ab 7a       	lsl	r10,0xb
80003a4e:	f5 e8 10 5a 	or	r10,r10,r8<<0x5
80003a52:	0f 88       	ld.ub	r8,r7[0x0]
80003a54:	10 4a       	or	r10,r8
80003a56:	5c 7a       	castu.h	r10
80003a58:	0c 9b       	mov	r11,r6
80003a5a:	0a 9c       	mov	r12,r5
80003a5c:	f0 1f 00 65 	mcall	80003bf0 <timer1ms+0x358>
80003a60:	2c 47       	sub	r7,-60
80003a62:	2f f6       	sub	r6,-1
		if(data==100){
			step++;
			imgIndex=0;
			int color=0;
			for(int i=0;i<(20*3);i=i+3){
				for(int j=0;j<20;j++){
80003a64:	e0 46 00 78 	cp.w	r6,120
80003a68:	cf 01       	brne	80003a48 <timer1ms+0x1b0>
		int data=usart_getchar(&AVR32_USART0);
		if(data==100){
			step++;
			imgIndex=0;
			int color=0;
			for(int i=0;i<(20*3);i=i+3){
80003a6a:	2f d4       	sub	r4,-3
80003a6c:	e0 44 00 3c 	cp.w	r4,60
80003a70:	c0 d0       	breq	80003a8a <timer1ms+0x1f2>
				for(int j=0;j<20;j++){
					color=img[i+j*20*3]/*B:5*/ | ((img[i+j*20*3+1])<<5)/*G:6*/ | ((img[i+j*20*3+2])<<11)/*R:5*/ ;
					et024006_DrawPixel(30+i/3,100+j,color);
80003a72:	e8 03 04 4a 	muls.d	r10,r4,r3
80003a76:	e8 08 14 1f 	asr	r8,r4,0x1f
80003a7a:	f6 08 01 05 	sub	r5,r11,r8
80003a7e:	2e 25       	sub	r5,-30
80003a80:	5c 75       	castu.h	r5
80003a82:	e8 02 00 07 	add	r7,r4,r2
80003a86:	02 96       	mov	r6,r1
80003a88:	ce 0b       	rjmp	80003a48 <timer1ms+0x1b0>
				}
			}
			//color=img[0]/*B:5*/ | ((img[1])<<5)/*G:6*/ | ((img[2])<<11)/*R:5*/ ;
			//et024006_DrawFilledRect(0,0,320,240,color);
			//et024006_PrintString(userName, (const unsigned char *)&FONT8x8, 5,120, RED, -1);
			instruction_flag=0;
80003a8a:	30 09       	mov	r9,0
80003a8c:	4c a8       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003a8e:	91 09       	st.w	r8[0x0],r9
80003a90:	c0 88       	rjmp	80003aa0 <timer1ms+0x208>
		}
		else{
			img[imgIndex]=data;
80003a92:	4d 68       	lddpc	r8,80003be8 <timer1ms+0x350>
80003a94:	70 09       	ld.w	r9,r8[0x0]
80003a96:	4d 6a       	lddpc	r10,80003bec <timer1ms+0x354>
80003a98:	f4 09 0b 0c 	st.b	r10[r9],r12
			imgIndex++;
80003a9c:	2f f9       	sub	r9,-1
80003a9e:	91 09       	st.w	r8[0x0],r9
		}	
	}
		
	if(step==2){
80003aa0:	4c 48       	lddpc	r8,80003bb0 <timer1ms+0x318>
80003aa2:	70 08       	ld.w	r8,r8[0x0]
80003aa4:	58 28       	cp.w	r8,2
80003aa6:	e0 81 00 7f 	brne	80003ba4 <timer1ms+0x30c>
		if(instruction_flag==0){
80003aaa:	4c 38       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003aac:	70 08       	ld.w	r8,r8[0x0]
80003aae:	58 08       	cp.w	r8,0
80003ab0:	c0 91       	brne	80003ac2 <timer1ms+0x22a>
			usart_write_line(&AVR32_USART0, "Let's play(Enter number from 1 to 7) \r\n");
80003ab2:	4d 1b       	lddpc	r11,80003bf4 <timer1ms+0x35c>
80003ab4:	fe 7c 14 00 	mov	r12,-60416
80003ab8:	f0 1f 00 41 	mcall	80003bbc <timer1ms+0x324>
			instruction_flag=1;
80003abc:	30 19       	mov	r9,1
80003abe:	4b e8       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003ac0:	91 09       	st.w	r8[0x0],r9
		}
					
		//Dibujamos el tablero
		int position;			
		if(turn==1){
80003ac2:	4c 08       	lddpc	r8,80003bc0 <timer1ms+0x328>
80003ac4:	70 08       	ld.w	r8,r8[0x0]
80003ac6:	58 18       	cp.w	r8,1
80003ac8:	c0 30       	breq	80003ace <timer1ms+0x236>
80003aca:	33 1c       	mov	r12,49
80003acc:	c0 58       	rjmp	80003ad6 <timer1ms+0x23e>
			position=usart_getchar(&AVR32_USART0);
80003ace:	fe 7c 14 00 	mov	r12,-60416
80003ad2:	f0 1f 00 42 	mcall	80003bd8 <timer1ms+0x340>
		}
		else{
			position='1';
		}
		play(position);
80003ad6:	f0 1f 00 49 	mcall	80003bf8 <timer1ms+0x360>
		//str[1]=data;
		//et024006_PrintString(str, (const unsigned char *)&FONT8x8, 10,120, RED, -1);
		//instruction_flag=0;
		//}

		int winner=checkWin();
80003ada:	f0 1f 00 49 	mcall	80003bfc <timer1ms+0x364>
		if(winner==1){
80003ade:	58 1c       	cp.w	r12,1
80003ae0:	c2 21       	brne	80003b24 <timer1ms+0x28c>
			gpio_clr_gpio_pin(LED0_GPIO);
80003ae2:	33 bc       	mov	r12,59
80003ae4:	f0 1f 00 47 	mcall	80003c00 <timer1ms+0x368>
			gpio_set_gpio_pin(LED1_GPIO);
80003ae8:	33 cc       	mov	r12,60
80003aea:	f0 1f 00 47 	mcall	80003c04 <timer1ms+0x36c>
			usart_write_line(&AVR32_USART0, "Congratulations! You beat EVK Bot ! \r\n");
80003aee:	4c 7b       	lddpc	r11,80003c08 <timer1ms+0x370>
80003af0:	fe 7c 14 00 	mov	r12,-60416
80003af4:	f0 1f 00 32 	mcall	80003bbc <timer1ms+0x324>
			step=0;	
80003af8:	30 0b       	mov	r11,0
80003afa:	4a e8       	lddpc	r8,80003bb0 <timer1ms+0x318>
80003afc:	91 0b       	st.w	r8[0x0],r11
			instruction_flag=0;
80003afe:	4a e8       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003b00:	91 0b       	st.w	r8[0x0],r11
			for(int i=0;i<6;i++){
80003b02:	4c 3c       	lddpc	r12,80003c0c <timer1ms+0x374>
80003b04:	16 9a       	mov	r10,r11
80003b06:	c0 88       	rjmp	80003b16 <timer1ms+0x27e>
				for(int j=0;j<7;j++){
					board[i][j]=0;
80003b08:	12 aa       	st.w	r9++,r10
			gpio_set_gpio_pin(LED1_GPIO);
			usart_write_line(&AVR32_USART0, "Congratulations! You beat EVK Bot ! \r\n");
			step=0;	
			instruction_flag=0;
			for(int i=0;i<6;i++){
				for(int j=0;j<7;j++){
80003b0a:	2f f8       	sub	r8,-1
80003b0c:	58 78       	cp.w	r8,7
80003b0e:	cf d1       	brne	80003b08 <timer1ms+0x270>
			gpio_clr_gpio_pin(LED0_GPIO);
			gpio_set_gpio_pin(LED1_GPIO);
			usart_write_line(&AVR32_USART0, "Congratulations! You beat EVK Bot ! \r\n");
			step=0;	
			instruction_flag=0;
			for(int i=0;i<6;i++){
80003b10:	2f fb       	sub	r11,-1
80003b12:	58 6b       	cp.w	r11,6
80003b14:	c4 80       	breq	80003ba4 <timer1ms+0x30c>
80003b16:	f6 09 15 03 	lsl	r9,r11,0x3
80003b1a:	16 19       	sub	r9,r11
80003b1c:	f8 09 00 29 	add	r9,r12,r9<<0x2
80003b20:	14 98       	mov	r8,r10
80003b22:	cf 3b       	rjmp	80003b08 <timer1ms+0x270>
					board[i][j]=0;
				}
			}
				
		}
		if(winner==2){
80003b24:	58 2c       	cp.w	r12,2
80003b26:	c2 21       	brne	80003b6a <timer1ms+0x2d2>
			gpio_clr_gpio_pin(LED1_GPIO);
80003b28:	33 cc       	mov	r12,60
80003b2a:	f0 1f 00 36 	mcall	80003c00 <timer1ms+0x368>
			gpio_set_gpio_pin(LED0_GPIO);
80003b2e:	33 bc       	mov	r12,59
80003b30:	f0 1f 00 35 	mcall	80003c04 <timer1ms+0x36c>
			usart_write_line(&AVR32_USART0, "Sorry, you lose to EVK Bot!Try next time \r\n");
80003b34:	4b 7b       	lddpc	r11,80003c10 <timer1ms+0x378>
80003b36:	fe 7c 14 00 	mov	r12,-60416
80003b3a:	f0 1f 00 21 	mcall	80003bbc <timer1ms+0x324>
			step=0;		
80003b3e:	30 0b       	mov	r11,0
80003b40:	49 c8       	lddpc	r8,80003bb0 <timer1ms+0x318>
80003b42:	91 0b       	st.w	r8[0x0],r11
			instruction_flag=0;
80003b44:	49 c8       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003b46:	91 0b       	st.w	r8[0x0],r11
			for(int i=0;i<6;i++){
80003b48:	4b 1c       	lddpc	r12,80003c0c <timer1ms+0x374>
80003b4a:	16 9a       	mov	r10,r11
80003b4c:	c0 88       	rjmp	80003b5c <timer1ms+0x2c4>
				for(int j=0;j<7;j++){
					board[i][j]=0;
80003b4e:	12 aa       	st.w	r9++,r10
			gpio_set_gpio_pin(LED0_GPIO);
			usart_write_line(&AVR32_USART0, "Sorry, you lose to EVK Bot!Try next time \r\n");
			step=0;		
			instruction_flag=0;
			for(int i=0;i<6;i++){
				for(int j=0;j<7;j++){
80003b50:	2f f8       	sub	r8,-1
80003b52:	58 78       	cp.w	r8,7
80003b54:	cf d1       	brne	80003b4e <timer1ms+0x2b6>
			gpio_clr_gpio_pin(LED1_GPIO);
			gpio_set_gpio_pin(LED0_GPIO);
			usart_write_line(&AVR32_USART0, "Sorry, you lose to EVK Bot!Try next time \r\n");
			step=0;		
			instruction_flag=0;
			for(int i=0;i<6;i++){
80003b56:	2f fb       	sub	r11,-1
80003b58:	58 6b       	cp.w	r11,6
80003b5a:	c2 50       	breq	80003ba4 <timer1ms+0x30c>
80003b5c:	f6 09 15 03 	lsl	r9,r11,0x3
80003b60:	16 19       	sub	r9,r11
80003b62:	f8 09 00 29 	add	r9,r12,r9<<0x2
80003b66:	14 98       	mov	r8,r10
80003b68:	cf 3b       	rjmp	80003b4e <timer1ms+0x2b6>
				for(int j=0;j<7;j++){
					board[i][j]=0;
				}
			}
		}
		if(winner==4){
80003b6a:	58 4c       	cp.w	r12,4
80003b6c:	c1 c1       	brne	80003ba4 <timer1ms+0x30c>
			usart_write_line(&AVR32_USART0, "Tie game! \r\n");
80003b6e:	4a ab       	lddpc	r11,80003c14 <timer1ms+0x37c>
80003b70:	fe 7c 14 00 	mov	r12,-60416
80003b74:	f0 1f 00 12 	mcall	80003bbc <timer1ms+0x324>
			step=0;
80003b78:	30 0b       	mov	r11,0
80003b7a:	48 e8       	lddpc	r8,80003bb0 <timer1ms+0x318>
80003b7c:	91 0b       	st.w	r8[0x0],r11
			instruction_flag=0;
80003b7e:	48 e8       	lddpc	r8,80003bb4 <timer1ms+0x31c>
80003b80:	91 0b       	st.w	r8[0x0],r11
			for(int i=0;i<6;i++){
80003b82:	4a 3c       	lddpc	r12,80003c0c <timer1ms+0x374>
80003b84:	16 9a       	mov	r10,r11
80003b86:	c0 88       	rjmp	80003b96 <timer1ms+0x2fe>
				for(int j=0;j<7;j++){
					board[i][j]=0;
80003b88:	12 aa       	st.w	r9++,r10
		if(winner==4){
			usart_write_line(&AVR32_USART0, "Tie game! \r\n");
			step=0;
			instruction_flag=0;
			for(int i=0;i<6;i++){
				for(int j=0;j<7;j++){
80003b8a:	2f f8       	sub	r8,-1
80003b8c:	58 78       	cp.w	r8,7
80003b8e:	cf d1       	brne	80003b88 <timer1ms+0x2f0>
		}
		if(winner==4){
			usart_write_line(&AVR32_USART0, "Tie game! \r\n");
			step=0;
			instruction_flag=0;
			for(int i=0;i<6;i++){
80003b90:	2f fb       	sub	r11,-1
80003b92:	58 6b       	cp.w	r11,6
80003b94:	c0 80       	breq	80003ba4 <timer1ms+0x30c>
80003b96:	f6 09 15 03 	lsl	r9,r11,0x3
80003b9a:	16 19       	sub	r9,r11
80003b9c:	f8 09 00 29 	add	r9,r12,r9<<0x2
80003ba0:	14 98       	mov	r8,r10
80003ba2:	cf 3b       	rjmp	80003b88 <timer1ms+0x2f0>
					board[i][j]=0;
				}
			}
		}
	}
}
80003ba4:	e3 cd 40 fe 	ldm	sp++,r1-r7,lr
80003ba8:	d6 03       	rete
80003baa:	00 00       	add	r0,r0
80003bac:	80 00       	ld.sh	r0,r0[0x0]
80003bae:	20 b6       	sub	r6,11
80003bb0:	00 00       	add	r0,r0
80003bb2:	06 34       	cp.w	r4,r3
80003bb4:	00 00       	add	r0,r0
80003bb6:	06 30       	cp.w	r0,r3
80003bb8:	80 00       	ld.sh	r0,r0[0x0]
80003bba:	50 90       	stdsp	sp[0x24],r0
80003bbc:	80 00       	ld.sh	r0,r0[0x0]
80003bbe:	22 f0       	sub	r0,47
80003bc0:	00 00       	add	r0,r0
80003bc2:	00 08       	add	r8,r0
80003bc4:	80 00       	ld.sh	r0,r0[0x0]
80003bc6:	27 50       	sub	r0,117
80003bc8:	80 00       	ld.sh	r0,r0[0x0]
80003bca:	27 ac       	sub	r12,122
80003bcc:	80 00       	ld.sh	r0,r0[0x0]
80003bce:	4c 00       	lddpc	r0,80003ccc <main+0xb4>
80003bd0:	80 00       	ld.sh	r0,r0[0x0]
80003bd2:	50 bc       	stdsp	sp[0x2c],r12
80003bd4:	80 00       	ld.sh	r0,r0[0x0]
80003bd6:	24 d4       	sub	r4,77
80003bd8:	80 00       	ld.sh	r0,r0[0x0]
80003bda:	22 c4       	sub	r4,44
80003bdc:	00 00       	add	r0,r0
80003bde:	06 2c       	rsub	r12,r3
80003be0:	00 00       	add	r0,r0
80003be2:	06 74       	tst	r4,r3
80003be4:	80 00       	ld.sh	r0,r0[0x0]
80003be6:	50 c4       	stdsp	sp[0x30],r4
80003be8:	00 00       	add	r0,r0
80003bea:	06 38       	cp.w	r8,r3
80003bec:	00 00       	add	r0,r0
80003bee:	07 28       	ld.uh	r8,r3++
80003bf0:	80 00       	ld.sh	r0,r0[0x0]
80003bf2:	24 5c       	sub	r12,69
80003bf4:	80 00       	ld.sh	r0,r0[0x0]
80003bf6:	50 d8       	stdsp	sp[0x34],r8
80003bf8:	80 00       	ld.sh	r0,r0[0x0]
80003bfa:	34 10       	mov	r0,65
80003bfc:	80 00       	ld.sh	r0,r0[0x0]
80003bfe:	32 e4       	mov	r4,46
80003c00:	80 00       	ld.sh	r0,r0[0x0]
80003c02:	2f ec       	sub	r12,-2
80003c04:	80 00       	ld.sh	r0,r0[0x0]
80003c06:	2f d0       	sub	r0,-3
80003c08:	80 00       	ld.sh	r0,r0[0x0]
80003c0a:	51 00       	stdsp	sp[0x40],r0
80003c0c:	00 00       	add	r0,r0
80003c0e:	06 80       	andn	r0,r3
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	51 28       	stdsp	sp[0x48],r8
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	51 54       	stdsp	sp[0x54],r4

80003c18 <main>:
}
void timer1ms(void);
int checkWin(void);
void play(int position);
// Main function
int main(void){
80003c18:	eb cd 40 c0 	pushm	r6-r7,lr
80003c1c:	20 4d       	sub	sp,16
	srand(time(0));//generate random seeds
80003c1e:	30 0c       	mov	r12,0
80003c20:	f0 1f 00 55 	mcall	80003d74 <main+0x15c>
80003c24:	f0 1f 00 55 	mcall	80003d78 <main+0x160>
	// Set CPU and PBA clock
	pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80003c28:	30 3a       	mov	r10,3
80003c2a:	e0 6b 1b 00 	mov	r11,6912
80003c2e:	ea 1b 00 b7 	orh	r11,0xb7
80003c32:	30 0c       	mov	r12,0
80003c34:	f0 1f 00 52 	mcall	80003d7c <main+0x164>

	gpio_enable_gpio_pin(LED0_GPIO);
80003c38:	33 bc       	mov	r12,59
80003c3a:	f0 1f 00 52 	mcall	80003d80 <main+0x168>
	gpio_enable_gpio_pin(LED1_GPIO);
80003c3e:	33 cc       	mov	r12,60
80003c40:	f0 1f 00 50 	mcall	80003d80 <main+0x168>
	gpio_enable_gpio_pin(LED2_GPIO);
80003c44:	30 5c       	mov	r12,5
80003c46:	f0 1f 00 4f 	mcall	80003d80 <main+0x168>
	gpio_enable_gpio_pin(LED3_GPIO);
80003c4a:	30 6c       	mov	r12,6
80003c4c:	f0 1f 00 4d 	mcall	80003d80 <main+0x168>

	et024006_Init( FOSC0, FOSC0 );
80003c50:	e0 6b 1b 00 	mov	r11,6912
80003c54:	ea 1b 00 b7 	orh	r11,0xb7
80003c58:	16 9c       	mov	r12,r11
80003c5a:	f0 1f 00 4b 	mcall	80003d84 <main+0x16c>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
80003c5e:	30 07       	mov	r7,0
80003c60:	50 07       	stdsp	sp[0x0],r7
80003c62:	50 17       	stdsp	sp[0x4],r7
80003c64:	50 27       	stdsp	sp[0x8],r7
80003c66:	50 37       	stdsp	sp[0xc],r7
  pwm_init(&opt);
80003c68:	1a 9c       	mov	r12,sp
80003c6a:	f0 1f 00 48 	mcall	80003d88 <main+0x170>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
80003c6e:	4c 8b       	lddpc	r11,80003d8c <main+0x174>
80003c70:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80003c72:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80003c76:	a9 b8       	sbr	r8,0x9
80003c78:	30 19       	mov	r9,1
80003c7a:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
80003c7e:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
80003c80:	30 6c       	mov	r12,6
80003c82:	f0 1f 00 44 	mcall	80003d90 <main+0x178>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80003c86:	34 0c       	mov	r12,64
80003c88:	f0 1f 00 43 	mcall	80003d94 <main+0x17c>
	et024006_Init( FOSC0, FOSC0 );

	tft_bl_init();

	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003c8c:	0e 98       	mov	r8,r7
80003c8e:	e0 69 00 f0 	mov	r9,240
80003c92:	e0 6a 01 40 	mov	r10,320
80003c96:	0e 9b       	mov	r11,r7
80003c98:	0e 9c       	mov	r12,r7
80003c9a:	f0 1f 00 40 	mcall	80003d98 <main+0x180>

	/* Lets do a nice fade in by increasing the duty cycle */
	while(pwm_channel6.cdty < pwm_channel6.cprd)
80003c9e:	4b c7       	lddpc	r7,80003d8c <main+0x174>
	{
	pwm_channel6.cdty++;
	pwm_channel6.cupd = pwm_channel6.cdty;
	//pwm_channel6.cdty--;
	pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80003ca0:	30 66       	mov	r6,6

	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );

	/* Lets do a nice fade in by increasing the duty cycle */
	while(pwm_channel6.cdty < pwm_channel6.cprd)
80003ca2:	c1 e8       	rjmp	80003cde <main+0xc6>
	{
	pwm_channel6.cdty++;
80003ca4:	2f f8       	sub	r8,-1
80003ca6:	8f 18       	st.w	r7[0x4],r8
	pwm_channel6.cupd = pwm_channel6.cdty;
80003ca8:	8f 48       	st.w	r7[0x10],r8
	//pwm_channel6.cdty--;
	pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80003caa:	0e 9b       	mov	r11,r7
80003cac:	0c 9c       	mov	r12,r6
80003cae:	f0 1f 00 3c 	mcall	80003d9c <main+0x184>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003cb2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003cb6:	e0 79 d4 c0 	mov	r9,120000
80003cba:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003cbe:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003cc2:	14 38       	cp.w	r8,r10
80003cc4:	e0 88 00 08 	brls	80003cd4 <main+0xbc>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003cc8:	12 38       	cp.w	r8,r9
80003cca:	fe 98 ff fa 	brls	80003cbe <main+0xa6>
80003cce:	12 3a       	cp.w	r10,r9
80003cd0:	c0 73       	brcs	80003cde <main+0xc6>
80003cd2:	cf 6b       	rjmp	80003cbe <main+0xa6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003cd4:	12 38       	cp.w	r8,r9
80003cd6:	e0 8b 00 04 	brhi	80003cde <main+0xc6>
80003cda:	12 3a       	cp.w	r10,r9
80003cdc:	cf 12       	brcc	80003cbe <main+0xa6>

	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );

	/* Lets do a nice fade in by increasing the duty cycle */
	while(pwm_channel6.cdty < pwm_channel6.cprd)
80003cde:	6e 18       	ld.w	r8,r7[0x4]
80003ce0:	6e 29       	ld.w	r9,r7[0x8]
80003ce2:	12 38       	cp.w	r8,r9
80003ce4:	ce 03       	brcs	80003ca4 <main+0x8c>
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};

	// Assign GPIO to USART.
	gpio_enable_module(USART_GPIO_MAP,
80003ce6:	30 2b       	mov	r11,2
80003ce8:	4a ec       	lddpc	r12,80003da0 <main+0x188>
80003cea:	f0 1f 00 2f 	mcall	80003da4 <main+0x18c>
	sizeof(USART_GPIO_MAP) / sizeof(USART_GPIO_MAP[0]));

	// Initialize USART in RS232 mode.
	usart_init_rs232(&AVR32_USART0, &USART_OPTIONS, 12000000);
80003cee:	e0 6a 1b 00 	mov	r10,6912
80003cf2:	ea 1a 00 b7 	orh	r10,0xb7
80003cf6:	4a db       	lddpc	r11,80003da8 <main+0x190>
80003cf8:	fe 7c 14 00 	mov	r12,-60416
80003cfc:	f0 1f 00 2c 	mcall	80003dac <main+0x194>
		.cpas  = 0,
		.lovrs = 0,
		.covfs = 0
	};
	//Desabilitar interrupciones
	Disable_global_interrupt();
80003d00:	d3 03       	ssrf	0x10
	//Incializacin de vectores, uno por cada grupo
	INTC_init_interrupts();
80003d02:	f0 1f 00 2c 	mcall	80003db0 <main+0x198>

	//Asignar ISR para interrupcin con IRQ con nivel
	INTC_register_interrupt(&timer1ms,448, 0);//Canal 0 IRQ=448,nivel 0 de prioridad
80003d06:	30 0a       	mov	r10,0
80003d08:	e0 6b 01 c0 	mov	r11,448
80003d0c:	4a ac       	lddpc	r12,80003db4 <main+0x19c>
80003d0e:	f0 1f 00 2b 	mcall	80003db8 <main+0x1a0>
	// Initialize the timer/counter.
	Enable_global_interrupt();
80003d12:	d5 03       	csrf	0x10

	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
80003d14:	4a ab       	lddpc	r11,80003dbc <main+0x1a4>
80003d16:	fe 7c 38 00 	mov	r12,-51200
80003d1a:	f0 1f 00 2a 	mcall	80003dc0 <main+0x1a8>
	tc_write_rc(&AVR32_TC, 0, 1500);            //Channel 0, Set RC value.
80003d1e:	e0 6a 05 dc 	mov	r10,1500
80003d22:	30 0b       	mov	r11,0
80003d24:	fe 7c 38 00 	mov	r12,-51200
80003d28:	f0 1f 00 27 	mcall	80003dc4 <main+0x1ac>
	tc_configure_interrupts(&AVR32_TC, 0, &TC_INTERRUPT);//Channel 0
80003d2c:	4a 7a       	lddpc	r10,80003dc8 <main+0x1b0>
80003d2e:	30 0b       	mov	r11,0
80003d30:	fe 7c 38 00 	mov	r12,-51200
80003d34:	f0 1f 00 26 	mcall	80003dcc <main+0x1b4>
	// Start the timer/counter.
	usart_write_line(&AVR32_USART0, "Hello, this is the AVR UC3 MCU saying hello! (press enter)\r\n");
80003d38:	4a 6b       	lddpc	r11,80003dd0 <main+0x1b8>
80003d3a:	fe 7c 14 00 	mov	r12,-60416
80003d3e:	f0 1f 00 26 	mcall	80003dd4 <main+0x1bc>
80003d42:	30 0b       	mov	r11,0
	for(int i=0;i<6;i++){
80003d44:	4a 5c       	lddpc	r12,80003dd8 <main+0x1c0>
80003d46:	16 9a       	mov	r10,r11
80003d48:	c0 88       	rjmp	80003d58 <main+0x140>
		for(int j=0;j<7;j++){
			board[i][j]=0;
80003d4a:	12 aa       	st.w	r9++,r10
	tc_write_rc(&AVR32_TC, 0, 1500);            //Channel 0, Set RC value.
	tc_configure_interrupts(&AVR32_TC, 0, &TC_INTERRUPT);//Channel 0
	// Start the timer/counter.
	usart_write_line(&AVR32_USART0, "Hello, this is the AVR UC3 MCU saying hello! (press enter)\r\n");
	for(int i=0;i<6;i++){
		for(int j=0;j<7;j++){
80003d4c:	2f f8       	sub	r8,-1
80003d4e:	58 78       	cp.w	r8,7
80003d50:	cf d1       	brne	80003d4a <main+0x132>
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
	tc_write_rc(&AVR32_TC, 0, 1500);            //Channel 0, Set RC value.
	tc_configure_interrupts(&AVR32_TC, 0, &TC_INTERRUPT);//Channel 0
	// Start the timer/counter.
	usart_write_line(&AVR32_USART0, "Hello, this is the AVR UC3 MCU saying hello! (press enter)\r\n");
	for(int i=0;i<6;i++){
80003d52:	2f fb       	sub	r11,-1
80003d54:	58 6b       	cp.w	r11,6
80003d56:	c0 80       	breq	80003d66 <main+0x14e>
80003d58:	f6 09 15 03 	lsl	r9,r11,0x3
80003d5c:	16 19       	sub	r9,r11
80003d5e:	f8 09 00 29 	add	r9,r12,r9<<0x2
80003d62:	14 98       	mov	r8,r10
80003d64:	cf 3b       	rjmp	80003d4a <main+0x132>
		for(int j=0;j<7;j++){
			board[i][j]=0;
		}
	}
	tc_start(&AVR32_TC, 0);                    // And start the timer/counter with channel 0.
80003d66:	30 0b       	mov	r11,0
80003d68:	fe 7c 38 00 	mov	r12,-51200
80003d6c:	f0 1f 00 1c 	mcall	80003ddc <main+0x1c4>
80003d70:	c0 08       	rjmp	80003d70 <main+0x158>
80003d72:	00 00       	add	r0,r0
80003d74:	80 00       	ld.sh	r0,r0[0x0]
80003d76:	41 14       	lddsp	r4,sp[0x44]
80003d78:	80 00       	ld.sh	r0,r0[0x0]
80003d7a:	40 c4       	lddsp	r4,sp[0x30]
80003d7c:	80 00       	ld.sh	r0,r0[0x0]
80003d7e:	31 d0       	mov	r0,29
80003d80:	80 00       	ld.sh	r0,r0[0x0]
80003d82:	2f b8       	sub	r8,-5
80003d84:	80 00       	ld.sh	r0,r0[0x0]
80003d86:	29 74       	sub	r4,-105
80003d88:	80 00       	ld.sh	r0,r0[0x0]
80003d8a:	32 5c       	mov	r12,37
80003d8c:	00 00       	add	r0,r0
80003d8e:	00 0c       	add	r12,r0
80003d90:	80 00       	ld.sh	r0,r0[0x0]
80003d92:	31 ec       	mov	r12,30
80003d94:	80 00       	ld.sh	r0,r0[0x0]
80003d96:	32 22       	mov	r2,34
80003d98:	80 00       	ld.sh	r0,r0[0x0]
80003d9a:	27 50       	sub	r0,117
80003d9c:	80 00       	ld.sh	r0,r0[0x0]
80003d9e:	32 34       	mov	r4,35
80003da0:	80 00       	ld.sh	r0,r0[0x0]
80003da2:	50 54       	stdsp	sp[0x14],r4
80003da4:	80 00       	ld.sh	r0,r0[0x0]
80003da6:	2f 88       	sub	r8,-8
80003da8:	80 00       	ld.sh	r0,r0[0x0]
80003daa:	51 a4       	stdsp	sp[0x68],r4
80003dac:	80 00       	ld.sh	r0,r0[0x0]
80003dae:	23 40       	sub	r0,52
80003db0:	80 00       	ld.sh	r0,r0[0x0]
80003db2:	30 8c       	mov	r12,8
80003db4:	80 00       	ld.sh	r0,r0[0x0]
80003db6:	38 98       	mov	r8,-119
80003db8:	80 00       	ld.sh	r0,r0[0x0]
80003dba:	30 0c       	mov	r12,0
80003dbc:	80 00       	ld.sh	r0,r0[0x0]
80003dbe:	50 48       	stdsp	sp[0x10],r8
80003dc0:	80 00       	ld.sh	r0,r0[0x0]
80003dc2:	20 08       	sub	r8,0
80003dc4:	80 00       	ld.sh	r0,r0[0x0]
80003dc6:	20 c8       	sub	r8,12
80003dc8:	80 00       	ld.sh	r0,r0[0x0]
80003dca:	50 50       	stdsp	sp[0x14],r0
80003dcc:	80 00       	ld.sh	r0,r0[0x0]
80003dce:	20 fc       	sub	r12,15
80003dd0:	80 00       	ld.sh	r0,r0[0x0]
80003dd2:	51 64       	stdsp	sp[0x58],r4
80003dd4:	80 00       	ld.sh	r0,r0[0x0]
80003dd6:	22 f0       	sub	r0,47
80003dd8:	00 00       	add	r0,r0
80003dda:	06 80       	andn	r0,r3
80003ddc:	80 00       	ld.sh	r0,r0[0x0]
80003dde:	20 a4       	sub	r4,10

80003de0 <__avr32_udiv64>:
80003de0:	d4 31       	pushm	r0-r7,lr
80003de2:	1a 97       	mov	r7,sp
80003de4:	20 3d       	sub	sp,12
80003de6:	10 9c       	mov	r12,r8
80003de8:	12 9e       	mov	lr,r9
80003dea:	14 93       	mov	r3,r10
80003dec:	58 09       	cp.w	r9,0
80003dee:	e0 81 00 bd 	brne	80003f68 <__avr32_udiv64+0x188>
80003df2:	16 38       	cp.w	r8,r11
80003df4:	e0 88 00 40 	brls	80003e74 <__avr32_udiv64+0x94>
80003df8:	f0 08 12 00 	clz	r8,r8
80003dfc:	c0 d0       	breq	80003e16 <__avr32_udiv64+0x36>
80003dfe:	f6 08 09 4b 	lsl	r11,r11,r8
80003e02:	f0 09 11 20 	rsub	r9,r8,32
80003e06:	f8 08 09 4c 	lsl	r12,r12,r8
80003e0a:	f4 09 0a 49 	lsr	r9,r10,r9
80003e0e:	f4 08 09 43 	lsl	r3,r10,r8
80003e12:	f3 eb 10 0b 	or	r11,r9,r11
80003e16:	f8 0e 16 10 	lsr	lr,r12,0x10
80003e1a:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80003e1e:	f6 0e 0d 00 	divu	r0,r11,lr
80003e22:	e6 0b 16 10 	lsr	r11,r3,0x10
80003e26:	00 99       	mov	r9,r0
80003e28:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003e2c:	e0 0a 02 48 	mul	r8,r0,r10
80003e30:	10 3b       	cp.w	r11,r8
80003e32:	c0 a2       	brcc	80003e46 <__avr32_udiv64+0x66>
80003e34:	20 19       	sub	r9,1
80003e36:	18 0b       	add	r11,r12
80003e38:	18 3b       	cp.w	r11,r12
80003e3a:	c0 63       	brcs	80003e46 <__avr32_udiv64+0x66>
80003e3c:	10 3b       	cp.w	r11,r8
80003e3e:	f7 b9 03 01 	sublo	r9,1
80003e42:	f7 dc e3 0b 	addcs	r11,r11,r12
80003e46:	f6 08 01 01 	sub	r1,r11,r8
80003e4a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003e4e:	e2 0e 0d 00 	divu	r0,r1,lr
80003e52:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003e56:	00 98       	mov	r8,r0
80003e58:	e0 0a 02 4a 	mul	r10,r0,r10
80003e5c:	14 33       	cp.w	r3,r10
80003e5e:	c0 82       	brcc	80003e6e <__avr32_udiv64+0x8e>
80003e60:	20 18       	sub	r8,1
80003e62:	18 03       	add	r3,r12
80003e64:	18 33       	cp.w	r3,r12
80003e66:	c0 43       	brcs	80003e6e <__avr32_udiv64+0x8e>
80003e68:	14 33       	cp.w	r3,r10
80003e6a:	f7 b8 03 01 	sublo	r8,1
80003e6e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003e72:	cd f8       	rjmp	80004030 <__avr32_udiv64+0x250>
80003e74:	58 08       	cp.w	r8,0
80003e76:	c0 51       	brne	80003e80 <__avr32_udiv64+0xa0>
80003e78:	30 19       	mov	r9,1
80003e7a:	f2 08 0d 08 	divu	r8,r9,r8
80003e7e:	10 9c       	mov	r12,r8
80003e80:	f8 06 12 00 	clz	r6,r12
80003e84:	c0 41       	brne	80003e8c <__avr32_udiv64+0xac>
80003e86:	18 1b       	sub	r11,r12
80003e88:	30 19       	mov	r9,1
80003e8a:	c4 08       	rjmp	80003f0a <__avr32_udiv64+0x12a>
80003e8c:	ec 01 11 20 	rsub	r1,r6,32
80003e90:	f4 01 0a 49 	lsr	r9,r10,r1
80003e94:	f8 06 09 4c 	lsl	r12,r12,r6
80003e98:	f6 06 09 48 	lsl	r8,r11,r6
80003e9c:	f6 01 0a 41 	lsr	r1,r11,r1
80003ea0:	f3 e8 10 08 	or	r8,r9,r8
80003ea4:	f8 03 16 10 	lsr	r3,r12,0x10
80003ea8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80003eac:	e2 03 0d 00 	divu	r0,r1,r3
80003eb0:	f0 0b 16 10 	lsr	r11,r8,0x10
80003eb4:	00 9e       	mov	lr,r0
80003eb6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003eba:	e0 05 02 49 	mul	r9,r0,r5
80003ebe:	12 3b       	cp.w	r11,r9
80003ec0:	c0 a2       	brcc	80003ed4 <__avr32_udiv64+0xf4>
80003ec2:	20 1e       	sub	lr,1
80003ec4:	18 0b       	add	r11,r12
80003ec6:	18 3b       	cp.w	r11,r12
80003ec8:	c0 63       	brcs	80003ed4 <__avr32_udiv64+0xf4>
80003eca:	12 3b       	cp.w	r11,r9
80003ecc:	f7 be 03 01 	sublo	lr,1
80003ed0:	f7 dc e3 0b 	addcs	r11,r11,r12
80003ed4:	12 1b       	sub	r11,r9
80003ed6:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80003eda:	f6 03 0d 02 	divu	r2,r11,r3
80003ede:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80003ee2:	04 99       	mov	r9,r2
80003ee4:	e4 05 02 4b 	mul	r11,r2,r5
80003ee8:	16 38       	cp.w	r8,r11
80003eea:	c0 a2       	brcc	80003efe <__avr32_udiv64+0x11e>
80003eec:	20 19       	sub	r9,1
80003eee:	18 08       	add	r8,r12
80003ef0:	18 38       	cp.w	r8,r12
80003ef2:	c0 63       	brcs	80003efe <__avr32_udiv64+0x11e>
80003ef4:	16 38       	cp.w	r8,r11
80003ef6:	f7 b9 03 01 	sublo	r9,1
80003efa:	f1 dc e3 08 	addcs	r8,r8,r12
80003efe:	f4 06 09 43 	lsl	r3,r10,r6
80003f02:	f0 0b 01 0b 	sub	r11,r8,r11
80003f06:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80003f0a:	f8 06 16 10 	lsr	r6,r12,0x10
80003f0e:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80003f12:	f6 06 0d 00 	divu	r0,r11,r6
80003f16:	e6 0b 16 10 	lsr	r11,r3,0x10
80003f1a:	00 9a       	mov	r10,r0
80003f1c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003f20:	e0 0e 02 48 	mul	r8,r0,lr
80003f24:	10 3b       	cp.w	r11,r8
80003f26:	c0 a2       	brcc	80003f3a <__avr32_udiv64+0x15a>
80003f28:	20 1a       	sub	r10,1
80003f2a:	18 0b       	add	r11,r12
80003f2c:	18 3b       	cp.w	r11,r12
80003f2e:	c0 63       	brcs	80003f3a <__avr32_udiv64+0x15a>
80003f30:	10 3b       	cp.w	r11,r8
80003f32:	f7 ba 03 01 	sublo	r10,1
80003f36:	f7 dc e3 0b 	addcs	r11,r11,r12
80003f3a:	f6 08 01 01 	sub	r1,r11,r8
80003f3e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003f42:	e2 06 0d 00 	divu	r0,r1,r6
80003f46:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003f4a:	00 98       	mov	r8,r0
80003f4c:	e0 0e 02 4b 	mul	r11,r0,lr
80003f50:	16 33       	cp.w	r3,r11
80003f52:	c0 82       	brcc	80003f62 <__avr32_udiv64+0x182>
80003f54:	20 18       	sub	r8,1
80003f56:	18 03       	add	r3,r12
80003f58:	18 33       	cp.w	r3,r12
80003f5a:	c0 43       	brcs	80003f62 <__avr32_udiv64+0x182>
80003f5c:	16 33       	cp.w	r3,r11
80003f5e:	f7 b8 03 01 	sublo	r8,1
80003f62:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80003f66:	c6 98       	rjmp	80004038 <__avr32_udiv64+0x258>
80003f68:	16 39       	cp.w	r9,r11
80003f6a:	e0 8b 00 65 	brhi	80004034 <__avr32_udiv64+0x254>
80003f6e:	f2 09 12 00 	clz	r9,r9
80003f72:	c0 b1       	brne	80003f88 <__avr32_udiv64+0x1a8>
80003f74:	10 3a       	cp.w	r10,r8
80003f76:	5f 2a       	srhs	r10
80003f78:	1c 3b       	cp.w	r11,lr
80003f7a:	5f b8       	srhi	r8
80003f7c:	10 4a       	or	r10,r8
80003f7e:	f2 0a 18 00 	cp.b	r10,r9
80003f82:	c5 90       	breq	80004034 <__avr32_udiv64+0x254>
80003f84:	30 18       	mov	r8,1
80003f86:	c5 98       	rjmp	80004038 <__avr32_udiv64+0x258>
80003f88:	f0 09 09 46 	lsl	r6,r8,r9
80003f8c:	f2 03 11 20 	rsub	r3,r9,32
80003f90:	fc 09 09 4e 	lsl	lr,lr,r9
80003f94:	f0 03 0a 48 	lsr	r8,r8,r3
80003f98:	f6 09 09 4c 	lsl	r12,r11,r9
80003f9c:	f4 03 0a 42 	lsr	r2,r10,r3
80003fa0:	ef 46 ff f4 	st.w	r7[-12],r6
80003fa4:	f6 03 0a 43 	lsr	r3,r11,r3
80003fa8:	18 42       	or	r2,r12
80003faa:	f1 ee 10 0c 	or	r12,r8,lr
80003fae:	f8 01 16 10 	lsr	r1,r12,0x10
80003fb2:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80003fb6:	e6 01 0d 04 	divu	r4,r3,r1
80003fba:	e4 03 16 10 	lsr	r3,r2,0x10
80003fbe:	08 9e       	mov	lr,r4
80003fc0:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80003fc4:	e8 06 02 48 	mul	r8,r4,r6
80003fc8:	10 33       	cp.w	r3,r8
80003fca:	c0 a2       	brcc	80003fde <__avr32_udiv64+0x1fe>
80003fcc:	20 1e       	sub	lr,1
80003fce:	18 03       	add	r3,r12
80003fd0:	18 33       	cp.w	r3,r12
80003fd2:	c0 63       	brcs	80003fde <__avr32_udiv64+0x1fe>
80003fd4:	10 33       	cp.w	r3,r8
80003fd6:	f7 be 03 01 	sublo	lr,1
80003fda:	e7 dc e3 03 	addcs	r3,r3,r12
80003fde:	10 13       	sub	r3,r8
80003fe0:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80003fe4:	e6 01 0d 00 	divu	r0,r3,r1
80003fe8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003fec:	00 98       	mov	r8,r0
80003fee:	e0 06 02 46 	mul	r6,r0,r6
80003ff2:	0c 3b       	cp.w	r11,r6
80003ff4:	c0 a2       	brcc	80004008 <__avr32_udiv64+0x228>
80003ff6:	20 18       	sub	r8,1
80003ff8:	18 0b       	add	r11,r12
80003ffa:	18 3b       	cp.w	r11,r12
80003ffc:	c0 63       	brcs	80004008 <__avr32_udiv64+0x228>
80003ffe:	0c 3b       	cp.w	r11,r6
80004000:	f7 dc e3 0b 	addcs	r11,r11,r12
80004004:	f7 b8 03 01 	sublo	r8,1
80004008:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000400c:	ee f4 ff f4 	ld.w	r4,r7[-12]
80004010:	0c 1b       	sub	r11,r6
80004012:	f0 04 06 42 	mulu.d	r2,r8,r4
80004016:	06 95       	mov	r5,r3
80004018:	16 35       	cp.w	r5,r11
8000401a:	e0 8b 00 0a 	brhi	8000402e <__avr32_udiv64+0x24e>
8000401e:	5f 0b       	sreq	r11
80004020:	f4 09 09 49 	lsl	r9,r10,r9
80004024:	12 32       	cp.w	r2,r9
80004026:	5f b9       	srhi	r9
80004028:	f7 e9 00 09 	and	r9,r11,r9
8000402c:	c0 60       	breq	80004038 <__avr32_udiv64+0x258>
8000402e:	20 18       	sub	r8,1
80004030:	30 09       	mov	r9,0
80004032:	c0 38       	rjmp	80004038 <__avr32_udiv64+0x258>
80004034:	30 09       	mov	r9,0
80004036:	12 98       	mov	r8,r9
80004038:	10 9a       	mov	r10,r8
8000403a:	12 93       	mov	r3,r9
8000403c:	10 92       	mov	r2,r8
8000403e:	12 9b       	mov	r11,r9
80004040:	2f dd       	sub	sp,-12
80004042:	d8 32       	popm	r0-r7,pc

80004044 <rand>:
80004044:	d4 21       	pushm	r4-r7,lr
80004046:	e0 67 01 1c 	mov	r7,284
8000404a:	6e 06       	ld.w	r6,r7[0x0]
8000404c:	6c e8       	ld.w	r8,r6[0x38]
8000404e:	58 08       	cp.w	r8,0
80004050:	c1 91       	brne	80004082 <rand+0x3e>
80004052:	31 8c       	mov	r12,24
80004054:	c8 6c       	rcall	80004160 <malloc>
80004056:	e0 69 33 0e 	mov	r9,13070
8000405a:	8d ec       	st.w	r6[0x38],r12
8000405c:	6e 08       	ld.w	r8,r7[0x0]
8000405e:	70 e8       	ld.w	r8,r8[0x38]
80004060:	b0 09       	st.h	r8[0x0],r9
80004062:	fe 79 ab cd 	mov	r9,-21555
80004066:	b0 19       	st.h	r8[0x2],r9
80004068:	e0 69 12 34 	mov	r9,4660
8000406c:	b0 29       	st.h	r8[0x4],r9
8000406e:	fe 79 e6 6d 	mov	r9,-6547
80004072:	b0 39       	st.h	r8[0x6],r9
80004074:	fe 79 de ec 	mov	r9,-8468
80004078:	b0 49       	st.h	r8[0x8],r9
8000407a:	30 59       	mov	r9,5
8000407c:	b0 59       	st.h	r8[0xa],r9
8000407e:	30 b9       	mov	r9,11
80004080:	b0 69       	st.h	r8[0xc],r9
80004082:	e0 68 01 1c 	mov	r8,284
80004086:	70 08       	ld.w	r8,r8[0x0]
80004088:	70 e8       	ld.w	r8,r8[0x38]
8000408a:	70 47       	ld.w	r7,r8[0x10]
8000408c:	70 5c       	ld.w	r12,r8[0x14]
8000408e:	e0 69 7f 2d 	mov	r9,32557
80004092:	ea 19 4c 95 	orh	r9,0x4c95
80004096:	f8 09 06 4a 	mulu.d	r10,r12,r9
8000409a:	ee 09 02 49 	mul	r9,r7,r9
8000409e:	e0 67 f4 2d 	mov	r7,62509
800040a2:	ea 17 58 51 	orh	r7,0x5851
800040a6:	30 16       	mov	r6,1
800040a8:	f8 07 03 49 	mac	r9,r12,r7
800040ac:	30 07       	mov	r7,0
800040ae:	f2 0b 00 0b 	add	r11,r9,r11
800040b2:	0c 0a       	add	r10,r6
800040b4:	f6 07 00 4b 	adc	r11,r11,r7
800040b8:	f0 eb 00 10 	st.d	r8[16],r10
800040bc:	f9 db c0 1f 	bfextu	r12,r11,0x0,0x1f
800040c0:	d8 22       	popm	r4-r7,pc
800040c2:	d7 03       	nop

800040c4 <srand>:
800040c4:	d4 21       	pushm	r4-r7,lr
800040c6:	e0 67 01 1c 	mov	r7,284
800040ca:	18 95       	mov	r5,r12
800040cc:	6e 06       	ld.w	r6,r7[0x0]
800040ce:	6c e8       	ld.w	r8,r6[0x38]
800040d0:	58 08       	cp.w	r8,0
800040d2:	c1 91       	brne	80004104 <srand+0x40>
800040d4:	31 8c       	mov	r12,24
800040d6:	c4 5c       	rcall	80004160 <malloc>
800040d8:	e0 69 33 0e 	mov	r9,13070
800040dc:	8d ec       	st.w	r6[0x38],r12
800040de:	6e 08       	ld.w	r8,r7[0x0]
800040e0:	70 e8       	ld.w	r8,r8[0x38]
800040e2:	b0 09       	st.h	r8[0x0],r9
800040e4:	fe 79 ab cd 	mov	r9,-21555
800040e8:	b0 19       	st.h	r8[0x2],r9
800040ea:	e0 69 12 34 	mov	r9,4660
800040ee:	b0 29       	st.h	r8[0x4],r9
800040f0:	fe 79 e6 6d 	mov	r9,-6547
800040f4:	b0 39       	st.h	r8[0x6],r9
800040f6:	fe 79 de ec 	mov	r9,-8468
800040fa:	b0 49       	st.h	r8[0x8],r9
800040fc:	30 59       	mov	r9,5
800040fe:	b0 59       	st.h	r8[0xa],r9
80004100:	30 b9       	mov	r9,11
80004102:	b0 69       	st.h	r8[0xc],r9
80004104:	e0 68 01 1c 	mov	r8,284
80004108:	30 09       	mov	r9,0
8000410a:	70 08       	ld.w	r8,r8[0x0]
8000410c:	70 e8       	ld.w	r8,r8[0x38]
8000410e:	91 55       	st.w	r8[0x14],r5
80004110:	91 49       	st.w	r8[0x10],r9
80004112:	d8 22       	popm	r4-r7,pc

80004114 <time>:
80004114:	d4 21       	pushm	r4-r7,lr
80004116:	20 2d       	sub	sp,8
80004118:	e0 68 01 1c 	mov	r8,284
8000411c:	18 97       	mov	r7,r12
8000411e:	30 0a       	mov	r10,0
80004120:	70 0c       	ld.w	r12,r8[0x0]
80004122:	1a 9b       	mov	r11,sp
80004124:	c0 cc       	rcall	8000413c <_gettimeofday_r>
80004126:	c0 34       	brge	8000412c <time+0x18>
80004128:	3f fc       	mov	r12,-1
8000412a:	c0 78       	rjmp	80004138 <time+0x24>
8000412c:	58 07       	cp.w	r7,0
8000412e:	fb f8 10 00 	ld.wne	r8,sp[0x0]
80004132:	ef f8 1a 00 	st.wne	r7[0x0],r8
80004136:	40 0c       	lddsp	r12,sp[0x0]
80004138:	2f ed       	sub	sp,-8
8000413a:	d8 22       	popm	r4-r7,pc

8000413c <_gettimeofday_r>:
8000413c:	d4 21       	pushm	r4-r7,lr
8000413e:	16 98       	mov	r8,r11
80004140:	18 97       	mov	r7,r12
80004142:	10 9c       	mov	r12,r8
80004144:	30 08       	mov	r8,0
80004146:	e0 66 0b d8 	mov	r6,3032
8000414a:	14 9b       	mov	r11,r10
8000414c:	8d 08       	st.w	r6[0x0],r8
8000414e:	e0 a0 02 41 	rcall	800045d0 <_gettimeofday>
80004152:	5b fc       	cp.w	r12,-1
80004154:	c0 51       	brne	8000415e <_gettimeofday_r+0x22>
80004156:	6c 08       	ld.w	r8,r6[0x0]
80004158:	58 08       	cp.w	r8,0
8000415a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000415e:	d8 22       	popm	r4-r7,pc

80004160 <malloc>:
80004160:	d4 01       	pushm	lr
80004162:	e0 68 01 1c 	mov	r8,284
80004166:	18 9b       	mov	r11,r12
80004168:	70 0c       	ld.w	r12,r8[0x0]
8000416a:	c0 3c       	rcall	80004170 <_malloc_r>
8000416c:	d8 02       	popm	pc
8000416e:	d7 03       	nop

80004170 <_malloc_r>:
80004170:	d4 31       	pushm	r0-r7,lr
80004172:	f6 c8 ff f5 	sub	r8,r11,-11
80004176:	18 95       	mov	r5,r12
80004178:	10 97       	mov	r7,r8
8000417a:	e0 17 ff f8 	andl	r7,0xfff8
8000417e:	59 68       	cp.w	r8,22
80004180:	f9 b7 08 10 	movls	r7,16
80004184:	16 37       	cp.w	r7,r11
80004186:	5f 38       	srlo	r8
80004188:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000418c:	c0 50       	breq	80004196 <_malloc_r+0x26>
8000418e:	30 c8       	mov	r8,12
80004190:	99 38       	st.w	r12[0xc],r8
80004192:	e0 8f 01 f4 	bral	8000457a <_malloc_r+0x40a>
80004196:	e0 a0 02 01 	rcall	80004598 <__malloc_lock>
8000419a:	e0 47 01 f7 	cp.w	r7,503
8000419e:	e0 8b 00 1d 	brhi	800041d8 <_malloc_r+0x68>
800041a2:	ee 03 16 03 	lsr	r3,r7,0x3
800041a6:	e0 68 01 20 	mov	r8,288
800041aa:	f0 03 00 38 	add	r8,r8,r3<<0x3
800041ae:	70 36       	ld.w	r6,r8[0xc]
800041b0:	10 36       	cp.w	r6,r8
800041b2:	c0 61       	brne	800041be <_malloc_r+0x4e>
800041b4:	ec c8 ff f8 	sub	r8,r6,-8
800041b8:	70 36       	ld.w	r6,r8[0xc]
800041ba:	10 36       	cp.w	r6,r8
800041bc:	c0 c0       	breq	800041d4 <_malloc_r+0x64>
800041be:	6c 18       	ld.w	r8,r6[0x4]
800041c0:	e0 18 ff fc 	andl	r8,0xfffc
800041c4:	6c 3a       	ld.w	r10,r6[0xc]
800041c6:	ec 08 00 09 	add	r9,r6,r8
800041ca:	0a 9c       	mov	r12,r5
800041cc:	6c 28       	ld.w	r8,r6[0x8]
800041ce:	95 28       	st.w	r10[0x8],r8
800041d0:	91 3a       	st.w	r8[0xc],r10
800041d2:	c4 78       	rjmp	80004260 <_malloc_r+0xf0>
800041d4:	2f e3       	sub	r3,-2
800041d6:	c4 d8       	rjmp	80004270 <_malloc_r+0x100>
800041d8:	ee 03 16 09 	lsr	r3,r7,0x9
800041dc:	c0 41       	brne	800041e4 <_malloc_r+0x74>
800041de:	ee 03 16 03 	lsr	r3,r7,0x3
800041e2:	c2 68       	rjmp	8000422e <_malloc_r+0xbe>
800041e4:	58 43       	cp.w	r3,4
800041e6:	e0 8b 00 06 	brhi	800041f2 <_malloc_r+0x82>
800041ea:	ee 03 16 06 	lsr	r3,r7,0x6
800041ee:	2c 83       	sub	r3,-56
800041f0:	c1 f8       	rjmp	8000422e <_malloc_r+0xbe>
800041f2:	59 43       	cp.w	r3,20
800041f4:	e0 8b 00 04 	brhi	800041fc <_malloc_r+0x8c>
800041f8:	2a 53       	sub	r3,-91
800041fa:	c1 a8       	rjmp	8000422e <_malloc_r+0xbe>
800041fc:	e0 43 00 54 	cp.w	r3,84
80004200:	e0 8b 00 06 	brhi	8000420c <_malloc_r+0x9c>
80004204:	ee 03 16 0c 	lsr	r3,r7,0xc
80004208:	29 23       	sub	r3,-110
8000420a:	c1 28       	rjmp	8000422e <_malloc_r+0xbe>
8000420c:	e0 43 01 54 	cp.w	r3,340
80004210:	e0 8b 00 06 	brhi	8000421c <_malloc_r+0xac>
80004214:	ee 03 16 0f 	lsr	r3,r7,0xf
80004218:	28 93       	sub	r3,-119
8000421a:	c0 a8       	rjmp	8000422e <_malloc_r+0xbe>
8000421c:	e0 43 05 54 	cp.w	r3,1364
80004220:	e0 88 00 04 	brls	80004228 <_malloc_r+0xb8>
80004224:	37 e3       	mov	r3,126
80004226:	c0 48       	rjmp	8000422e <_malloc_r+0xbe>
80004228:	ee 03 16 12 	lsr	r3,r7,0x12
8000422c:	28 43       	sub	r3,-124
8000422e:	e0 6a 01 20 	mov	r10,288
80004232:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80004236:	74 36       	ld.w	r6,r10[0xc]
80004238:	c1 98       	rjmp	8000426a <_malloc_r+0xfa>
8000423a:	6c 19       	ld.w	r9,r6[0x4]
8000423c:	e0 19 ff fc 	andl	r9,0xfffc
80004240:	f2 07 01 0b 	sub	r11,r9,r7
80004244:	58 fb       	cp.w	r11,15
80004246:	e0 8a 00 04 	brle	8000424e <_malloc_r+0xde>
8000424a:	20 13       	sub	r3,1
8000424c:	c1 18       	rjmp	8000426e <_malloc_r+0xfe>
8000424e:	6c 38       	ld.w	r8,r6[0xc]
80004250:	58 0b       	cp.w	r11,0
80004252:	c0 b5       	brlt	80004268 <_malloc_r+0xf8>
80004254:	6c 2a       	ld.w	r10,r6[0x8]
80004256:	ec 09 00 09 	add	r9,r6,r9
8000425a:	0a 9c       	mov	r12,r5
8000425c:	91 2a       	st.w	r8[0x8],r10
8000425e:	95 38       	st.w	r10[0xc],r8
80004260:	72 18       	ld.w	r8,r9[0x4]
80004262:	a1 a8       	sbr	r8,0x0
80004264:	93 18       	st.w	r9[0x4],r8
80004266:	cb c8       	rjmp	800043de <_malloc_r+0x26e>
80004268:	10 96       	mov	r6,r8
8000426a:	14 36       	cp.w	r6,r10
8000426c:	ce 71       	brne	8000423a <_malloc_r+0xca>
8000426e:	2f f3       	sub	r3,-1
80004270:	e0 6a 01 20 	mov	r10,288
80004274:	f4 cc ff f8 	sub	r12,r10,-8
80004278:	78 26       	ld.w	r6,r12[0x8]
8000427a:	18 36       	cp.w	r6,r12
8000427c:	c6 c0       	breq	80004354 <_malloc_r+0x1e4>
8000427e:	6c 19       	ld.w	r9,r6[0x4]
80004280:	e0 19 ff fc 	andl	r9,0xfffc
80004284:	f2 07 01 08 	sub	r8,r9,r7
80004288:	58 f8       	cp.w	r8,15
8000428a:	e0 89 00 8f 	brgt	800043a8 <_malloc_r+0x238>
8000428e:	99 3c       	st.w	r12[0xc],r12
80004290:	99 2c       	st.w	r12[0x8],r12
80004292:	58 08       	cp.w	r8,0
80004294:	c0 55       	brlt	8000429e <_malloc_r+0x12e>
80004296:	ec 09 00 09 	add	r9,r6,r9
8000429a:	0a 9c       	mov	r12,r5
8000429c:	ce 2b       	rjmp	80004260 <_malloc_r+0xf0>
8000429e:	e0 49 01 ff 	cp.w	r9,511
800042a2:	e0 8b 00 13 	brhi	800042c8 <_malloc_r+0x158>
800042a6:	a3 99       	lsr	r9,0x3
800042a8:	f4 09 00 38 	add	r8,r10,r9<<0x3
800042ac:	70 2b       	ld.w	r11,r8[0x8]
800042ae:	8d 38       	st.w	r6[0xc],r8
800042b0:	8d 2b       	st.w	r6[0x8],r11
800042b2:	97 36       	st.w	r11[0xc],r6
800042b4:	91 26       	st.w	r8[0x8],r6
800042b6:	a3 49       	asr	r9,0x2
800042b8:	74 18       	ld.w	r8,r10[0x4]
800042ba:	30 1b       	mov	r11,1
800042bc:	f6 09 09 49 	lsl	r9,r11,r9
800042c0:	f1 e9 10 09 	or	r9,r8,r9
800042c4:	95 19       	st.w	r10[0x4],r9
800042c6:	c4 78       	rjmp	80004354 <_malloc_r+0x1e4>
800042c8:	f2 0a 16 09 	lsr	r10,r9,0x9
800042cc:	58 4a       	cp.w	r10,4
800042ce:	e0 8b 00 07 	brhi	800042dc <_malloc_r+0x16c>
800042d2:	f2 0a 16 06 	lsr	r10,r9,0x6
800042d6:	2c 8a       	sub	r10,-56
800042d8:	c2 08       	rjmp	80004318 <_malloc_r+0x1a8>
800042da:	d7 03       	nop
800042dc:	59 4a       	cp.w	r10,20
800042de:	e0 8b 00 04 	brhi	800042e6 <_malloc_r+0x176>
800042e2:	2a 5a       	sub	r10,-91
800042e4:	c1 a8       	rjmp	80004318 <_malloc_r+0x1a8>
800042e6:	e0 4a 00 54 	cp.w	r10,84
800042ea:	e0 8b 00 06 	brhi	800042f6 <_malloc_r+0x186>
800042ee:	f2 0a 16 0c 	lsr	r10,r9,0xc
800042f2:	29 2a       	sub	r10,-110
800042f4:	c1 28       	rjmp	80004318 <_malloc_r+0x1a8>
800042f6:	e0 4a 01 54 	cp.w	r10,340
800042fa:	e0 8b 00 06 	brhi	80004306 <_malloc_r+0x196>
800042fe:	f2 0a 16 0f 	lsr	r10,r9,0xf
80004302:	28 9a       	sub	r10,-119
80004304:	c0 a8       	rjmp	80004318 <_malloc_r+0x1a8>
80004306:	e0 4a 05 54 	cp.w	r10,1364
8000430a:	e0 88 00 04 	brls	80004312 <_malloc_r+0x1a2>
8000430e:	37 ea       	mov	r10,126
80004310:	c0 48       	rjmp	80004318 <_malloc_r+0x1a8>
80004312:	f2 0a 16 12 	lsr	r10,r9,0x12
80004316:	28 4a       	sub	r10,-124
80004318:	e0 6b 01 20 	mov	r11,288
8000431c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80004320:	68 28       	ld.w	r8,r4[0x8]
80004322:	08 38       	cp.w	r8,r4
80004324:	c0 e1       	brne	80004340 <_malloc_r+0x1d0>
80004326:	76 19       	ld.w	r9,r11[0x4]
80004328:	a3 4a       	asr	r10,0x2
8000432a:	30 1e       	mov	lr,1
8000432c:	fc 0a 09 4a 	lsl	r10,lr,r10
80004330:	f3 ea 10 0a 	or	r10,r9,r10
80004334:	10 99       	mov	r9,r8
80004336:	97 1a       	st.w	r11[0x4],r10
80004338:	c0 a8       	rjmp	8000434c <_malloc_r+0x1dc>
8000433a:	70 28       	ld.w	r8,r8[0x8]
8000433c:	08 38       	cp.w	r8,r4
8000433e:	c0 60       	breq	8000434a <_malloc_r+0x1da>
80004340:	70 1a       	ld.w	r10,r8[0x4]
80004342:	e0 1a ff fc 	andl	r10,0xfffc
80004346:	14 39       	cp.w	r9,r10
80004348:	cf 93       	brcs	8000433a <_malloc_r+0x1ca>
8000434a:	70 39       	ld.w	r9,r8[0xc]
8000434c:	8d 39       	st.w	r6[0xc],r9
8000434e:	8d 28       	st.w	r6[0x8],r8
80004350:	91 36       	st.w	r8[0xc],r6
80004352:	93 26       	st.w	r9[0x8],r6
80004354:	e6 08 14 02 	asr	r8,r3,0x2
80004358:	30 1b       	mov	r11,1
8000435a:	e0 64 01 20 	mov	r4,288
8000435e:	f6 08 09 4b 	lsl	r11,r11,r8
80004362:	68 18       	ld.w	r8,r4[0x4]
80004364:	10 3b       	cp.w	r11,r8
80004366:	e0 8b 00 69 	brhi	80004438 <_malloc_r+0x2c8>
8000436a:	f7 e8 00 09 	and	r9,r11,r8
8000436e:	c0 b1       	brne	80004384 <_malloc_r+0x214>
80004370:	e0 13 ff fc 	andl	r3,0xfffc
80004374:	a1 7b       	lsl	r11,0x1
80004376:	2f c3       	sub	r3,-4
80004378:	c0 38       	rjmp	8000437e <_malloc_r+0x20e>
8000437a:	2f c3       	sub	r3,-4
8000437c:	a1 7b       	lsl	r11,0x1
8000437e:	f7 e8 00 09 	and	r9,r11,r8
80004382:	cf c0       	breq	8000437a <_malloc_r+0x20a>
80004384:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80004388:	06 92       	mov	r2,r3
8000438a:	1c 91       	mov	r1,lr
8000438c:	62 36       	ld.w	r6,r1[0xc]
8000438e:	c2 d8       	rjmp	800043e8 <_malloc_r+0x278>
80004390:	6c 1a       	ld.w	r10,r6[0x4]
80004392:	e0 1a ff fc 	andl	r10,0xfffc
80004396:	f4 07 01 08 	sub	r8,r10,r7
8000439a:	58 f8       	cp.w	r8,15
8000439c:	e0 8a 00 15 	brle	800043c6 <_malloc_r+0x256>
800043a0:	6c 3a       	ld.w	r10,r6[0xc]
800043a2:	6c 29       	ld.w	r9,r6[0x8]
800043a4:	95 29       	st.w	r10[0x8],r9
800043a6:	93 3a       	st.w	r9[0xc],r10
800043a8:	0e 99       	mov	r9,r7
800043aa:	ec 07 00 07 	add	r7,r6,r7
800043ae:	a1 a9       	sbr	r9,0x0
800043b0:	99 37       	st.w	r12[0xc],r7
800043b2:	99 27       	st.w	r12[0x8],r7
800043b4:	8d 19       	st.w	r6[0x4],r9
800043b6:	ee 08 09 08 	st.w	r7[r8],r8
800043ba:	8f 2c       	st.w	r7[0x8],r12
800043bc:	8f 3c       	st.w	r7[0xc],r12
800043be:	a1 a8       	sbr	r8,0x0
800043c0:	0a 9c       	mov	r12,r5
800043c2:	8f 18       	st.w	r7[0x4],r8
800043c4:	c0 d8       	rjmp	800043de <_malloc_r+0x26e>
800043c6:	6c 39       	ld.w	r9,r6[0xc]
800043c8:	58 08       	cp.w	r8,0
800043ca:	c0 e5       	brlt	800043e6 <_malloc_r+0x276>
800043cc:	ec 0a 00 0a 	add	r10,r6,r10
800043d0:	74 18       	ld.w	r8,r10[0x4]
800043d2:	a1 a8       	sbr	r8,0x0
800043d4:	0a 9c       	mov	r12,r5
800043d6:	95 18       	st.w	r10[0x4],r8
800043d8:	6c 28       	ld.w	r8,r6[0x8]
800043da:	93 28       	st.w	r9[0x8],r8
800043dc:	91 39       	st.w	r8[0xc],r9
800043de:	cd ec       	rcall	8000459a <__malloc_unlock>
800043e0:	ec cc ff f8 	sub	r12,r6,-8
800043e4:	d8 32       	popm	r0-r7,pc
800043e6:	12 96       	mov	r6,r9
800043e8:	02 36       	cp.w	r6,r1
800043ea:	cd 31       	brne	80004390 <_malloc_r+0x220>
800043ec:	2f f2       	sub	r2,-1
800043ee:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
800043f2:	c0 30       	breq	800043f8 <_malloc_r+0x288>
800043f4:	2f 81       	sub	r1,-8
800043f6:	cc bb       	rjmp	8000438c <_malloc_r+0x21c>
800043f8:	1c 98       	mov	r8,lr
800043fa:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
800043fe:	c0 81       	brne	8000440e <_malloc_r+0x29e>
80004400:	68 19       	ld.w	r9,r4[0x4]
80004402:	f6 08 11 ff 	rsub	r8,r11,-1
80004406:	f3 e8 00 08 	and	r8,r9,r8
8000440a:	89 18       	st.w	r4[0x4],r8
8000440c:	c0 78       	rjmp	8000441a <_malloc_r+0x2aa>
8000440e:	f0 c9 00 08 	sub	r9,r8,8
80004412:	20 13       	sub	r3,1
80004414:	70 08       	ld.w	r8,r8[0x0]
80004416:	12 38       	cp.w	r8,r9
80004418:	cf 10       	breq	800043fa <_malloc_r+0x28a>
8000441a:	a1 7b       	lsl	r11,0x1
8000441c:	68 18       	ld.w	r8,r4[0x4]
8000441e:	10 3b       	cp.w	r11,r8
80004420:	e0 8b 00 0c 	brhi	80004438 <_malloc_r+0x2c8>
80004424:	58 0b       	cp.w	r11,0
80004426:	c0 90       	breq	80004438 <_malloc_r+0x2c8>
80004428:	04 93       	mov	r3,r2
8000442a:	c0 38       	rjmp	80004430 <_malloc_r+0x2c0>
8000442c:	2f c3       	sub	r3,-4
8000442e:	a1 7b       	lsl	r11,0x1
80004430:	f7 e8 00 09 	and	r9,r11,r8
80004434:	ca 81       	brne	80004384 <_malloc_r+0x214>
80004436:	cf bb       	rjmp	8000442c <_malloc_r+0x2bc>
80004438:	68 23       	ld.w	r3,r4[0x8]
8000443a:	66 12       	ld.w	r2,r3[0x4]
8000443c:	e0 12 ff fc 	andl	r2,0xfffc
80004440:	0e 32       	cp.w	r2,r7
80004442:	5f 39       	srlo	r9
80004444:	e4 07 01 08 	sub	r8,r2,r7
80004448:	58 f8       	cp.w	r8,15
8000444a:	5f aa       	srle	r10
8000444c:	f5 e9 10 09 	or	r9,r10,r9
80004450:	e0 80 00 96 	breq	8000457c <_malloc_r+0x40c>
80004454:	e0 68 06 44 	mov	r8,1604
80004458:	70 01       	ld.w	r1,r8[0x0]
8000445a:	e0 68 05 2c 	mov	r8,1324
8000445e:	2f 01       	sub	r1,-16
80004460:	70 08       	ld.w	r8,r8[0x0]
80004462:	0e 01       	add	r1,r7
80004464:	5b f8       	cp.w	r8,-1
80004466:	c0 40       	breq	8000446e <_malloc_r+0x2fe>
80004468:	28 11       	sub	r1,-127
8000446a:	e0 11 ff 80 	andl	r1,0xff80
8000446e:	02 9b       	mov	r11,r1
80004470:	0a 9c       	mov	r12,r5
80004472:	c9 5c       	rcall	8000459c <_sbrk_r>
80004474:	18 96       	mov	r6,r12
80004476:	5b fc       	cp.w	r12,-1
80004478:	c7 30       	breq	8000455e <_malloc_r+0x3ee>
8000447a:	e6 02 00 08 	add	r8,r3,r2
8000447e:	10 3c       	cp.w	r12,r8
80004480:	c0 32       	brcc	80004486 <_malloc_r+0x316>
80004482:	08 33       	cp.w	r3,r4
80004484:	c6 d1       	brne	8000455e <_malloc_r+0x3ee>
80004486:	e0 6a 06 48 	mov	r10,1608
8000448a:	74 09       	ld.w	r9,r10[0x0]
8000448c:	e2 09 00 09 	add	r9,r1,r9
80004490:	95 09       	st.w	r10[0x0],r9
80004492:	10 36       	cp.w	r6,r8
80004494:	c0 a1       	brne	800044a8 <_malloc_r+0x338>
80004496:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000449a:	c0 71       	brne	800044a8 <_malloc_r+0x338>
8000449c:	e2 02 00 02 	add	r2,r1,r2
800044a0:	68 28       	ld.w	r8,r4[0x8]
800044a2:	a1 a2       	sbr	r2,0x0
800044a4:	91 12       	st.w	r8[0x4],r2
800044a6:	c4 d8       	rjmp	80004540 <_malloc_r+0x3d0>
800044a8:	e0 6a 05 2c 	mov	r10,1324
800044ac:	74 0b       	ld.w	r11,r10[0x0]
800044ae:	5b fb       	cp.w	r11,-1
800044b0:	c0 31       	brne	800044b6 <_malloc_r+0x346>
800044b2:	95 06       	st.w	r10[0x0],r6
800044b4:	c0 78       	rjmp	800044c2 <_malloc_r+0x352>
800044b6:	ec 09 00 09 	add	r9,r6,r9
800044ba:	e0 6a 06 48 	mov	r10,1608
800044be:	10 19       	sub	r9,r8
800044c0:	95 09       	st.w	r10[0x0],r9
800044c2:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800044c6:	f0 09 11 08 	rsub	r9,r8,8
800044ca:	58 08       	cp.w	r8,0
800044cc:	f2 08 17 10 	movne	r8,r9
800044d0:	ed d8 e1 06 	addne	r6,r6,r8
800044d4:	28 08       	sub	r8,-128
800044d6:	ec 01 00 01 	add	r1,r6,r1
800044da:	0a 9c       	mov	r12,r5
800044dc:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800044e0:	f0 01 01 01 	sub	r1,r8,r1
800044e4:	02 9b       	mov	r11,r1
800044e6:	c5 bc       	rcall	8000459c <_sbrk_r>
800044e8:	e0 68 06 48 	mov	r8,1608
800044ec:	5b fc       	cp.w	r12,-1
800044ee:	ec 0c 17 00 	moveq	r12,r6
800044f2:	f9 b1 00 00 	moveq	r1,0
800044f6:	70 09       	ld.w	r9,r8[0x0]
800044f8:	0c 1c       	sub	r12,r6
800044fa:	89 26       	st.w	r4[0x8],r6
800044fc:	02 0c       	add	r12,r1
800044fe:	12 01       	add	r1,r9
80004500:	a1 ac       	sbr	r12,0x0
80004502:	91 01       	st.w	r8[0x0],r1
80004504:	8d 1c       	st.w	r6[0x4],r12
80004506:	08 33       	cp.w	r3,r4
80004508:	c1 c0       	breq	80004540 <_malloc_r+0x3d0>
8000450a:	58 f2       	cp.w	r2,15
8000450c:	e0 8b 00 05 	brhi	80004516 <_malloc_r+0x3a6>
80004510:	30 18       	mov	r8,1
80004512:	8d 18       	st.w	r6[0x4],r8
80004514:	c2 58       	rjmp	8000455e <_malloc_r+0x3ee>
80004516:	30 59       	mov	r9,5
80004518:	20 c2       	sub	r2,12
8000451a:	e0 12 ff f8 	andl	r2,0xfff8
8000451e:	e6 02 00 08 	add	r8,r3,r2
80004522:	91 29       	st.w	r8[0x8],r9
80004524:	91 19       	st.w	r8[0x4],r9
80004526:	66 18       	ld.w	r8,r3[0x4]
80004528:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000452c:	e5 e8 10 08 	or	r8,r2,r8
80004530:	87 18       	st.w	r3[0x4],r8
80004532:	58 f2       	cp.w	r2,15
80004534:	e0 88 00 06 	brls	80004540 <_malloc_r+0x3d0>
80004538:	e6 cb ff f8 	sub	r11,r3,-8
8000453c:	0a 9c       	mov	r12,r5
8000453e:	cc 1c       	rcall	800046c0 <_free_r>
80004540:	e0 69 06 40 	mov	r9,1600
80004544:	72 0a       	ld.w	r10,r9[0x0]
80004546:	e0 68 06 48 	mov	r8,1608
8000454a:	70 08       	ld.w	r8,r8[0x0]
8000454c:	14 38       	cp.w	r8,r10
8000454e:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004552:	e0 69 06 3c 	mov	r9,1596
80004556:	72 0a       	ld.w	r10,r9[0x0]
80004558:	14 38       	cp.w	r8,r10
8000455a:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000455e:	68 28       	ld.w	r8,r4[0x8]
80004560:	70 18       	ld.w	r8,r8[0x4]
80004562:	e0 18 ff fc 	andl	r8,0xfffc
80004566:	0e 38       	cp.w	r8,r7
80004568:	5f 39       	srlo	r9
8000456a:	0e 18       	sub	r8,r7
8000456c:	58 f8       	cp.w	r8,15
8000456e:	5f aa       	srle	r10
80004570:	f5 e9 10 09 	or	r9,r10,r9
80004574:	c0 40       	breq	8000457c <_malloc_r+0x40c>
80004576:	0a 9c       	mov	r12,r5
80004578:	c1 1c       	rcall	8000459a <__malloc_unlock>
8000457a:	d8 3a       	popm	r0-r7,pc,r12=0
8000457c:	68 26       	ld.w	r6,r4[0x8]
8000457e:	a1 a8       	sbr	r8,0x0
80004580:	0e 99       	mov	r9,r7
80004582:	a1 a9       	sbr	r9,0x0
80004584:	8d 19       	st.w	r6[0x4],r9
80004586:	ec 07 00 07 	add	r7,r6,r7
8000458a:	0a 9c       	mov	r12,r5
8000458c:	89 27       	st.w	r4[0x8],r7
8000458e:	8f 18       	st.w	r7[0x4],r8
80004590:	c0 5c       	rcall	8000459a <__malloc_unlock>
80004592:	ec cc ff f8 	sub	r12,r6,-8
80004596:	d8 32       	popm	r0-r7,pc

80004598 <__malloc_lock>:
80004598:	5e fc       	retal	r12

8000459a <__malloc_unlock>:
8000459a:	5e fc       	retal	r12

8000459c <_sbrk_r>:
8000459c:	d4 21       	pushm	r4-r7,lr
8000459e:	30 08       	mov	r8,0
800045a0:	18 97       	mov	r7,r12
800045a2:	e0 66 0b d8 	mov	r6,3032
800045a6:	16 9c       	mov	r12,r11
800045a8:	8d 08       	st.w	r6[0x0],r8
800045aa:	c2 3c       	rcall	800045f0 <_sbrk>
800045ac:	5b fc       	cp.w	r12,-1
800045ae:	c0 51       	brne	800045b8 <_sbrk_r+0x1c>
800045b0:	6c 08       	ld.w	r8,r6[0x0]
800045b2:	58 08       	cp.w	r8,0
800045b4:	ef f8 1a 03 	st.wne	r7[0xc],r8
800045b8:	d8 22       	popm	r4-r7,pc
800045ba:	d7 03       	nop

800045bc <_gettimeofday_host>:
800045bc:	30 a8       	mov	r8,10
800045be:	d6 73       	breakpoint
800045c0:	3f fc       	mov	r12,-1
800045c2:	35 8b       	mov	r11,88
800045c4:	58 0c       	cp.w	r12,0
800045c6:	5e 4c       	retge	r12
800045c8:	e0 6a 0b d8 	mov	r10,3032
800045cc:	95 0b       	st.w	r10[0x0],r11
800045ce:	5e fc       	retal	r12

800045d0 <_gettimeofday>:
800045d0:	d4 21       	pushm	r4-r7,lr
800045d2:	20 3d       	sub	sp,12
800045d4:	18 97       	mov	r7,r12
800045d6:	1a 9c       	mov	r12,sp
800045d8:	cf 2f       	rcall	800045bc <_gettimeofday_host>
800045da:	c0 34       	brge	800045e0 <_gettimeofday+0x10>
800045dc:	3f fc       	mov	r12,-1
800045de:	c0 68       	rjmp	800045ea <_gettimeofday+0x1a>
800045e0:	40 08       	lddsp	r8,sp[0x0]
800045e2:	30 0c       	mov	r12,0
800045e4:	8f 08       	st.w	r7[0x0],r8
800045e6:	40 28       	lddsp	r8,sp[0x8]
800045e8:	8f 18       	st.w	r7[0x4],r8
800045ea:	2f dd       	sub	sp,-12
800045ec:	d8 22       	popm	r4-r7,pc
800045ee:	d7 03       	nop

800045f0 <_sbrk>:
800045f0:	d4 01       	pushm	lr
800045f2:	e0 68 06 70 	mov	r8,1648
800045f6:	70 09       	ld.w	r9,r8[0x0]
800045f8:	58 09       	cp.w	r9,0
800045fa:	c0 41       	brne	80004602 <_sbrk+0x12>
800045fc:	e0 69 0b e0 	mov	r9,3040
80004600:	91 09       	st.w	r8[0x0],r9
80004602:	e0 69 06 70 	mov	r9,1648
80004606:	e0 6a f0 00 	mov	r10,61440
8000460a:	72 08       	ld.w	r8,r9[0x0]
8000460c:	f0 0c 00 0c 	add	r12,r8,r12
80004610:	14 3c       	cp.w	r12,r10
80004612:	e0 8b 00 04 	brhi	8000461a <_sbrk+0x2a>
80004616:	93 0c       	st.w	r9[0x0],r12
80004618:	c0 58       	rjmp	80004622 <_sbrk+0x32>
8000461a:	c0 7c       	rcall	80004628 <__errno>
8000461c:	30 c8       	mov	r8,12
8000461e:	99 08       	st.w	r12[0x0],r8
80004620:	3f f8       	mov	r8,-1
80004622:	10 9c       	mov	r12,r8
80004624:	d8 02       	popm	pc
80004626:	d7 03       	nop

80004628 <__errno>:
80004628:	e0 68 01 1c 	mov	r8,284
8000462c:	70 0c       	ld.w	r12,r8[0x0]
8000462e:	2f 4c       	sub	r12,-12
80004630:	5e fc       	retal	r12
80004632:	d7 03       	nop

80004634 <_malloc_trim_r>:
80004634:	d4 21       	pushm	r4-r7,lr
80004636:	16 95       	mov	r5,r11
80004638:	18 97       	mov	r7,r12
8000463a:	ca ff       	rcall	80004598 <__malloc_lock>
8000463c:	e0 64 01 20 	mov	r4,288
80004640:	68 28       	ld.w	r8,r4[0x8]
80004642:	70 16       	ld.w	r6,r8[0x4]
80004644:	e0 16 ff fc 	andl	r6,0xfffc
80004648:	ec c8 ff 91 	sub	r8,r6,-111
8000464c:	f0 05 01 05 	sub	r5,r8,r5
80004650:	e0 15 ff 80 	andl	r5,0xff80
80004654:	ea c5 00 80 	sub	r5,r5,128
80004658:	e0 45 00 7f 	cp.w	r5,127
8000465c:	e0 8a 00 22 	brle	800046a0 <_malloc_trim_r+0x6c>
80004660:	30 0b       	mov	r11,0
80004662:	0e 9c       	mov	r12,r7
80004664:	c9 cf       	rcall	8000459c <_sbrk_r>
80004666:	68 28       	ld.w	r8,r4[0x8]
80004668:	0c 08       	add	r8,r6
8000466a:	10 3c       	cp.w	r12,r8
8000466c:	c1 a1       	brne	800046a0 <_malloc_trim_r+0x6c>
8000466e:	ea 0b 11 00 	rsub	r11,r5,0
80004672:	0e 9c       	mov	r12,r7
80004674:	c9 4f       	rcall	8000459c <_sbrk_r>
80004676:	5b fc       	cp.w	r12,-1
80004678:	c1 71       	brne	800046a6 <_malloc_trim_r+0x72>
8000467a:	30 0b       	mov	r11,0
8000467c:	0e 9c       	mov	r12,r7
8000467e:	c8 ff       	rcall	8000459c <_sbrk_r>
80004680:	68 28       	ld.w	r8,r4[0x8]
80004682:	f8 08 01 09 	sub	r9,r12,r8
80004686:	58 f9       	cp.w	r9,15
80004688:	e0 8a 00 0c 	brle	800046a0 <_malloc_trim_r+0x6c>
8000468c:	a1 a9       	sbr	r9,0x0
8000468e:	91 19       	st.w	r8[0x4],r9
80004690:	e0 68 05 2c 	mov	r8,1324
80004694:	70 09       	ld.w	r9,r8[0x0]
80004696:	e0 68 06 48 	mov	r8,1608
8000469a:	f8 09 01 09 	sub	r9,r12,r9
8000469e:	91 09       	st.w	r8[0x0],r9
800046a0:	0e 9c       	mov	r12,r7
800046a2:	c7 cf       	rcall	8000459a <__malloc_unlock>
800046a4:	d8 2a       	popm	r4-r7,pc,r12=0
800046a6:	68 28       	ld.w	r8,r4[0x8]
800046a8:	0a 16       	sub	r6,r5
800046aa:	a1 a6       	sbr	r6,0x0
800046ac:	91 16       	st.w	r8[0x4],r6
800046ae:	e0 68 06 48 	mov	r8,1608
800046b2:	70 09       	ld.w	r9,r8[0x0]
800046b4:	0a 19       	sub	r9,r5
800046b6:	0e 9c       	mov	r12,r7
800046b8:	91 09       	st.w	r8[0x0],r9
800046ba:	c7 0f       	rcall	8000459a <__malloc_unlock>
800046bc:	da 2a       	popm	r4-r7,pc,r12=1
800046be:	d7 03       	nop

800046c0 <_free_r>:
800046c0:	d4 21       	pushm	r4-r7,lr
800046c2:	16 96       	mov	r6,r11
800046c4:	18 97       	mov	r7,r12
800046c6:	58 0b       	cp.w	r11,0
800046c8:	e0 80 00 bd 	breq	80004842 <_free_r+0x182>
800046cc:	c6 6f       	rcall	80004598 <__malloc_lock>
800046ce:	20 86       	sub	r6,8
800046d0:	e0 6a 01 20 	mov	r10,288
800046d4:	6c 18       	ld.w	r8,r6[0x4]
800046d6:	74 2e       	ld.w	lr,r10[0x8]
800046d8:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800046dc:	a1 c8       	cbr	r8,0x0
800046de:	ec 08 00 09 	add	r9,r6,r8
800046e2:	72 1b       	ld.w	r11,r9[0x4]
800046e4:	e0 1b ff fc 	andl	r11,0xfffc
800046e8:	1c 39       	cp.w	r9,lr
800046ea:	c1 d1       	brne	80004724 <_free_r+0x64>
800046ec:	f6 08 00 08 	add	r8,r11,r8
800046f0:	58 0c       	cp.w	r12,0
800046f2:	c0 81       	brne	80004702 <_free_r+0x42>
800046f4:	6c 09       	ld.w	r9,r6[0x0]
800046f6:	12 16       	sub	r6,r9
800046f8:	12 08       	add	r8,r9
800046fa:	6c 3b       	ld.w	r11,r6[0xc]
800046fc:	6c 29       	ld.w	r9,r6[0x8]
800046fe:	97 29       	st.w	r11[0x8],r9
80004700:	93 3b       	st.w	r9[0xc],r11
80004702:	10 99       	mov	r9,r8
80004704:	95 26       	st.w	r10[0x8],r6
80004706:	a1 a9       	sbr	r9,0x0
80004708:	8d 19       	st.w	r6[0x4],r9
8000470a:	e0 69 05 28 	mov	r9,1320
8000470e:	72 09       	ld.w	r9,r9[0x0]
80004710:	12 38       	cp.w	r8,r9
80004712:	c0 63       	brcs	8000471e <_free_r+0x5e>
80004714:	e0 68 06 44 	mov	r8,1604
80004718:	0e 9c       	mov	r12,r7
8000471a:	70 0b       	ld.w	r11,r8[0x0]
8000471c:	c8 cf       	rcall	80004634 <_malloc_trim_r>
8000471e:	0e 9c       	mov	r12,r7
80004720:	c3 df       	rcall	8000459a <__malloc_unlock>
80004722:	d8 22       	popm	r4-r7,pc
80004724:	93 1b       	st.w	r9[0x4],r11
80004726:	58 0c       	cp.w	r12,0
80004728:	c0 30       	breq	8000472e <_free_r+0x6e>
8000472a:	30 0c       	mov	r12,0
8000472c:	c1 08       	rjmp	8000474c <_free_r+0x8c>
8000472e:	6c 0e       	ld.w	lr,r6[0x0]
80004730:	f4 c5 ff f8 	sub	r5,r10,-8
80004734:	1c 16       	sub	r6,lr
80004736:	1c 08       	add	r8,lr
80004738:	6c 2e       	ld.w	lr,r6[0x8]
8000473a:	0a 3e       	cp.w	lr,r5
8000473c:	f9 bc 00 01 	moveq	r12,1
80004740:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80004744:	eb fe 1a 02 	st.wne	r5[0x8],lr
80004748:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000474c:	f2 0b 00 0e 	add	lr,r9,r11
80004750:	7c 1e       	ld.w	lr,lr[0x4]
80004752:	ed be 00 00 	bld	lr,0x0
80004756:	c1 40       	breq	8000477e <_free_r+0xbe>
80004758:	16 08       	add	r8,r11
8000475a:	58 0c       	cp.w	r12,0
8000475c:	c0 d1       	brne	80004776 <_free_r+0xb6>
8000475e:	e0 6e 01 20 	mov	lr,288
80004762:	72 2b       	ld.w	r11,r9[0x8]
80004764:	2f 8e       	sub	lr,-8
80004766:	1c 3b       	cp.w	r11,lr
80004768:	c0 71       	brne	80004776 <_free_r+0xb6>
8000476a:	97 36       	st.w	r11[0xc],r6
8000476c:	97 26       	st.w	r11[0x8],r6
8000476e:	8d 2b       	st.w	r6[0x8],r11
80004770:	8d 3b       	st.w	r6[0xc],r11
80004772:	30 1c       	mov	r12,1
80004774:	c0 58       	rjmp	8000477e <_free_r+0xbe>
80004776:	72 2b       	ld.w	r11,r9[0x8]
80004778:	72 39       	ld.w	r9,r9[0xc]
8000477a:	93 2b       	st.w	r9[0x8],r11
8000477c:	97 39       	st.w	r11[0xc],r9
8000477e:	10 99       	mov	r9,r8
80004780:	ec 08 09 08 	st.w	r6[r8],r8
80004784:	a1 a9       	sbr	r9,0x0
80004786:	8d 19       	st.w	r6[0x4],r9
80004788:	58 0c       	cp.w	r12,0
8000478a:	c5 a1       	brne	8000483e <_free_r+0x17e>
8000478c:	e0 48 01 ff 	cp.w	r8,511
80004790:	e0 8b 00 13 	brhi	800047b6 <_free_r+0xf6>
80004794:	a3 98       	lsr	r8,0x3
80004796:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000479a:	72 2b       	ld.w	r11,r9[0x8]
8000479c:	8d 39       	st.w	r6[0xc],r9
8000479e:	8d 2b       	st.w	r6[0x8],r11
800047a0:	97 36       	st.w	r11[0xc],r6
800047a2:	93 26       	st.w	r9[0x8],r6
800047a4:	a3 48       	asr	r8,0x2
800047a6:	74 19       	ld.w	r9,r10[0x4]
800047a8:	30 1b       	mov	r11,1
800047aa:	f6 08 09 48 	lsl	r8,r11,r8
800047ae:	f3 e8 10 08 	or	r8,r9,r8
800047b2:	95 18       	st.w	r10[0x4],r8
800047b4:	c4 58       	rjmp	8000483e <_free_r+0x17e>
800047b6:	f0 0b 16 09 	lsr	r11,r8,0x9
800047ba:	58 4b       	cp.w	r11,4
800047bc:	e0 8b 00 06 	brhi	800047c8 <_free_r+0x108>
800047c0:	f0 0b 16 06 	lsr	r11,r8,0x6
800047c4:	2c 8b       	sub	r11,-56
800047c6:	c2 08       	rjmp	80004806 <_free_r+0x146>
800047c8:	59 4b       	cp.w	r11,20
800047ca:	e0 8b 00 04 	brhi	800047d2 <_free_r+0x112>
800047ce:	2a 5b       	sub	r11,-91
800047d0:	c1 b8       	rjmp	80004806 <_free_r+0x146>
800047d2:	e0 4b 00 54 	cp.w	r11,84
800047d6:	e0 8b 00 06 	brhi	800047e2 <_free_r+0x122>
800047da:	f0 0b 16 0c 	lsr	r11,r8,0xc
800047de:	29 2b       	sub	r11,-110
800047e0:	c1 38       	rjmp	80004806 <_free_r+0x146>
800047e2:	e0 4b 01 54 	cp.w	r11,340
800047e6:	e0 8b 00 06 	brhi	800047f2 <_free_r+0x132>
800047ea:	f0 0b 16 0f 	lsr	r11,r8,0xf
800047ee:	28 9b       	sub	r11,-119
800047f0:	c0 b8       	rjmp	80004806 <_free_r+0x146>
800047f2:	e0 4b 05 54 	cp.w	r11,1364
800047f6:	e0 88 00 05 	brls	80004800 <_free_r+0x140>
800047fa:	37 eb       	mov	r11,126
800047fc:	c0 58       	rjmp	80004806 <_free_r+0x146>
800047fe:	d7 03       	nop
80004800:	f0 0b 16 12 	lsr	r11,r8,0x12
80004804:	28 4b       	sub	r11,-124
80004806:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000480a:	78 29       	ld.w	r9,r12[0x8]
8000480c:	18 39       	cp.w	r9,r12
8000480e:	c0 e1       	brne	8000482a <_free_r+0x16a>
80004810:	74 18       	ld.w	r8,r10[0x4]
80004812:	a3 4b       	asr	r11,0x2
80004814:	30 1c       	mov	r12,1
80004816:	f8 0b 09 4b 	lsl	r11,r12,r11
8000481a:	f1 eb 10 0b 	or	r11,r8,r11
8000481e:	12 98       	mov	r8,r9
80004820:	95 1b       	st.w	r10[0x4],r11
80004822:	c0 a8       	rjmp	80004836 <_free_r+0x176>
80004824:	72 29       	ld.w	r9,r9[0x8]
80004826:	18 39       	cp.w	r9,r12
80004828:	c0 60       	breq	80004834 <_free_r+0x174>
8000482a:	72 1a       	ld.w	r10,r9[0x4]
8000482c:	e0 1a ff fc 	andl	r10,0xfffc
80004830:	14 38       	cp.w	r8,r10
80004832:	cf 93       	brcs	80004824 <_free_r+0x164>
80004834:	72 38       	ld.w	r8,r9[0xc]
80004836:	8d 38       	st.w	r6[0xc],r8
80004838:	8d 29       	st.w	r6[0x8],r9
8000483a:	93 36       	st.w	r9[0xc],r6
8000483c:	91 26       	st.w	r8[0x8],r6
8000483e:	0e 9c       	mov	r12,r7
80004840:	ca de       	rcall	8000459a <__malloc_unlock>
80004842:	d8 22       	popm	r4-r7,pc

Disassembly of section .exception:

80004a00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004a00:	c0 08       	rjmp	80004a00 <_evba>
	...

80004a04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004a04:	c0 08       	rjmp	80004a04 <_handle_TLB_Multiple_Hit>
	...

80004a08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004a08:	c0 08       	rjmp	80004a08 <_handle_Bus_Error_Data_Fetch>
	...

80004a0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80004a0c:	c0 08       	rjmp	80004a0c <_handle_Bus_Error_Instruction_Fetch>
	...

80004a10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004a10:	c0 08       	rjmp	80004a10 <_handle_NMI>
	...

80004a14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004a14:	c0 08       	rjmp	80004a14 <_handle_Instruction_Address>
	...

80004a18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004a18:	c0 08       	rjmp	80004a18 <_handle_ITLB_Protection>
	...

80004a1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80004a1c:	c0 08       	rjmp	80004a1c <_handle_Breakpoint>
	...

80004a20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004a20:	c0 08       	rjmp	80004a20 <_handle_Illegal_Opcode>
	...

80004a24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004a24:	c0 08       	rjmp	80004a24 <_handle_Unimplemented_Instruction>
	...

80004a28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004a28:	c0 08       	rjmp	80004a28 <_handle_Privilege_Violation>
	...

80004a2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80004a2c:	c0 08       	rjmp	80004a2c <_handle_Floating_Point>
	...

80004a30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004a30:	c0 08       	rjmp	80004a30 <_handle_Coprocessor_Absent>
	...

80004a34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004a34:	c0 08       	rjmp	80004a34 <_handle_Data_Address_Read>
	...

80004a38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004a38:	c0 08       	rjmp	80004a38 <_handle_Data_Address_Write>
	...

80004a3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80004a3c:	c0 08       	rjmp	80004a3c <_handle_DTLB_Protection_Read>
	...

80004a40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004a40:	c0 08       	rjmp	80004a40 <_handle_DTLB_Protection_Write>
	...

80004a44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004a44:	c0 08       	rjmp	80004a44 <_handle_DTLB_Modified>
	...

80004a50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004a50:	c0 08       	rjmp	80004a50 <_handle_ITLB_Miss>
	...

80004a60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004a60:	c0 08       	rjmp	80004a60 <_handle_DTLB_Miss_Read>
	...

80004a70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004a70:	c0 08       	rjmp	80004a70 <_handle_DTLB_Miss_Write>
	...

80004b00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004b00:	c0 08       	rjmp	80004b00 <_handle_Supervisor_Call>
80004b02:	d7 03       	nop

80004b04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b04:	30 0c       	mov	r12,0
80004b06:	fe b0 f2 ed 	rcall	800030e0 <_get_interrupt_handler>
80004b0a:	58 0c       	cp.w	r12,0
80004b0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b10:	d6 03       	rete

80004b12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b12:	30 1c       	mov	r12,1
80004b14:	fe b0 f2 e6 	rcall	800030e0 <_get_interrupt_handler>
80004b18:	58 0c       	cp.w	r12,0
80004b1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b1e:	d6 03       	rete

80004b20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b20:	30 2c       	mov	r12,2
80004b22:	fe b0 f2 df 	rcall	800030e0 <_get_interrupt_handler>
80004b26:	58 0c       	cp.w	r12,0
80004b28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b2c:	d6 03       	rete

80004b2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b2e:	30 3c       	mov	r12,3
80004b30:	fe b0 f2 d8 	rcall	800030e0 <_get_interrupt_handler>
80004b34:	58 0c       	cp.w	r12,0
80004b36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b3a:	d6 03       	rete
80004b3c:	d7 03       	nop
80004b3e:	d7 03       	nop
80004b40:	d7 03       	nop
80004b42:	d7 03       	nop
80004b44:	d7 03       	nop
80004b46:	d7 03       	nop
80004b48:	d7 03       	nop
80004b4a:	d7 03       	nop
80004b4c:	d7 03       	nop
80004b4e:	d7 03       	nop
80004b50:	d7 03       	nop
80004b52:	d7 03       	nop
80004b54:	d7 03       	nop
80004b56:	d7 03       	nop
80004b58:	d7 03       	nop
80004b5a:	d7 03       	nop
80004b5c:	d7 03       	nop
80004b5e:	d7 03       	nop
80004b60:	d7 03       	nop
80004b62:	d7 03       	nop
80004b64:	d7 03       	nop
80004b66:	d7 03       	nop
80004b68:	d7 03       	nop
80004b6a:	d7 03       	nop
80004b6c:	d7 03       	nop
80004b6e:	d7 03       	nop
80004b70:	d7 03       	nop
80004b72:	d7 03       	nop
80004b74:	d7 03       	nop
80004b76:	d7 03       	nop
80004b78:	d7 03       	nop
80004b7a:	d7 03       	nop
80004b7c:	d7 03       	nop
80004b7e:	d7 03       	nop
80004b80:	d7 03       	nop
80004b82:	d7 03       	nop
80004b84:	d7 03       	nop
80004b86:	d7 03       	nop
80004b88:	d7 03       	nop
80004b8a:	d7 03       	nop
80004b8c:	d7 03       	nop
80004b8e:	d7 03       	nop
80004b90:	d7 03       	nop
80004b92:	d7 03       	nop
80004b94:	d7 03       	nop
80004b96:	d7 03       	nop
80004b98:	d7 03       	nop
80004b9a:	d7 03       	nop
80004b9c:	d7 03       	nop
80004b9e:	d7 03       	nop
80004ba0:	d7 03       	nop
80004ba2:	d7 03       	nop
80004ba4:	d7 03       	nop
80004ba6:	d7 03       	nop
80004ba8:	d7 03       	nop
80004baa:	d7 03       	nop
80004bac:	d7 03       	nop
80004bae:	d7 03       	nop
80004bb0:	d7 03       	nop
80004bb2:	d7 03       	nop
80004bb4:	d7 03       	nop
80004bb6:	d7 03       	nop
80004bb8:	d7 03       	nop
80004bba:	d7 03       	nop
80004bbc:	d7 03       	nop
80004bbe:	d7 03       	nop
80004bc0:	d7 03       	nop
80004bc2:	d7 03       	nop
80004bc4:	d7 03       	nop
80004bc6:	d7 03       	nop
80004bc8:	d7 03       	nop
80004bca:	d7 03       	nop
80004bcc:	d7 03       	nop
80004bce:	d7 03       	nop
80004bd0:	d7 03       	nop
80004bd2:	d7 03       	nop
80004bd4:	d7 03       	nop
80004bd6:	d7 03       	nop
80004bd8:	d7 03       	nop
80004bda:	d7 03       	nop
80004bdc:	d7 03       	nop
80004bde:	d7 03       	nop
80004be0:	d7 03       	nop
80004be2:	d7 03       	nop
80004be4:	d7 03       	nop
80004be6:	d7 03       	nop
80004be8:	d7 03       	nop
80004bea:	d7 03       	nop
80004bec:	d7 03       	nop
80004bee:	d7 03       	nop
80004bf0:	d7 03       	nop
80004bf2:	d7 03       	nop
80004bf4:	d7 03       	nop
80004bf6:	d7 03       	nop
80004bf8:	d7 03       	nop
80004bfa:	d7 03       	nop
80004bfc:	d7 03       	nop
80004bfe:	d7 03       	nop
