// Seed: 2069281693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[-1] = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd22,
    parameter id_9  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout logic [7:0] id_18;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_18,
      id_4,
      id_11
  );
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout logic [7:0] id_14;
  output wire id_13;
  inout logic [7:0] id_12;
  inout wire id_11;
  inout wire _id_10;
  input wire _id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_12[-1];
  always @(id_14[id_9], posedge -1 or posedge id_18[1 : id_10]);
endmodule
