
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
13       C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06)

*******************************************************************
Modules that may have changed as a result of file changes: 33
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
1        COREAPB3_LIB.CoreAPB3.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
3        work.CoreResetP.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
4        work.CoreUARTapb_C0.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
5        work.CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
6        work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
7        work.CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
8        work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
9        work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
10       work.CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
11       work.CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_128.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
12       work.CoreUARTapb_C0_CoreUARTapb_C0_0_ram128x8_pa4.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
28       work.IO_INPUTS.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
29       work.IO_INPUTS_IO_INPUTS_0_IO.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
30       work.IO_OUTPUTS.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
31       work.IO_OUTPUTS_IO_OUTPUTS_0_IO.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
32       work.IO_TXBuf.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
33       work.IO_TXBuf_IO_TXBuf_0_IO.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
13       work.MSS_025.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
14       work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
15       work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
16       work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
17       work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
18       work.Ux2FPGA.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (module definition)
19       work.Ux2FPGA_sb.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
20       work.Ux2FPGA_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
21       work.Ux2FPGA_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
22       work.Ux2FPGA_sb_MSS.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
23       work.XTLOSC.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
24       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
25       work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)
26       work.spimasterports.spimaster may have changed because the following files changed:
                        C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v (2024-03-12 14:18:56, 2024-03-12 14:37:06) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 40
FID:  path (timestamp)
0        C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v (2023-09-19 10:36:57)
1        C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2023-09-19 10:36:57)
2        C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v (2023-09-19 10:36:57)
3        C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2023-09-18 14:43:35)
4        C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2023-09-18 14:43:35)
5        C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2023-09-18 14:43:36)
6        C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v (2024-02-26 08:54:21)
7        C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v (2024-02-26 08:54:21)
8        C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v (2024-02-26 08:54:21)
9        C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v (2024-02-26 08:54:21)
10       C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v (2024-02-26 08:54:21)
11       C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v (2024-02-26 08:54:21)
12       C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v (2024-02-26 08:54:21)
35       C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS.v (2024-02-26 11:11:26)
36       C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS_0\IO_INPUTS_IO_INPUTS_0_IO.v (2024-02-26 11:11:26)
37       C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS.v (2024-02-26 11:15:44)
38       C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS_0\IO_OUTPUTS_IO_OUTPUTS_0_IO.v (2024-02-26 11:15:44)
39       C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf.v (2024-03-05 16:35:53)
40       C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf_0\IO_TXBuf_IO_TXBuf_0_IO.v (2024-03-05 16:35:53)
14       C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v (2024-03-08 15:05:14)
15       C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v (2024-03-08 15:05:15)
16       C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v (2024-03-08 15:05:15)
17       C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v (2024-03-08 15:05:12)
18       C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v (2024-03-08 15:05:11)
19       C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd (2024-03-08 12:41:53)
20       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 03:25:45)
21       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\arith.vhd (2023-08-08 03:25:46)
22       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\location.map (2023-08-08 03:25:46)
23       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\numeric.vhd (2023-08-08 03:25:46)
24       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std.vhd (2023-08-08 03:25:46)
25       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd (2023-08-08 03:25:46)
26       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std_textio.vhd (2023-08-08 03:25:46)
27       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\unsigned.vhd (2023-08-08 03:25:46)
28       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\hyperents.vhd (2023-08-08 03:25:46)
29       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2023-08-08 03:25:46)
30       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\umr_capim.vhd (2023-08-08 03:25:46)
31       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 03:25:46)
32       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 03:25:46)
33       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 03:25:46)
34       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 03:25:46)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
