#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb693)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1cc5fe0 .scope module, "dpll" "dpll" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SignalIn";
    .port_info 1 /OUTPUT 1 "SignalOut";
    .port_info 2 /INPUT 1 "MainClock";
    .port_info 3 /OUTPUT 1 "Positive";
    .port_info 4 /OUTPUT 1 "Negative";
    .port_info 5 /OUTPUT 1 "Lead";
    .port_info 6 /OUTPUT 1 "Lag";
v0x1ce5320_0 .net "Lag", 0 0, v0x1ce35c0_0;  1 drivers
v0x1ce53e0_0 .net "Lead", 0 0, v0x1ce3680_0;  1 drivers
o0x7fd732933078 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ce54a0_0 .net "MainClock", 0 0, o0x7fd732933078;  0 drivers
v0x1ce5540_0 .net "Negative", 0 0, v0x1ce4f10_0;  1 drivers
v0x1ce55e0_0 .net "Positive", 0 0, v0x1ce4fb0_0;  1 drivers
o0x7fd7329331c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ce56d0_0 .net "SignalIn", 0 0, o0x7fd7329331c8;  0 drivers
v0x1ce5770_0 .net "SignalOut", 0 0, v0x1caeb10_0;  1 drivers
S_0x1cc6220 .scope module, "inst_freqdiv" "freqdivider" 2 31, 3 4 0, S_0x1cc5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MainClock";
    .port_info 1 /INPUT 1 "Positive";
    .port_info 2 /INPUT 1 "Negative";
    .port_info 3 /OUTPUT 1 "FrequencyOut";
P_0x1cad520 .param/l "DividerLength" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x1cad560 .param/l "DividerMaxValue" 0 3 18, +C4<00000000000000000000000000110000>;
v0x1cacd70_0 .var "DividerCounter", 6 0;
v0x1caeb10_0 .var "FrequencyOut", 0 0;
v0x1caf0f0_0 .net "MainClock", 0 0, o0x7fd732933078;  alias, 0 drivers
v0x1cab120_0 .net "Negative", 0 0, v0x1ce4f10_0;  alias, 1 drivers
v0x1cab710_0 .net "Positive", 0 0, v0x1ce4fb0_0;  alias, 1 drivers
E_0x1cc9c70 .event posedge, v0x1caf0f0_0;
S_0x1ce3240 .scope module, "inst_ph_cmp" "phasecomparator" 2 15, 4 3 0, S_0x1cc5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "InputSignal";
    .port_info 1 /INPUT 1 "OutputSignal";
    .port_info 2 /INPUT 1 "MainClock";
    .port_info 3 /OUTPUT 1 "Lead";
    .port_info 4 /OUTPUT 1 "Lag";
v0x1ca9bb0_0 .net "InputSignal", 0 0, o0x7fd7329331c8;  alias, 0 drivers
v0x1caa370_0 .net "InputSignalEdge", 0 0, L_0x1ce58e0;  1 drivers
v0x1ce3500_0 .var "InputSignalEdgeDet", 1 0;
v0x1ce35c0_0 .var "Lag", 0 0;
v0x1ce3680_0 .var "Lead", 0 0;
v0x1ce3790_0 .net "MainClock", 0 0, o0x7fd732933078;  alias, 0 drivers
v0x1ce3830_0 .net "OutputSignal", 0 0, v0x1caeb10_0;  alias, 1 drivers
L_0x7fd7328ea018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1ce3900_0 .net/2u *"_ivl_0", 1 0, L_0x7fd7328ea018;  1 drivers
L_0x1ce58e0 .cmp/eq 2, v0x1ce3500_0, L_0x7fd7328ea018;
S_0x1ce3a70 .scope module, "inst_zrwf" "variableresetrandomwalkfilter" 2 26, 5 4 0, S_0x1cc5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MainClock";
    .port_info 1 /INPUT 1 "Lead";
    .port_info 2 /INPUT 1 "Lag";
    .port_info 3 /OUTPUT 1 "Positive";
    .port_info 4 /OUTPUT 1 "Negative";
P_0x1c91d50 .param/l "N_FilterLength" 0 5 8, +C4<00000000000000000000000000001000>;
P_0x1c91d90 .param/l "N_FilterMaxValue" 0 5 10, +C4<00000000000000000000000000001000>;
P_0x1c91dd0 .param/l "N_FilterMinValue" 0 5 13, +C4<000000000000000000000000011111000>;
P_0x1c91e10 .param/l "N_FilterResetValue" 0 5 9, +C4<00000000000000000000000000001000>;
P_0x1c91e50 .param/l "ResetterCounterLength" 0 5 16, +C4<00000000000000000000000000000100>;
P_0x1c91e90 .param/l "ResetterCounterMaxValue" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x1c91ed0 .param/l "ResetterCounterMinValue" 0 5 20, +C4<000000000000000000000000000001101>;
v0x1ce4ae0_0 .net "Down", 0 0, v0x1ce48f0_0;  1 drivers
v0x1ce4ba0_0 .net "Lag", 0 0, v0x1ce35c0_0;  alias, 1 drivers
v0x1ce4c90_0 .net "Lead", 0 0, v0x1ce3680_0;  alias, 1 drivers
v0x1ce4d80_0 .net "MainClock", 0 0, o0x7fd732933078;  alias, 0 drivers
v0x1ce4e20_0 .var "N_FilterCounter", 7 0;
v0x1ce4f10_0 .var "Negative", 0 0;
v0x1ce4fb0_0 .var "Positive", 0 0;
v0x1ce5050_0 .var "ResetterCounter", 3 0;
v0x1ce50f0_0 .var "ResetterValue", 7 0;
v0x1ce51d0_0 .net "Up", 0 0, v0x1ce49e0_0;  1 drivers
S_0x1ce4080 .scope module, "inst_M_Filter" "randomwalkfilter" 5 27, 6 3 0, S_0x1ce3a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MainClock";
    .port_info 1 /INPUT 1 "Lead";
    .port_info 2 /INPUT 1 "Lag";
    .port_info 3 /OUTPUT 1 "Positive";
    .port_info 4 /OUTPUT 1 "Negative";
P_0x1cad010 .param/l "FilterLength" 0 6 8, +C4<00000000000000000000000000001000>;
P_0x1cad050 .param/l "FilterMaxValue" 0 6 10, +C4<00000000000000000000000000000100>;
P_0x1cad090 .param/l "FilterMinValue" 0 6 11, +C4<000000000000000000000000011111100>;
P_0x1cad0d0 .param/l "FilterResetValue" 0 6 9, +C4<00000000000000000000000000000100>;
v0x1ce4510_0 .var "FilterCounter", 7 0;
v0x1ce4610_0 .net "Lag", 0 0, v0x1ce35c0_0;  alias, 1 drivers
v0x1ce4700_0 .net "Lead", 0 0, v0x1ce3680_0;  alias, 1 drivers
v0x1ce4800_0 .net "MainClock", 0 0, o0x7fd732933078;  alias, 0 drivers
v0x1ce48f0_0 .var "Negative", 0 0;
v0x1ce49e0_0 .var "Positive", 0 0;
    .scope S_0x1ce3240;
T_0 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1ce3500_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1ca9bb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ce3500_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ce3240;
T_1 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1caa370_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.0, 4;
    %load/vec4 v0x1ce3830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.0;
    %assign/vec4 v0x1ce35c0_0, 0;
    %load/vec4 v0x1caa370_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.1, 4;
    %load/vec4 v0x1ce3830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.1;
    %assign/vec4 v0x1ce3680_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ce4080;
T_2 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1ce4510_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/1 T_2.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1ce4510_0;
    %pad/u 33;
    %cmpi/e 252, 0, 33;
    %flag_or 4, 8;
T_2.2;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ce4510_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1ce4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x1ce4510_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1ce4510_0, 0;
T_2.3 ;
    %load/vec4 v0x1ce4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x1ce4510_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x1ce4510_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ce4080;
T_3 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1ce4510_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1ce49e0_0, 0;
    %load/vec4 v0x1ce4510_0;
    %pad/u 33;
    %pushi/vec4 252, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1ce48f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ce3a70;
T_4 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1ce51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1ce5050_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/1 T_4.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1ce5050_0;
    %pad/u 33;
    %cmpi/u 13, 0, 33;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_4.4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x1ce5050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1ce5050_0, 0;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1ce4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x1ce5050_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_4.9, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1ce5050_0;
    %pad/u 33;
    %cmpi/u 13, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_4.9;
    %jmp/0xz  T_4.7, 5;
    %load/vec4 v0x1ce5050_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x1ce5050_0, 0;
T_4.7 ;
T_4.5 ;
T_4.1 ;
    %load/vec4 v0x1ce5050_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_4.12, 5;
    %load/vec4 v0x1ce5050_0;
    %pad/u 33;
    %cmpi/u 13, 0, 33;
    %flag_get/vec4 5;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ce5050_0, 0;
T_4.10 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ce3a70;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x1ce5050_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x1ce50f0_0, 0, 8;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ce3a70;
T_6 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1ce4e20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1ce4e20_0;
    %pad/u 33;
    %cmpi/e 248, 0, 33;
    %flag_or 4, 8;
T_6.2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1ce50f0_0;
    %assign/vec4 v0x1ce4e20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1ce4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x1ce4e20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1ce4e20_0, 0;
T_6.3 ;
    %load/vec4 v0x1ce4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x1ce4e20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x1ce4e20_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ce3a70;
T_7 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1ce4e20_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1ce4fb0_0, 0;
    %load/vec4 v0x1ce4e20_0;
    %pad/u 33;
    %pushi/vec4 248, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1ce4f10_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cc6220;
T_8 ;
    %wait E_0x1cc9c70;
    %load/vec4 v0x1cacd70_0;
    %pad/u 32;
    %cmpi/u 47, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.0, 5;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1cacd70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1cab120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1cacd70_0;
    %addi 2, 0, 7;
    %assign/vec4 v0x1cacd70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1cab710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1cacd70_0;
    %assign/vec4 v0x1cacd70_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1cacd70_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x1cacd70_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x1cacd70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1caeb10_0;
    %inv;
    %assign/vec4 v0x1caeb10_0, 0;
T_8.6 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "dpll.v";
    "./freqdivider.v";
    "./phasecomparator.v";
    "./variableresetrandomwalkfilter.v";
    "./randomwalkfilter.v";
