CAYMAN_RING_TYPE_CP1_INDEX,VAR_0
CAYMAN_RING_TYPE_CP2_INDEX,VAR_1
CAYMAN_RING_TYPE_DMA1_INDEX,VAR_2
CAYMAN_WB_DMA1_RPTR_OFFSET,VAR_3
CP_RB0_RPTR,VAR_4
CP_RB0_WPTR,VAR_5
CP_RB1_RPTR,VAR_6
CP_RB1_WPTR,VAR_7
CP_RB2_RPTR,VAR_8
CP_RB2_WPTR,VAR_9
DMA0_REGISTER_OFFSET,VAR_10
DMA1_REGISTER_OFFSET,VAR_11
DMA_PACKET,FUNC_0
DMA_PACKET_NOP,VAR_12
DMA_RB_RPTR,VAR_13
DMA_RB_WPTR,VAR_14
DRM_ERROR,FUNC_1
R600_RING_TYPE_DMA_INDEX,VAR_15
R600_WB_DMA_RPTR_OFFSET,VAR_16
RADEON_CP_PACKET2,VAR_17
RADEON_RING_TYPE_GFX_INDEX,VAR_18
RADEON_WB_CP1_RPTR_OFFSET,VAR_19
RADEON_WB_CP2_RPTR_OFFSET,VAR_20
RADEON_WB_CP_RPTR_OFFSET,VAR_21
cayman_dma_resume,FUNC_2
dev_err,FUNC_3
dev_warn,FUNC_4
evergreen_blit_init,FUNC_5
r600_blit_fini,FUNC_6
r600_vram_scratch_init,FUNC_7
radeon_fence_driver_start_ring,FUNC_8
radeon_ib_pool_init,FUNC_9
radeon_irq_kms_fini,FUNC_10
radeon_irq_kms_init,FUNC_11
radeon_ring_init,FUNC_12
radeon_vm_manager_init,FUNC_13
radeon_wb_init,FUNC_14
si_cp_load_microcode,FUNC_15
si_cp_resume,FUNC_16
si_gpu_init,FUNC_17
si_init_microcode,FUNC_18
si_irq_init,FUNC_19
si_irq_set,FUNC_20
si_mc_load_microcode,FUNC_21
si_mc_program,FUNC_22
si_pcie_gart_enable,FUNC_23
si_rlc_init,FUNC_24
si_startup,FUNC_25
rdev,VAR_22
ring,VAR_23
r,VAR_24
