0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Comparator_4bits.v,1600936026,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Comparator_4bits_t.v,,Comparator_4bits;_xnor;gt;lt,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Comparator_4bits_t.v,1600927807,verilog,,,,comp_testbench,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Decoder.v,1600849653,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Decoder_t.v,,Decoder;_xor;dec_3to8,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Decoder_t.v,1600927773,verilog,,,,Dec_testbench,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Mux_8bits.v,1600888737,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Mux_8bits_t.v,,Mux_8bits,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_Mux_8bits_t.v,1600927732,verilog,,,,Mux_8bits_t,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_RippleCarryAdder.v,1600889151,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_RippleCarryAdder_t.v,,FullAdder;Mux_1bit;RippleCarryAdder;XNOR,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Lab1_TeamX_comparator_4bit_testbenching/Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_RippleCarryAdder_t.v,1600927836,verilog,,,,Lab1_TeamX_RippleCarryAdder_t,,,,,,,,
