0.6
2019.1
May 24 2019
14:51:52
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/AESL_automem_input_image.v,1723454796,systemVerilog,,,,AESL_automem_input_image,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/AESL_automem_output_image.v,1723454796,systemVerilog,,,,AESL_automem_output_image,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image.autotb.v,1723454796,systemVerilog,,,,apatb_interpolate_image_top,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image.v,1723454770,systemVerilog,,,,interpolate_image,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image_faddfsub_32ns_32ns_32_4_full_dsp_1.v,1723454770,systemVerilog,,,,interpolate_image_faddfsub_32ns_32ns_32_4_full_dsp_1,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image_fmul_32ns_32ns_32_3_max_dsp_1.v,1723454770,systemVerilog,,,,interpolate_image_fmul_32ns_32ns_32_3_max_dsp_1,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image_fsub_32ns_32ns_32_4_full_dsp_1.v,1723454770,systemVerilog,,,,interpolate_image_fsub_32ns_32ns_32_4_full_dsp_1,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image_sitofp_32ns_32_4_1.v,1723454770,systemVerilog,,,,interpolate_image_sitofp_32ns_32_4_1,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/interpolate_image_sitofp_32s_32_4_1.v,1723454770,systemVerilog,,,,interpolate_image_sitofp_32s_32_4_1,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/ip/xil_defaultlib/interpolate_image_ap_faddfsub_2_full_dsp_32.vhd,1723454812,vhdl,,,,interpolate_image_ap_faddfsub_2_full_dsp_32,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/ip/xil_defaultlib/interpolate_image_ap_fmul_1_max_dsp_32.vhd,1723454809,vhdl,,,,interpolate_image_ap_fmul_1_max_dsp_32,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/ip/xil_defaultlib/interpolate_image_ap_fsub_2_full_dsp_32.vhd,1723454813,vhdl,,,,interpolate_image_ap_fsub_2_full_dsp_32,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/jpv/Msc/DisAltNiv/Proyectos/Proyecto5/vivado_interpolation/PR5_Interpolation/PR5_Interpolation/solution1/sim/verilog/ip/xil_defaultlib/interpolate_image_ap_sitofp_2_no_dsp_32.vhd,1723454810,vhdl,,,,interpolate_image_ap_sitofp_2_no_dsp_32,/home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
