Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/quartus/nios/DE2_115/qsys/nios.qsys --block-symbol-file --output-directory=/home/quartus/nios/DE2_115/qsys/nios --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading qsys/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding fft_cnt [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_cnt
Progress: Adding fft_img [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_img
Progress: Adding fft_real [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_real
Progress: Adding fft_start [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_start
Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag
Progress: Adding lcd [altera_avalon_lcd_16207 15.1]
Progress: Parameterizing module lcd
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_output [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_output
Progress: Adding pll [altpll 15.1]
Progress: Parameterizing module pll
Progress: Adding rs232 [altera_avalon_uart 15.1]
Progress: Parameterizing module rs232
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sram [altera_up_avalon_sram 15.1]
Progress: Parameterizing module sram
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.fft_cnt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.fft_img: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.fft_real: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.fft_start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/quartus/nios/DE2_115/qsys/nios.qsys --synthesis=VERILOG --output-directory=/home/quartus/nios/DE2_115/qsys/nios/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading qsys/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding fft_cnt [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_cnt
Progress: Adding fft_img [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_img
Progress: Adding fft_real [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_real
Progress: Adding fft_start [altera_avalon_pio 15.1]
Progress: Parameterizing module fft_start
Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag
Progress: Adding lcd [altera_avalon_lcd_16207 15.1]
Progress: Parameterizing module lcd
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_output [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_output
Progress: Adding pll [altpll 15.1]
Progress: Parameterizing module pll
Progress: Adding rs232 [altera_avalon_uart 15.1]
Progress: Parameterizing module rs232
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sram [altera_up_avalon_sram 15.1]
Progress: Parameterizing module sram
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.fft_cnt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.fft_img: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.fft_real: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.fft_start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Warning: nios: "No matching role found for rs232:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for rs232:s1:readyfordata (readyfordata)"
Info: cpu: "nios" instantiated altera_nios2_gen2 "cpu"
Info: fft_cnt: Starting RTL generation for module 'nios_fft_cnt'
Info: fft_cnt:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_fft_cnt --dir=/tmp/alt6820_4315566372554430538.dir/0040_fft_cnt_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0040_fft_cnt_gen//nios_fft_cnt_component_configuration.pl  --do_build_sim=0  ]
Info: fft_cnt: Done RTL generation for module 'nios_fft_cnt'
Info: fft_cnt: "nios" instantiated altera_avalon_pio "fft_cnt"
Info: fft_img: Starting RTL generation for module 'nios_fft_img'
Info: fft_img:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_fft_img --dir=/tmp/alt6820_4315566372554430538.dir/0041_fft_img_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0041_fft_img_gen//nios_fft_img_component_configuration.pl  --do_build_sim=0  ]
Info: fft_img: Done RTL generation for module 'nios_fft_img'
Info: fft_img: "nios" instantiated altera_avalon_pio "fft_img"
Info: fft_start: Starting RTL generation for module 'nios_fft_start'
Info: fft_start:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_fft_start --dir=/tmp/alt6820_4315566372554430538.dir/0042_fft_start_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0042_fft_start_gen//nios_fft_start_component_configuration.pl  --do_build_sim=0  ]
Info: fft_start: Done RTL generation for module 'nios_fft_start'
Info: fft_start: "nios" instantiated altera_avalon_pio "fft_start"
Info: jtag: Starting RTL generation for module 'nios_jtag'
Info: jtag:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=/tmp/alt6820_4315566372554430538.dir/0043_jtag_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0043_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'nios_jtag'
Info: jtag: "nios" instantiated altera_avalon_jtag_uart "jtag"
Info: lcd: Starting RTL generation for module 'nios_lcd'
Info: lcd:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios_lcd --dir=/tmp/alt6820_4315566372554430538.dir/0044_lcd_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0044_lcd_gen//nios_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'nios_lcd'
Info: lcd: "nios" instantiated altera_avalon_lcd_16207 "lcd"
Info: onchip_memory: Starting RTL generation for module 'nios_onchip_memory'
Info: onchip_memory:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=/tmp/alt6820_4315566372554430538.dir/0045_onchip_memory_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0045_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_onchip_memory'
Info: onchip_memory: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_output: Starting RTL generation for module 'nios_pio_output'
Info: pio_output:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_output --dir=/tmp/alt6820_4315566372554430538.dir/0046_pio_output_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0046_pio_output_gen//nios_pio_output_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output: Done RTL generation for module 'nios_pio_output'
Info: pio_output: "nios" instantiated altera_avalon_pio "pio_output"
Info: pll: "nios" instantiated altpll "pll"
Info: rs232: Starting RTL generation for module 'nios_rs232'
Info: rs232:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_rs232 --dir=/tmp/alt6820_4315566372554430538.dir/0049_rs232_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0049_rs232_gen//nios_rs232_component_configuration.pl  --do_build_sim=0  ]
Info: rs232: Done RTL generation for module 'nios_rs232'
Info: rs232: "nios" instantiated altera_avalon_uart "rs232"
Info: sdram: Starting RTL generation for module 'nios_sdram'
Info: sdram:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64/perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram --dir=/tmp/alt6820_4315566372554430538.dir/0050_sdram_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0050_sdram_gen//nios_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_sdram'
Info: sdram: "nios" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sram: Starting Generation of SRAM or SSRAM Controller
Info: sram: "nios" instantiated altera_up_avalon_sram "sram"
Info: timer: Starting RTL generation for module 'nios_timer'
Info: timer:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64//perl/bin/perl -I /home/quartus/altera/15.1/quartus/linux64//perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/quartus/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_timer --dir=/tmp/alt6820_4315566372554430538.dir/0052_timer_gen/ --quartus_dir=/home/quartus/altera/15.1/quartus --verilog --config=/tmp/alt6820_4315566372554430538.dir/0052_timer_gen//nios_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'nios_timer'
Info: timer: "nios" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_cpu_cpu'
Info: cpu:   Generation command is [exec /home/quartus/altera/15.1/quartus/linux64//eperlcmd -I /home/quartus/altera/15.1/quartus/linux64//perl/lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera/15.1/quartus/sopc_builder/bin -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/quartus/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_cpu --dir=/tmp/alt6820_4315566372554430538.dir/0055_cpu_gen/ --quartus_bindir=/home/quartus/altera/15.1/quartus/linux64/ --verilog --config=/tmp/alt6820_4315566372554430538.dir/0055_cpu_gen//nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.01.20 22:03:48 (*) Starting Nios II generation
Info: cpu: # 2016.01.20 22:03:48 (*)   Checking for plaintext license.
Info: cpu: # 2016.01.20 22:04:12 (*)   Plaintext license not found.
Info: cpu: # 2016.01.20 22:04:12 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.01.20 22:04:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.01.20 22:04:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.01.20 22:04:16 (*)   Creating all objects for CPU
Info: cpu: # 2016.01.20 22:04:16 (*)     Testbench
Info: cpu: # 2016.01.20 22:04:16 (*)     Instruction decoding
Info: cpu: # 2016.01.20 22:04:16 (*)       Instruction fields
Info: cpu: # 2016.01.20 22:04:16 (*)       Instruction decodes
Info: cpu: # 2016.01.20 22:04:17 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.01.20 22:04:17 (*)       Instruction controls
Info: cpu: # 2016.01.20 22:04:17 (*)     Pipeline frontend
Info: cpu: # 2016.01.20 22:04:17 (*)     Pipeline backend
Info: cpu: # 2016.01.20 22:04:18 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.01.20 22:04:20 (*)   Creating encrypted RTL
Info: cpu: # 2016.01.20 22:04:20 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_avalon_sram_slave_burst_adapter"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/quartus/nios/DE2_115/qsys/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 44 modules, 75 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
