#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55d4728813b0 .scope module, "cpu_tb" "cpu_tb" 2 16;
 .timescale -8 -12;
P_0x55d47289b9d0 .param/l "ADD_INSTR" 1 2 24, C4<0100>;
P_0x55d47289ba10 .param/l "AND_INSTR" 1 2 22, C4<0010>;
P_0x55d47289ba50 .param/l "CRA_BIT_NUMB" 1 2 38, +C4<00000000000000000000000000000100>;
P_0x55d47289ba90 .param/l "DEC_INSTR" 1 2 26, C4<0110>;
P_0x55d47289bad0 .param/l "INC_INSTR" 1 2 25, C4<0101>;
P_0x55d47289bb10 .param/l "IN_INSTR" 1 2 33, C4<1101>;
P_0x55d47289bb50 .param/l "JC_INSTR" 1 2 30, C4<1010>;
P_0x55d47289bb90 .param/l "JMP_INSTR" 1 2 28, C4<1000>;
P_0x55d47289bbd0 .param/l "JZ_INSTR" 1 2 29, C4<1001>;
P_0x55d47289bc10 .param/l "LDI_INSTR" 1 2 35, C4<1111>;
P_0x55d47289bc50 .param/l "LD_INSTR" 1 2 31, C4<1011>;
P_0x55d47289bc90 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 40, +C4<00000000000000000000000000000100>;
P_0x55d47289bcd0 .param/l "MEMORY_REGISTERS" 1 2 41, +C4<00000000000000000000000000010000>;
P_0x55d47289bd10 .param/l "NOP_INSTR" 1 2 20, C4<0000>;
P_0x55d47289bd50 .param/l "OPERATION_CODE_WIDTH" 1 2 37, +C4<00000000000000000000000000000011>;
P_0x55d47289bd90 .param/l "OR_INSTR" 1 2 23, C4<0011>;
P_0x55d47289bdd0 .param/l "OUT_INSTR" 1 2 34, C4<1110>;
P_0x55d47289be10 .param/l "REGISTER_WIDTH" 1 2 39, +C4<00000000000000000000000000000100>;
P_0x55d47289be50 .param/l "ST_INSTR" 1 2 32, C4<1100>;
P_0x55d47289be90 .param/l "SUB_INSTR" 1 2 27, C4<0111>;
P_0x55d47289bed0 .param/l "XOR_INSTR" 1 2 21, C4<0001>;
P_0x55d47289bf10 .param/l "clk_pulse" 1 2 43, +C4<00000000000000000000000000001010>;
P_0x55d47289bf50 .param/l "wait_one_bit" 1 2 44, +C4<0000000000000000000000000000000000000000000000000001010001011010>;
v0x55d4728c1730_0 .var "clk_tb", 0 0;
v0x55d4728c17f0_0 .var "current_byte", 7 0;
v0x55d4728c18d0_0 .var "data_array", 63 0;
v0x55d4728c1990_0 .var/i "i", 31 0;
v0x55d4728c1a70_0 .var "in_pins_tb", 3 0;
v0x55d4728c1b80_0 .var/i "j", 31 0;
v0x55d4728c1c40_0 .net "out_pins_tb", 3 0, L_0x55d47286dd20;  1 drivers
v0x55d4728c1d00_0 .var "p_programm_tb", 0 0;
v0x55d4728c1df0_0 .var "reset_tb", 0 0;
v0x55d4728c1e90_0 .var "rx_tb", 0 0;
S_0x55d4728780d0 .scope module, "dut" "cpu" 2 65, 3 1 0, S_0x55d4728813b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 4 "in_pins_i";
    .port_info 3 /OUTPUT 4 "out_pins_o";
    .port_info 4 /INPUT 1 "p_programm_i";
    .port_info 5 /INPUT 1 "rx_i";
P_0x55d4727d8ec0 .param/l "BAUD_COUNTS_PER_BIT" 0 3 12, +C4<00000000000000000000001000001001>;
P_0x55d4727d8f00 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x55d4727d8f40 .param/l "CLK_FREQ" 0 3 10, +C4<00000000100110001001011010000000>;
P_0x55d4727d8f80 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x55d4727d8fc0 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55d4727d9000 .param/l "MEMORY_REGISTERS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x55d4727d9040 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x55d4727d9080 .param/l "REGISTER_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x55d4727d90c0 .param/l "RX_COUNTER_BITWIDTH" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x55d4727d9100 .param/l "UART_BAUD_RATE" 0 3 8, +C4<00000000000000000100101100000000>;
P_0x55d4727d9140 .param/l "UART_DATA_LENGTH" 0 3 9, +C4<00000000000000000000000000001000>;
L_0x55d47286dd20 .functor BUFZ 4, v0x55d4728bbef0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55d47286d100 .functor BUFZ 4, v0x55d4728c1a70_0, C4<0000>, C4<0000>, C4<0000>;
v0x55d4728bee40_0 .net "a_alu_cpu", 3 0, v0x55d4728b46f0_0;  1 drivers
v0x55d4728bef20_0 .net "addr_mem_cpu", 3 0, v0x55d4728b4800_0;  1 drivers
v0x55d4728befe0_0 .net "b_alu_cpu", 3 0, v0x55d4728b4980_0;  1 drivers
v0x55d4728bf0d0_0 .net "carry_alu_cpu", 0 0, L_0x55d4728c4a40;  1 drivers
v0x55d4728bf170_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  1 drivers
v0x55d4728bf260_0 .net "data_a_cpu", 3 0, L_0x55d472871670;  1 drivers
v0x55d4728bf370_0 .net "data_in_cpu", 3 0, L_0x55d4728c2150;  1 drivers
v0x55d4728bf480_0 .net "data_ir_cpu", 3 0, v0x55d4728b8860_0;  1 drivers
v0x55d4728bf590_0 .net "data_mdr_cpu", 3 0, L_0x55d47286b8c0;  1 drivers
v0x55d4728bf650_0 .net "data_opnd_cpu", 3 0, L_0x55d47286e910;  1 drivers
v0x55d4728bf760_0 .net "data_out_cpu", 3 0, v0x55d4728bbef0_0;  1 drivers
v0x55d4728bf820_0 .net "in_pins_i", 3 0, v0x55d4728c1a70_0;  1 drivers
v0x55d4728bf8e0_0 .net "oc_alu_cpu", 2 0, v0x55d4728b5bd0_0;  1 drivers
v0x55d4728bf9f0_0 .net "out_pins_o", 3 0, L_0x55d47286dd20;  alias, 1 drivers
v0x55d4728bfad0_0 .net "p_active", 0 0, L_0x55d4728c4d30;  1 drivers
v0x55d4728bfbc0_0 .net "p_addr", 3 0, v0x55d4728bcb30_0;  1 drivers
v0x55d4728bfcd0_0 .net "p_data", 3 0, v0x55d4728bccd0_0;  1 drivers
v0x55d4728bfef0_0 .net "p_enable_mem_write", 0 0, v0x55d4728bce60_0;  1 drivers
v0x55d4728bffe0_0 .net "p_programm_i", 0 0, v0x55d4728c1d00_0;  1 drivers
v0x55d4728c0080_0 .net "read_data_mem_cpu", 3 0, v0x55d4728ba890_0;  1 drivers
v0x55d4728c0170_0 .net "read_en_mem_cpu", 0 0, v0x55d4728b66d0_0;  1 drivers
v0x55d4728c0260_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  1 drivers
v0x55d4728c0300_0 .net "result_alu_cpu", 3 0, v0x55d4728b31c0_0;  1 drivers
v0x55d4728c0410_0 .net "rx_data", 7 0, L_0x55d4728c4dd0;  1 drivers
v0x55d4728c0520_0 .net "rx_data_valid_strb", 0 0, v0x55d4728be560_0;  1 drivers
v0x55d4728c0610_0 .net "rx_i", 0 0, v0x55d4728c1e90_0;  1 drivers
v0x55d4728c06b0_0 .net "write_data_a_cpu", 3 0, v0x55d4728b69d0_0;  1 drivers
v0x55d4728c07a0_0 .net "write_data_in_cpu", 3 0, L_0x55d47286d100;  1 drivers
v0x55d4728c0860_0 .net "write_data_ir_cpu", 3 0, v0x55d4728b6ac0_0;  1 drivers
v0x55d4728c0950_0 .net "write_data_mdr_cpu", 3 0, v0x55d4728b6b80_0;  1 drivers
v0x55d4728c0a60_0 .net "write_data_mem_cpu", 3 0, v0x55d4728b6c60_0;  1 drivers
v0x55d4728c0b70_0 .net "write_data_opnd_cpu", 3 0, v0x55d4728b6d40_0;  1 drivers
v0x55d4728c0c80_0 .net "write_data_out_cpu", 3 0, v0x55d4728b6e20_0;  1 drivers
v0x55d4728c0fa0_0 .net "write_en_a_cpu", 0 0, v0x55d4728b6f00_0;  1 drivers
v0x55d4728c1090_0 .net "write_en_in_cpu", 0 0, v0x55d4728b6fd0_0;  1 drivers
v0x55d4728c1180_0 .net "write_en_ir_cpu", 0 0, v0x55d4728b7070_0;  1 drivers
v0x55d4728c1270_0 .net "write_en_mdr_cpu", 0 0, v0x55d4728b7130_0;  1 drivers
v0x55d4728c1360_0 .net "write_en_mem_cpu", 0 0, v0x55d4728b71f0_0;  1 drivers
v0x55d4728c1450_0 .net "write_en_opnd_cpu", 0 0, v0x55d4728b72b0_0;  1 drivers
v0x55d4728c1540_0 .net "write_en_out_cpu", 0 0, v0x55d4728b7370_0;  1 drivers
S_0x55d4728795f0 .scope module, "a_reg" "my_register" 3 107, 4 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55d4727e8770 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55d472871670 .functor BUFZ 4, v0x55d47286ea20_0, C4<0000>, C4<0000>, C4<0000>;
v0x55d47286c6f0_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d47286b9d0_0 .net "in_i", 3 0, v0x55d4728b69d0_0;  alias, 1 drivers
v0x55d47286bad0_0 .net "out_o", 3 0, L_0x55d472871670;  alias, 1 drivers
v0x55d47286ea20_0 .var "reg_val", 3 0;
v0x55d47286eb20_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d47288ec70_0 .net "write_en_i", 0 0, v0x55d4728b6f00_0;  alias, 1 drivers
E_0x55d4727dec90 .event posedge, v0x55d47286eb20_0, v0x55d47286c6f0_0;
S_0x55d47287a9c0 .scope module, "alu" "alu" 3 216, 5 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55d47289b4d0 .param/l "ALU_BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
P_0x55d47289b510 .param/l "OPERATION_CODE_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x7f106273f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4728c22f0 .functor XNOR 1, L_0x55d4728c21e0, L_0x7f106273f018, C4<0>, C4<0>;
L_0x55d4728c2360 .functor NOT 4, v0x55d4728b4980_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55d4728c2500 .functor XOR 4, v0x55d4728b46f0_0, v0x55d4728b4980_0, C4<0000>, C4<0000>;
L_0x55d4728c2600 .functor AND 4, v0x55d4728b46f0_0, v0x55d4728b4980_0, C4<1111>, C4<1111>;
L_0x55d4728c2670 .functor OR 4, v0x55d4728b46f0_0, v0x55d4728b4980_0, C4<0000>, C4<0000>;
v0x55d4728b2810_0 .net/2u *"_ivl_2", 0 0, L_0x7f106273f018;  1 drivers
v0x55d4728b2910_0 .net *"_ivl_4", 0 0, L_0x55d4728c22f0;  1 drivers
v0x55d4728b29d0_0 .net *"_ivl_6", 3 0, L_0x55d4728c2360;  1 drivers
v0x55d4728b2a90_0 .net "a_i", 3 0, v0x55d4728b46f0_0;  alias, 1 drivers
v0x55d4728b2b80_0 .net "add_sub", 0 0, L_0x55d4728c21e0;  1 drivers
v0x55d4728b2c70_0 .net "and_result", 3 0, L_0x55d4728c2600;  1 drivers
v0x55d4728b2d10_0 .net "b_add_sub", 3 0, L_0x55d4728c23d0;  1 drivers
v0x55d4728b2e00_0 .net "b_i", 3 0, v0x55d4728b4980_0;  alias, 1 drivers
v0x55d4728b2ec0_0 .net "carry_o", 0 0, L_0x55d4728c4a40;  alias, 1 drivers
v0x55d4728b3020_0 .net "oc_i", 2 0, v0x55d4728b5bd0_0;  alias, 1 drivers
v0x55d4728b30e0_0 .net "or_result", 3 0, L_0x55d4728c2670;  1 drivers
v0x55d4728b31c0_0 .var "result_o", 3 0;
v0x55d4728b32a0_0 .net "sum", 3 0, L_0x55d4728c4780;  1 drivers
v0x55d4728b3390_0 .net "xor_result", 3 0, L_0x55d4728c2500;  1 drivers
E_0x55d4727c1580/0 .event anyedge, v0x55d4728b3020_0, v0x55d4728b30e0_0, v0x55d4728b2c70_0, v0x55d4728b3390_0;
E_0x55d4727c1580/1 .event anyedge, v0x55d4728b2690_0;
E_0x55d4727c1580 .event/or E_0x55d4727c1580/0, E_0x55d4727c1580/1;
L_0x55d4728c21e0 .part v0x55d4728b5bd0_0, 1, 1;
L_0x55d4728c23d0 .functor MUXZ 4, L_0x55d4728c2360, v0x55d4728b4980_0, L_0x55d4728c22f0, C4<>;
S_0x55d47287bee0 .scope module, "cra" "carry_ripple_adder" 5 47, 6 1 0, S_0x55d47287a9c0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55d4728ac530 .param/l "CRA_BIT_NUMB" 0 6 2, +C4<00000000000000000000000000000100>;
L_0x55d4728c4710 .functor BUFZ 1, L_0x55d4728c21e0, C4<0>, C4<0>, C4<0>;
v0x55d4728b2160_0 .net *"_ivl_33", 0 0, L_0x55d4728c4710;  1 drivers
v0x55d4728b2240_0 .net "a_i", 3 0, v0x55d4728b46f0_0;  alias, 1 drivers
v0x55d4728b2320_0 .net "b_i", 3 0, L_0x55d4728c23d0;  alias, 1 drivers
v0x55d4728b23e0_0 .net "carry", 4 0, L_0x55d4728c4820;  1 drivers
v0x55d4728b24c0_0 .net "carry_i", 0 0, L_0x55d4728c21e0;  alias, 1 drivers
v0x55d4728b25d0_0 .net "carry_o", 0 0, L_0x55d4728c4a40;  alias, 1 drivers
v0x55d4728b2690_0 .net "sum_o", 3 0, L_0x55d4728c4780;  alias, 1 drivers
L_0x55d4728c2a60 .part v0x55d4728b46f0_0, 0, 1;
L_0x55d4728c2bb0 .part L_0x55d4728c23d0, 0, 1;
L_0x55d4728c2ce0 .part L_0x55d4728c4820, 0, 1;
L_0x55d4728c3230 .part v0x55d4728b46f0_0, 1, 1;
L_0x55d4728c3360 .part L_0x55d4728c23d0, 1, 1;
L_0x55d4728c3490 .part L_0x55d4728c4820, 1, 1;
L_0x55d4728c3a70 .part v0x55d4728b46f0_0, 2, 1;
L_0x55d4728c3ba0 .part L_0x55d4728c23d0, 2, 1;
L_0x55d4728c3d20 .part L_0x55d4728c4820, 2, 1;
L_0x55d4728c4290 .part v0x55d4728b46f0_0, 3, 1;
L_0x55d4728c4420 .part L_0x55d4728c23d0, 3, 1;
L_0x55d4728c4550 .part L_0x55d4728c4820, 3, 1;
L_0x55d4728c4780 .concat8 [ 1 1 1 1], L_0x55d4728c27c0, L_0x55d4728c2f30, L_0x55d4728c3770, L_0x55d4728c3f90;
LS_0x55d4728c4820_0_0 .concat8 [ 1 1 1 1], L_0x55d4728c4710, L_0x55d4728c29d0, L_0x55d4728c31a0, L_0x55d4728c39e0;
LS_0x55d4728c4820_0_4 .concat8 [ 1 0 0 0], L_0x55d4728c4200;
L_0x55d4728c4820 .concat8 [ 4 1 0 0], LS_0x55d4728c4820_0_0, LS_0x55d4728c4820_0_4;
L_0x55d4728c4a40 .part L_0x55d4728c4820, 4, 1;
S_0x55d47287c930 .scope generate, "adder_stage[0]" "adder_stage[0]" 6 19, 6 19 0, S_0x55d47287bee0;
 .timescale -8 -12;
P_0x55d4728ac6c0 .param/l "i" 1 6 19, +C4<00>;
S_0x55d47287d2b0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55d47287c930;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d4728c29d0 .functor OR 1, L_0x55d4728c2750, L_0x55d4728c2910, C4<0>, C4<0>;
v0x55d4728ad1b0_0 .net "a_i", 0 0, L_0x55d4728c2a60;  1 drivers
v0x55d4728ad270_0 .net "b_i", 0 0, L_0x55d4728c2bb0;  1 drivers
v0x55d4728ad340_0 .net "carry_ha_0", 0 0, L_0x55d4728c2750;  1 drivers
v0x55d4728ad440_0 .net "carry_ha_1", 0 0, L_0x55d4728c2910;  1 drivers
v0x55d4728ad510_0 .net "carry_i", 0 0, L_0x55d4728c2ce0;  1 drivers
v0x55d4728ad600_0 .net "carry_o", 0 0, L_0x55d4728c29d0;  1 drivers
v0x55d4728ad6a0_0 .net "sum_ab", 0 0, L_0x55d4728c26e0;  1 drivers
v0x55d4728ad790_0 .net "sum_o", 0 0, L_0x55d4728c27c0;  1 drivers
S_0x55d47287e7d0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55d47287d2b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c26e0 .functor XOR 1, L_0x55d4728c2a60, L_0x55d4728c2bb0, C4<0>, C4<0>;
L_0x55d4728c2750 .functor AND 1, L_0x55d4728c2a60, L_0x55d4728c2bb0, C4<1>, C4<1>;
v0x55d47288ed10_0 .net "a_i", 0 0, L_0x55d4728c2a60;  alias, 1 drivers
v0x55d4728ac900_0 .net "b_i", 0 0, L_0x55d4728c2bb0;  alias, 1 drivers
v0x55d4728ac9c0_0 .net "carry_o", 0 0, L_0x55d4728c2750;  alias, 1 drivers
v0x55d4728aca90_0 .net "sum_o", 0 0, L_0x55d4728c26e0;  alias, 1 drivers
S_0x55d4728acc00 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55d47287d2b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c27c0 .functor XOR 1, L_0x55d4728c26e0, L_0x55d4728c2ce0, C4<0>, C4<0>;
L_0x55d4728c2910 .functor AND 1, L_0x55d4728c26e0, L_0x55d4728c2ce0, C4<1>, C4<1>;
v0x55d4728ace00_0 .net "a_i", 0 0, L_0x55d4728c26e0;  alias, 1 drivers
v0x55d4728aced0_0 .net "b_i", 0 0, L_0x55d4728c2ce0;  alias, 1 drivers
v0x55d4728acf70_0 .net "carry_o", 0 0, L_0x55d4728c2910;  alias, 1 drivers
v0x55d4728ad040_0 .net "sum_o", 0 0, L_0x55d4728c27c0;  alias, 1 drivers
S_0x55d4728ad860 .scope generate, "adder_stage[1]" "adder_stage[1]" 6 19, 6 19 0, S_0x55d47287bee0;
 .timescale -8 -12;
P_0x55d4728ada60 .param/l "i" 1 6 19, +C4<01>;
S_0x55d4728adb20 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55d4728ad860;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d4728c31a0 .functor OR 1, L_0x55d4728c2ea0, L_0x55d4728c30c0, C4<0>, C4<0>;
v0x55d4728ae970_0 .net "a_i", 0 0, L_0x55d4728c3230;  1 drivers
v0x55d4728aea30_0 .net "b_i", 0 0, L_0x55d4728c3360;  1 drivers
v0x55d4728aeb00_0 .net "carry_ha_0", 0 0, L_0x55d4728c2ea0;  1 drivers
v0x55d4728aec00_0 .net "carry_ha_1", 0 0, L_0x55d4728c30c0;  1 drivers
v0x55d4728aecd0_0 .net "carry_i", 0 0, L_0x55d4728c3490;  1 drivers
v0x55d4728aedc0_0 .net "carry_o", 0 0, L_0x55d4728c31a0;  1 drivers
v0x55d4728aee60_0 .net "sum_ab", 0 0, L_0x55d4728c2e10;  1 drivers
v0x55d4728aef50_0 .net "sum_o", 0 0, L_0x55d4728c2f30;  1 drivers
S_0x55d4728addb0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55d4728adb20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c2e10 .functor XOR 1, L_0x55d4728c3230, L_0x55d4728c3360, C4<0>, C4<0>;
L_0x55d4728c2ea0 .functor AND 1, L_0x55d4728c3230, L_0x55d4728c3360, C4<1>, C4<1>;
v0x55d4728adfe0_0 .net "a_i", 0 0, L_0x55d4728c3230;  alias, 1 drivers
v0x55d4728ae0c0_0 .net "b_i", 0 0, L_0x55d4728c3360;  alias, 1 drivers
v0x55d4728ae180_0 .net "carry_o", 0 0, L_0x55d4728c2ea0;  alias, 1 drivers
v0x55d4728ae250_0 .net "sum_o", 0 0, L_0x55d4728c2e10;  alias, 1 drivers
S_0x55d4728ae3c0 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55d4728adb20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c2f30 .functor XOR 1, L_0x55d4728c2e10, L_0x55d4728c3490, C4<0>, C4<0>;
L_0x55d4728c30c0 .functor AND 1, L_0x55d4728c2e10, L_0x55d4728c3490, C4<1>, C4<1>;
v0x55d4728ae5c0_0 .net "a_i", 0 0, L_0x55d4728c2e10;  alias, 1 drivers
v0x55d4728ae690_0 .net "b_i", 0 0, L_0x55d4728c3490;  alias, 1 drivers
v0x55d4728ae730_0 .net "carry_o", 0 0, L_0x55d4728c30c0;  alias, 1 drivers
v0x55d4728ae800_0 .net "sum_o", 0 0, L_0x55d4728c2f30;  alias, 1 drivers
S_0x55d4728af020 .scope generate, "adder_stage[2]" "adder_stage[2]" 6 19, 6 19 0, S_0x55d47287bee0;
 .timescale -8 -12;
P_0x55d4728af200 .param/l "i" 1 6 19, +C4<010>;
S_0x55d4728af2c0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55d4728af020;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d4728c39e0 .functor OR 1, L_0x55d4728c3690, L_0x55d4728c3900, C4<0>, C4<0>;
v0x55d4728b01d0_0 .net "a_i", 0 0, L_0x55d4728c3a70;  1 drivers
v0x55d4728b0290_0 .net "b_i", 0 0, L_0x55d4728c3ba0;  1 drivers
v0x55d4728b0360_0 .net "carry_ha_0", 0 0, L_0x55d4728c3690;  1 drivers
v0x55d4728b0460_0 .net "carry_ha_1", 0 0, L_0x55d4728c3900;  1 drivers
v0x55d4728b0530_0 .net "carry_i", 0 0, L_0x55d4728c3d20;  1 drivers
v0x55d4728b0620_0 .net "carry_o", 0 0, L_0x55d4728c39e0;  1 drivers
v0x55d4728b06c0_0 .net "sum_ab", 0 0, L_0x55d4728c3600;  1 drivers
v0x55d4728b07b0_0 .net "sum_o", 0 0, L_0x55d4728c3770;  1 drivers
S_0x55d4728af580 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55d4728af2c0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c3600 .functor XOR 1, L_0x55d4728c3a70, L_0x55d4728c3ba0, C4<0>, C4<0>;
L_0x55d4728c3690 .functor AND 1, L_0x55d4728c3a70, L_0x55d4728c3ba0, C4<1>, C4<1>;
v0x55d4728af7b0_0 .net "a_i", 0 0, L_0x55d4728c3a70;  alias, 1 drivers
v0x55d4728af890_0 .net "b_i", 0 0, L_0x55d4728c3ba0;  alias, 1 drivers
v0x55d4728af950_0 .net "carry_o", 0 0, L_0x55d4728c3690;  alias, 1 drivers
v0x55d4728afa20_0 .net "sum_o", 0 0, L_0x55d4728c3600;  alias, 1 drivers
S_0x55d4728afb90 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55d4728af2c0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c3770 .functor XOR 1, L_0x55d4728c3600, L_0x55d4728c3d20, C4<0>, C4<0>;
L_0x55d4728c3900 .functor AND 1, L_0x55d4728c3600, L_0x55d4728c3d20, C4<1>, C4<1>;
v0x55d4728afe20_0 .net "a_i", 0 0, L_0x55d4728c3600;  alias, 1 drivers
v0x55d4728afef0_0 .net "b_i", 0 0, L_0x55d4728c3d20;  alias, 1 drivers
v0x55d4728aff90_0 .net "carry_o", 0 0, L_0x55d4728c3900;  alias, 1 drivers
v0x55d4728b0060_0 .net "sum_o", 0 0, L_0x55d4728c3770;  alias, 1 drivers
S_0x55d4728b0880 .scope generate, "adder_stage[3]" "adder_stage[3]" 6 19, 6 19 0, S_0x55d47287bee0;
 .timescale -8 -12;
P_0x55d4728b0a60 .param/l "i" 1 6 19, +C4<011>;
S_0x55d4728b0b40 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55d4728b0880;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d4728c4200 .functor OR 1, L_0x55d4728c3f00, L_0x55d4728c4120, C4<0>, C4<0>;
v0x55d4728b1ab0_0 .net "a_i", 0 0, L_0x55d4728c4290;  1 drivers
v0x55d4728b1b70_0 .net "b_i", 0 0, L_0x55d4728c4420;  1 drivers
v0x55d4728b1c40_0 .net "carry_ha_0", 0 0, L_0x55d4728c3f00;  1 drivers
v0x55d4728b1d40_0 .net "carry_ha_1", 0 0, L_0x55d4728c4120;  1 drivers
v0x55d4728b1e10_0 .net "carry_i", 0 0, L_0x55d4728c4550;  1 drivers
v0x55d4728b1f00_0 .net "carry_o", 0 0, L_0x55d4728c4200;  1 drivers
v0x55d4728b1fa0_0 .net "sum_ab", 0 0, L_0x55d4728c3e50;  1 drivers
v0x55d4728b2090_0 .net "sum_o", 0 0, L_0x55d4728c3f90;  1 drivers
S_0x55d4728b0dd0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x55d4728b0b40;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c3e50 .functor XOR 1, L_0x55d4728c4290, L_0x55d4728c4420, C4<0>, C4<0>;
L_0x55d4728c3f00 .functor AND 1, L_0x55d4728c4290, L_0x55d4728c4420, C4<1>, C4<1>;
v0x55d4728b1090_0 .net "a_i", 0 0, L_0x55d4728c4290;  alias, 1 drivers
v0x55d4728b1170_0 .net "b_i", 0 0, L_0x55d4728c4420;  alias, 1 drivers
v0x55d4728b1230_0 .net "carry_o", 0 0, L_0x55d4728c3f00;  alias, 1 drivers
v0x55d4728b1300_0 .net "sum_o", 0 0, L_0x55d4728c3e50;  alias, 1 drivers
S_0x55d4728b1470 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x55d4728b0b40;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d4728c3f90 .functor XOR 1, L_0x55d4728c3e50, L_0x55d4728c4550, C4<0>, C4<0>;
L_0x55d4728c4120 .functor AND 1, L_0x55d4728c3e50, L_0x55d4728c4550, C4<1>, C4<1>;
v0x55d4728b1700_0 .net "a_i", 0 0, L_0x55d4728c3e50;  alias, 1 drivers
v0x55d4728b17d0_0 .net "b_i", 0 0, L_0x55d4728c4550;  alias, 1 drivers
v0x55d4728b1870_0 .net "carry_o", 0 0, L_0x55d4728c4120;  alias, 1 drivers
v0x55d4728b1940_0 .net "sum_o", 0 0, L_0x55d4728c3f90;  alias, 1 drivers
S_0x55d4728b3520 .scope module, "cu" "control_unit" 3 236, 9 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "read_en_mem_o";
    .port_info 3 /OUTPUT 1 "write_en_mem_o";
    .port_info 4 /OUTPUT 4 "addr_mem_o";
    .port_info 5 /OUTPUT 4 "write_data_mem_o";
    .port_info 6 /INPUT 4 "read_data_mem_i";
    .port_info 7 /OUTPUT 1 "write_en_ir_o";
    .port_info 8 /OUTPUT 4 "write_data_ir_o";
    .port_info 9 /INPUT 4 "data_ir_i";
    .port_info 10 /OUTPUT 1 "write_en_a_o";
    .port_info 11 /OUTPUT 4 "write_data_a_o";
    .port_info 12 /INPUT 4 "data_a_i";
    .port_info 13 /OUTPUT 1 "write_en_mdr_o";
    .port_info 14 /OUTPUT 4 "write_data_mdr_o";
    .port_info 15 /INPUT 4 "data_mdr_i";
    .port_info 16 /OUTPUT 1 "write_en_opnd_o";
    .port_info 17 /OUTPUT 4 "write_data_opnd_o";
    .port_info 18 /INPUT 4 "data_opnd_i";
    .port_info 19 /OUTPUT 1 "write_en_in_o";
    .port_info 20 /INPUT 4 "data_in_i";
    .port_info 21 /OUTPUT 1 "write_en_out_o";
    .port_info 22 /OUTPUT 4 "write_data_out_o";
    .port_info 23 /OUTPUT 3 "oc_o";
    .port_info 24 /OUTPUT 4 "a_o";
    .port_info 25 /OUTPUT 4 "b_o";
    .port_info 26 /INPUT 4 "result_alu_i";
    .port_info 27 /INPUT 1 "carry_alu_i";
    .port_info 28 /INPUT 1 "p_programm_i";
    .port_info 29 /INPUT 4 "p_data_i";
    .port_info 30 /INPUT 4 "p_address_i";
    .port_info 31 /INPUT 1 "p_write_en_mem_i";
    .port_info 32 /OUTPUT 1 "p_active_o";
P_0x55d4728b36b0 .param/l "CRA_BIT_NUMB" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x55d4728b36f0 .param/l "MEMORY_ADDRESS_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0x55d4728b3730 .param/l "OPERATION_CODE_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
P_0x55d4728b3770 .param/l "REGISTER_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x55d4728b37b0 .param/l "stDECODE" 1 9 68, C4<011>;
P_0x55d4728b37f0 .param/l "stEXEC" 1 9 72, C4<111>;
P_0x55d4728b3830 .param/l "stEXEC_ALU" 1 9 71, C4<110>;
P_0x55d4728b3870 .param/l "stFETCH_I" 1 9 67, C4<010>;
P_0x55d4728b38b0 .param/l "stFETCH_MDR" 1 9 70, C4<101>;
P_0x55d4728b38f0 .param/l "stFETCH_O" 1 9 69, C4<100>;
P_0x55d4728b3930 .param/l "stPROGRAMM" 1 9 66, C4<001>;
P_0x55d4728b3970 .param/l "stRESET" 1 9 65, C4<000>;
L_0x55d4728c4ca0 .functor OR 1, v0x55d4728b5590_0, v0x55d4728b48c0_0, C4<0>, C4<0>;
L_0x7f106273f060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55d4728b4610_0 .net/2u *"_ivl_4", 2 0, L_0x7f106273f060;  1 drivers
v0x55d4728b46f0_0 .var "a_o", 3 0;
v0x55d4728b4800_0 .var "addr_mem_o", 3 0;
v0x55d4728b48c0_0 .var "alu_instr", 0 0;
v0x55d4728b4980_0 .var "b_o", 3 0;
v0x55d4728b4a90_0 .var "c_flag", 0 0;
v0x55d4728b4b30_0 .net "carry_alu_i", 0 0, L_0x55d4728c4a40;  alias, 1 drivers
v0x55d4728b4c20_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728b4cc0_0 .var "cu_state", 2 0;
v0x55d4728b4d80_0 .net "data_a_i", 3 0, L_0x55d472871670;  alias, 1 drivers
v0x55d4728b4e70_0 .net "data_in_i", 3 0, L_0x55d4728c2150;  alias, 1 drivers
v0x55d4728b4f30_0 .net "data_ir_i", 3 0, v0x55d4728b8860_0;  alias, 1 drivers
v0x55d4728b5010_0 .net "data_mdr_i", 3 0, L_0x55d47286b8c0;  alias, 1 drivers
v0x55d4728b50f0_0 .net "data_opnd_i", 3 0, L_0x55d47286e910;  alias, 1 drivers
v0x55d4728b51d0_0 .var "in_instr", 0 0;
v0x55d4728b5290_0 .var "inc_dec_instr", 0 0;
v0x55d4728b5350_0 .var "jc_instr", 0 0;
v0x55d4728b5410_0 .var "jmp_instr", 0 0;
v0x55d4728b54d0_0 .var "jz_instr", 0 0;
v0x55d4728b5590_0 .var "ld_instr", 0 0;
v0x55d4728b5650_0 .var "ldi_instr", 0 0;
v0x55d4728b5710_0 .net "mdr_instr", 0 0, L_0x55d4728c4ca0;  1 drivers
v0x55d4728b57d0_0 .var "next_c_flag", 0 0;
v0x55d4728b5890_0 .var "next_cu_state", 2 0;
v0x55d4728b5970_0 .var "next_programm_counter", 3 0;
v0x55d4728b5a50_0 .var "next_z_flag", 0 0;
v0x55d4728b5b10_0 .var "nop_instr", 0 0;
v0x55d4728b5bd0_0 .var "oc_o", 2 0;
v0x55d4728b5cc0_0 .net "opcode", 2 0, L_0x55d4728c4b70;  1 drivers
v0x55d4728b5d80_0 .var "operand_instr", 0 0;
v0x55d4728b5e40_0 .var "out_instr", 0 0;
v0x55d4728b5f00_0 .net "p_active_o", 0 0, L_0x55d4728c4d30;  alias, 1 drivers
v0x55d4728b5fc0_0 .net "p_address_i", 3 0, v0x55d4728bcb30_0;  alias, 1 drivers
v0x55d4728b62b0_0 .net "p_data_i", 3 0, v0x55d4728bccd0_0;  alias, 1 drivers
v0x55d4728b6390_0 .net "p_programm_i", 0 0, v0x55d4728c1d00_0;  alias, 1 drivers
v0x55d4728b6450_0 .net "p_write_en_mem_i", 0 0, v0x55d4728bce60_0;  alias, 1 drivers
v0x55d4728b6510_0 .var "programm_counter", 3 0;
v0x55d4728b65f0_0 .net "read_data_mem_i", 3 0, v0x55d4728ba890_0;  alias, 1 drivers
v0x55d4728b66d0_0 .var "read_en_mem_o", 0 0;
v0x55d4728b6790_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728b6860_0 .net "result_alu_i", 3 0, v0x55d4728b31c0_0;  alias, 1 drivers
v0x55d4728b6930_0 .var "st_instr", 0 0;
v0x55d4728b69d0_0 .var "write_data_a_o", 3 0;
v0x55d4728b6ac0_0 .var "write_data_ir_o", 3 0;
v0x55d4728b6b80_0 .var "write_data_mdr_o", 3 0;
v0x55d4728b6c60_0 .var "write_data_mem_o", 3 0;
v0x55d4728b6d40_0 .var "write_data_opnd_o", 3 0;
v0x55d4728b6e20_0 .var "write_data_out_o", 3 0;
v0x55d4728b6f00_0 .var "write_en_a_o", 0 0;
v0x55d4728b6fd0_0 .var "write_en_in_o", 0 0;
v0x55d4728b7070_0 .var "write_en_ir_o", 0 0;
v0x55d4728b7130_0 .var "write_en_mdr_o", 0 0;
v0x55d4728b71f0_0 .var "write_en_mem_o", 0 0;
v0x55d4728b72b0_0 .var "write_en_opnd_o", 0 0;
v0x55d4728b7370_0 .var "write_en_out_o", 0 0;
v0x55d4728b7430_0 .var "z_flag", 0 0;
E_0x55d47289b0e0 .event anyedge, v0x55d4728b7430_0, v0x55d4728b4cc0_0, v0x55d4728b31c0_0;
E_0x55d47289b600 .event anyedge, v0x55d4728b4a90_0, v0x55d4728b4cc0_0, v0x55d4728b25d0_0;
E_0x55d47289b1c0/0 .event anyedge, v0x55d4728b6510_0, v0x55d4728b4cc0_0, v0x55d4728b6450_0, v0x55d4728b5fc0_0;
E_0x55d47289b1c0/1 .event anyedge, v0x55d4728b62b0_0, v0x55d4728b65f0_0, v0x55d4728b5290_0, v0x55d4728b50f0_0;
E_0x55d47289b1c0/2 .event anyedge, v0x55d47286bad0_0, v0x55d4728b5010_0, v0x55d4728b31c0_0, v0x55d4728b5410_0;
E_0x55d47289b1c0/3 .event anyedge, v0x55d4728b54d0_0, v0x55d4728b7430_0, v0x55d4728b5350_0, v0x55d4728b4a90_0;
E_0x55d47289b1c0/4 .event anyedge, v0x55d4728b5590_0, v0x55d4728b6930_0, v0x55d4728b51d0_0, v0x55d4728b4e70_0;
E_0x55d47289b1c0/5 .event anyedge, v0x55d4728b5e40_0, v0x55d4728b5650_0;
E_0x55d47289b1c0 .event/or E_0x55d47289b1c0/0, E_0x55d47289b1c0/1, E_0x55d47289b1c0/2, E_0x55d47289b1c0/3, E_0x55d47289b1c0/4, E_0x55d47289b1c0/5;
E_0x55d4728b4500/0 .event anyedge, v0x55d4728b4cc0_0, v0x55d4728b6390_0, v0x55d4728b5b10_0, v0x55d4728b5d80_0;
E_0x55d4728b4500/1 .event anyedge, v0x55d4728b5710_0, v0x55d4728b48c0_0;
E_0x55d4728b4500 .event/or E_0x55d4728b4500/0, E_0x55d4728b4500/1;
E_0x55d4728b45b0 .event anyedge, v0x55d4728b4f30_0, v0x55d4728b5cc0_0;
L_0x55d4728c4b70 .part v0x55d4728b8860_0, 0, 3;
L_0x55d4728c4d30 .cmp/eq 3, v0x55d4728b4cc0_0, L_0x7f106273f060;
S_0x55d4728b7910 .scope module, "in_reg" "my_register" 3 177, 4 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55d4728b7aa0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55d4728c2150 .functor BUFZ 4, v0x55d4728b7f10_0, C4<0000>, C4<0000>, C4<0000>;
v0x55d4728b7c50_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728b7d60_0 .net "in_i", 3 0, L_0x55d47286d100;  alias, 1 drivers
v0x55d4728b7e40_0 .net "out_o", 3 0, L_0x55d4728c2150;  alias, 1 drivers
v0x55d4728b7f10_0 .var "reg_val", 3 0;
v0x55d4728b7fd0_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728b8110_0 .net "write_en_i", 0 0, v0x55d4728b6fd0_0;  alias, 1 drivers
S_0x55d4728b8230 .scope module, "ir_reg" "my_register" 3 121, 4 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55d4728b8460 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x55d4728b85b0_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728b8670_0 .net "in_i", 3 0, v0x55d4728b6ac0_0;  alias, 1 drivers
v0x55d4728b8760_0 .net "out_o", 3 0, v0x55d4728b8860_0;  alias, 1 drivers
v0x55d4728b8860_0 .var "reg_val", 3 0;
v0x55d4728b8900_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728b89f0_0 .net "write_en_i", 0 0, v0x55d4728b7070_0;  alias, 1 drivers
S_0x55d4728b8b40 .scope module, "mdr_reg" "my_register" 3 135, 4 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55d4728b8d20 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55d47286b8c0 .functor BUFZ 4, v0x55d4728b9150_0, C4<0000>, C4<0000>, C4<0000>;
v0x55d4728b8ea0_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728b8f60_0 .net "in_i", 3 0, v0x55d4728b6b80_0;  alias, 1 drivers
v0x55d4728b9050_0 .net "out_o", 3 0, L_0x55d47286b8c0;  alias, 1 drivers
v0x55d4728b9150_0 .var "reg_val", 3 0;
v0x55d4728b91f0_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728b9320_0 .net "write_en_i", 0 0, v0x55d4728b7130_0;  alias, 1 drivers
S_0x55d4728b9470 .scope module, "memory" "reg_memory" 3 196, 10 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x55d4728b9600 .param/l "ADD_INSTR" 1 10 23, C4<0100>;
P_0x55d4728b9640 .param/l "AND_INSTR" 1 10 21, C4<0010>;
P_0x55d4728b9680 .param/l "DEC_INSTR" 1 10 25, C4<0110>;
P_0x55d4728b96c0 .param/l "INC_INSTR" 1 10 24, C4<0101>;
P_0x55d4728b9700 .param/l "IN_INSTR" 1 10 32, C4<1101>;
P_0x55d4728b9740 .param/l "JC_INSTR" 1 10 29, C4<1010>;
P_0x55d4728b9780 .param/l "JMP_INSTR" 1 10 27, C4<1000>;
P_0x55d4728b97c0 .param/l "JZ_INSTR" 1 10 28, C4<1001>;
P_0x55d4728b9800 .param/l "LDI_INSTR" 1 10 34, C4<1111>;
P_0x55d4728b9840 .param/l "LD_INSTR" 1 10 30, C4<1011>;
P_0x55d4728b9880 .param/l "MEMORY_ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000100>;
P_0x55d4728b98c0 .param/l "MEMORY_REGISTERS" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x55d4728b9900 .param/l "NOP_INSTR" 1 10 19, C4<0000>;
P_0x55d4728b9940 .param/l "OR_INSTR" 1 10 22, C4<0011>;
P_0x55d4728b9980 .param/l "OUT_INSTR" 1 10 33, C4<1110>;
P_0x55d4728b99c0 .param/l "REGISTER_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x55d4728b9a00 .param/l "ST_INSTR" 1 10 31, C4<1100>;
P_0x55d4728b9a40 .param/l "SUB_INSTR" 1 10 26, C4<0111>;
P_0x55d4728b9a80 .param/l "XOR_INSTR" 1 10 20, C4<0001>;
v0x55d4728ba5e0_0 .net "addr_i", 3 0, v0x55d4728b4800_0;  alias, 1 drivers
v0x55d4728ba6f0_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728ba790_0 .net "data_i", 3 0, v0x55d4728b6c60_0;  alias, 1 drivers
v0x55d4728ba890_0 .var "data_o", 3 0;
v0x55d4728ba960_0 .net "read_en_i", 0 0, v0x55d4728b66d0_0;  alias, 1 drivers
v0x55d4728baa50 .array "reg_vals", 15 0, 3 0;
v0x55d4728bacb0_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728bad50_0 .net "write_en_i", 0 0, v0x55d4728b71f0_0;  alias, 1 drivers
v0x55d4728baa50_0 .array/port v0x55d4728baa50, 0;
v0x55d4728baa50_1 .array/port v0x55d4728baa50, 1;
E_0x55d4728ba500/0 .event anyedge, v0x55d4728b66d0_0, v0x55d4728b4800_0, v0x55d4728baa50_0, v0x55d4728baa50_1;
v0x55d4728baa50_2 .array/port v0x55d4728baa50, 2;
v0x55d4728baa50_3 .array/port v0x55d4728baa50, 3;
v0x55d4728baa50_4 .array/port v0x55d4728baa50, 4;
v0x55d4728baa50_5 .array/port v0x55d4728baa50, 5;
E_0x55d4728ba500/1 .event anyedge, v0x55d4728baa50_2, v0x55d4728baa50_3, v0x55d4728baa50_4, v0x55d4728baa50_5;
v0x55d4728baa50_6 .array/port v0x55d4728baa50, 6;
v0x55d4728baa50_7 .array/port v0x55d4728baa50, 7;
v0x55d4728baa50_8 .array/port v0x55d4728baa50, 8;
v0x55d4728baa50_9 .array/port v0x55d4728baa50, 9;
E_0x55d4728ba500/2 .event anyedge, v0x55d4728baa50_6, v0x55d4728baa50_7, v0x55d4728baa50_8, v0x55d4728baa50_9;
v0x55d4728baa50_10 .array/port v0x55d4728baa50, 10;
v0x55d4728baa50_11 .array/port v0x55d4728baa50, 11;
v0x55d4728baa50_12 .array/port v0x55d4728baa50, 12;
v0x55d4728baa50_13 .array/port v0x55d4728baa50, 13;
E_0x55d4728ba500/3 .event anyedge, v0x55d4728baa50_10, v0x55d4728baa50_11, v0x55d4728baa50_12, v0x55d4728baa50_13;
v0x55d4728baa50_14 .array/port v0x55d4728baa50, 14;
v0x55d4728baa50_15 .array/port v0x55d4728baa50, 15;
E_0x55d4728ba500/4 .event anyedge, v0x55d4728baa50_14, v0x55d4728baa50_15;
E_0x55d4728ba500 .event/or E_0x55d4728ba500/0, E_0x55d4728ba500/1, E_0x55d4728ba500/2, E_0x55d4728ba500/3, E_0x55d4728ba500/4;
S_0x55d4728baf20 .scope module, "opnd_reg" "my_register" 3 149, 4 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55d4728bb100 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55d47286e910 .functor BUFZ 4, v0x55d4728bb5f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55d4728bb340_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728bb400_0 .net "in_i", 3 0, v0x55d4728b6d40_0;  alias, 1 drivers
v0x55d4728bb4f0_0 .net "out_o", 3 0, L_0x55d47286e910;  alias, 1 drivers
v0x55d4728bb5f0_0 .var "reg_val", 3 0;
v0x55d4728bb690_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728bb780_0 .net "write_en_i", 0 0, v0x55d4728b72b0_0;  alias, 1 drivers
S_0x55d4728bb8d0 .scope module, "out_reg" "my_register" 3 163, 4 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55d4728b8410 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x55d4728bbc70_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728bbd30_0 .net "in_i", 3 0, v0x55d4728b6e20_0;  alias, 1 drivers
v0x55d4728bbe20_0 .net "out_o", 3 0, v0x55d4728bbef0_0;  alias, 1 drivers
v0x55d4728bbef0_0 .var "reg_val", 3 0;
v0x55d4728bbfd0_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728bc0c0_0 .net "write_en_i", 0 0, v0x55d4728b7370_0;  alias, 1 drivers
S_0x55d4728bc210 .scope module, "prog" "programmer" 3 297, 11 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "active_i";
    .port_info 3 /INPUT 8 "uart_data_i";
    .port_info 4 /INPUT 1 "data_valid_strb_i";
    .port_info 5 /OUTPUT 4 "data_o";
    .port_info 6 /OUTPUT 4 "addr_o";
    .port_info 7 /OUTPUT 1 "enable_write_memory_o";
P_0x55d4728bc3f0 .param/l "MEMORY_ADDRESS_WIDTH" 0 11 4, +C4<00000000000000000000000000000100>;
P_0x55d4728bc430 .param/l "REGISTER_WIDTH" 0 11 3, +C4<00000000000000000000000000000100>;
P_0x55d4728bc470 .param/l "UART_DATA_LENGTH" 0 11 2, +C4<00000000000000000000000000001000>;
P_0x55d4728bc4b0 .param/l "stFIRST" 1 11 30, C4<01>;
P_0x55d4728bc4f0 .param/l "stIDLE" 1 11 29, C4<00>;
P_0x55d4728bc530 .param/l "stSECOND" 1 11 31, C4<10>;
v0x55d4728bc980_0 .net "active_i", 0 0, L_0x55d4728c4d30;  alias, 1 drivers
v0x55d4728bca70_0 .var "addr", 3 0;
v0x55d4728bcb30_0 .var "addr_o", 3 0;
v0x55d4728bcc30_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728bccd0_0 .var "data_o", 3 0;
v0x55d4728bcdc0_0 .net "data_valid_strb_i", 0 0, v0x55d4728be560_0;  alias, 1 drivers
v0x55d4728bce60_0 .var "enable_write_memory_o", 0 0;
v0x55d4728bcf30_0 .var "next_addr", 3 0;
v0x55d4728bcff0_0 .var "next_rx_input", 7 0;
v0x55d4728bd0d0_0 .var "next_state", 1 0;
v0x55d4728bd1b0_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728bd250_0 .var "rx_input", 7 0;
v0x55d4728bd330_0 .var "state", 1 0;
v0x55d4728bd410_0 .net "uart_data_i", 7 0, L_0x55d4728c4dd0;  alias, 1 drivers
E_0x55d4728ba3d0 .event anyedge, v0x55d4728bd330_0, v0x55d4728bca70_0;
E_0x55d4728bc8b0 .event anyedge, v0x55d4728bca70_0, v0x55d4728b5f00_0, v0x55d4728bcdc0_0, v0x55d4728bd330_0;
E_0x55d4728bc920 .event anyedge, v0x55d4728bd410_0, v0x55d4728bd250_0, v0x55d4728bcdc0_0;
S_0x55d4728bd5f0 .scope module, "rx" "uart_rx" 3 320, 12 1 0, S_0x55d4728780d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "rx_i";
    .port_info 3 /OUTPUT 8 "data_o";
    .port_info 4 /OUTPUT 1 "data_valid_strb_o";
P_0x55d4728bd780 .param/l "BAUD_COUNTS_PER_BIT" 0 12 6, +C4<00000000000000000000001000001001>;
P_0x55d4728bd7c0 .param/l "BAUD_COUNTS_PER_BIT_HALF" 1 12 25, +C4<00000000000000000000000100000100>;
P_0x55d4728bd800 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 12 7, +C4<00000000000000000000000000001010>;
P_0x55d4728bd840 .param/l "CLK_FREQ" 0 12 4, +C4<00000000100110001001011010000000>;
P_0x55d4728bd880 .param/l "RX_COUNTER_BITWIDTH" 0 12 5, +C4<00000000000000000000000000000011>;
P_0x55d4728bd8c0 .param/l "UART_BAUD_RATE" 0 12 2, +C4<00000000000000000100101100000000>;
P_0x55d4728bd900 .param/l "UART_DATA_LENGTH" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x55d4728bd940 .param/l "stIDLE" 1 12 28, C4<00>;
P_0x55d4728bd980 .param/l "stRECEIVING" 1 12 30, C4<10>;
P_0x55d4728bd9c0 .param/l "stSTARTBIT" 1 12 29, C4<01>;
P_0x55d4728bda00 .param/l "stSTOPBIT" 1 12 31, C4<11>;
L_0x55d4728c4dd0 .functor BUFZ 8, v0x55d4728beb20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55d4728be2c0_0 .var "baud_counter_val", 9 0;
v0x55d4728be3a0_0 .net "clk_i", 0 0, v0x55d4728c1730_0;  alias, 1 drivers
v0x55d4728be460_0 .net "data_o", 7 0, L_0x55d4728c4dd0;  alias, 1 drivers
v0x55d4728be560_0 .var "data_valid_strb_o", 0 0;
v0x55d4728be630_0 .var "next_baud_counter_val", 9 0;
v0x55d4728be720_0 .var "next_rx_counter_val", 2 0;
v0x55d4728be7e0_0 .var "next_rx_data", 7 0;
v0x55d4728be8c0_0 .var "next_rx_state", 1 0;
v0x55d4728be9a0_0 .net "reset_i", 0 0, v0x55d4728c1df0_0;  alias, 1 drivers
v0x55d4728bea40_0 .var "rx_counter_val", 2 0;
v0x55d4728beb20_0 .var "rx_data", 7 0;
v0x55d4728bec00_0 .net "rx_i", 0 0, v0x55d4728c1e90_0;  alias, 1 drivers
v0x55d4728becc0_0 .var "rx_state", 1 0;
E_0x55d4728be090 .event anyedge, v0x55d4728be8c0_0, v0x55d4728becc0_0;
E_0x55d4728be0f0 .event anyedge, v0x55d4728beb20_0, v0x55d4728bec00_0, v0x55d4728be2c0_0, v0x55d4728becc0_0;
E_0x55d4728be160 .event anyedge, v0x55d4728be2c0_0, v0x55d4728becc0_0, v0x55d4728bea40_0;
E_0x55d4728be1c0 .event anyedge, v0x55d4728becc0_0, v0x55d4728be2c0_0;
E_0x55d4728be250 .event anyedge, v0x55d4728bec00_0, v0x55d4728bea40_0, v0x55d4728be2c0_0, v0x55d4728becc0_0;
    .scope S_0x55d4728795f0;
T_0 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d47286eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d47286ea20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d47288ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55d47286b9d0_0;
    %assign/vec4 v0x55d47286ea20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d4728b8230;
T_1 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728b8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728b8860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d4728b89f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d4728b8670_0;
    %assign/vec4 v0x55d4728b8860_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d4728b8b40;
T_2 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728b91f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728b9150_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d4728b9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55d4728b8f60_0;
    %assign/vec4 v0x55d4728b9150_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d4728baf20;
T_3 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728bb690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728bb5f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d4728bb780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d4728bb400_0;
    %assign/vec4 v0x55d4728bb5f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d4728bb8d0;
T_4 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728bbfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728bbef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d4728bc0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d4728bbd30_0;
    %assign/vec4 v0x55d4728bbef0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d4728b7910;
T_5 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728b7fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728b7f10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d4728b8110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d4728b7d60_0;
    %assign/vec4 v0x55d4728b7f10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d4728b9470;
T_6 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728bacb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d4728bad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55d4728ba790_0;
    %load/vec4 v0x55d4728ba5e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d4728baa50, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d4728b9470;
T_7 ;
    %wait E_0x55d4728ba500;
    %load/vec4 v0x55d4728ba960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d4728ba5e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55d4728baa50, 4;
    %store/vec4 v0x55d4728ba890_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728ba890_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d47287a9c0;
T_8 ;
    %wait E_0x55d4727c1580;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55d4728b31c0_0, 0, 4;
    %load/vec4 v0x55d4728b3020_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55d4728b32a0_0;
    %store/vec4 v0x55d4728b31c0_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d4728b3020_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55d4728b31c0_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x55d4728b3390_0;
    %store/vec4 v0x55d4728b31c0_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x55d4728b2c70_0;
    %store/vec4 v0x55d4728b31c0_0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x55d4728b30e0_0;
    %store/vec4 v0x55d4728b31c0_0, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d4728b3520;
T_9 ;
    %wait E_0x55d4728b45b0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d4728b5bd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b48c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b54d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b6930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b51d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5650_0, 0, 1;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_9.2, 4;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5d80_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5b10_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b48c0_0, 0, 1;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x55d4728b5bd0_0, 0, 3;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_9.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d4728b4f30_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_9.9;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5290_0, 0, 1;
T_9.7 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55d4728b5cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5410_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b54d0_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5350_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5590_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6930_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b51d0_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5e40_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5650_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d4728b3520;
T_10 ;
    %wait E_0x55d4728b4500;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %load/vec4 v0x55d4728b4cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x55d4728b6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x55d4728b6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x55d4728b5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x55d4728b5d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55d4728b5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.19 ;
T_10.17 ;
T_10.15 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x55d4728b5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x55d4728b48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.23 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x55d4728b6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.25 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x55d4728b6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d4728b5890_0, 0, 3;
T_10.27 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d4728b3520;
T_11 ;
    %wait E_0x55d47289b1c0;
    %load/vec4 v0x55d4728b6510_0;
    %store/vec4 v0x55d4728b5970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b66d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b71f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b4800_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b6c60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b7370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b6e20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b72b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b6d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b7130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b6b80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b7070_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b6ac0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b6f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b69d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b46f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b4980_0, 0, 4;
    %load/vec4 v0x55d4728b4cc0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d4728b4cc0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55d4728b6510_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55d4728b5970_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x55d4728b4cc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55d4728b6450_0;
    %store/vec4 v0x55d4728b71f0_0, 0, 1;
    %load/vec4 v0x55d4728b5fc0_0;
    %store/vec4 v0x55d4728b4800_0, 0, 4;
    %load/vec4 v0x55d4728b62b0_0;
    %store/vec4 v0x55d4728b6c60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b5970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728b69d0_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b66d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b7070_0, 0, 1;
    %load/vec4 v0x55d4728b6510_0;
    %store/vec4 v0x55d4728b4800_0, 0, 4;
    %load/vec4 v0x55d4728b65f0_0;
    %store/vec4 v0x55d4728b6ac0_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b66d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b72b0_0, 0, 1;
    %load/vec4 v0x55d4728b6510_0;
    %store/vec4 v0x55d4728b4800_0, 0, 4;
    %load/vec4 v0x55d4728b65f0_0;
    %store/vec4 v0x55d4728b6d40_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b7130_0, 0, 1;
    %load/vec4 v0x55d4728b5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d4728b6b80_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b66d0_0, 0, 1;
    %load/vec4 v0x55d4728b50f0_0;
    %store/vec4 v0x55d4728b4800_0, 0, 4;
    %load/vec4 v0x55d4728b65f0_0;
    %store/vec4 v0x55d4728b6b80_0, 0, 4;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55d4728b4d80_0;
    %store/vec4 v0x55d4728b46f0_0, 0, 4;
    %load/vec4 v0x55d4728b5010_0;
    %store/vec4 v0x55d4728b4980_0, 0, 4;
    %load/vec4 v0x55d4728b6860_0;
    %store/vec4 v0x55d4728b69d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6f00_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55d4728b5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x55d4728b50f0_0;
    %store/vec4 v0x55d4728b5970_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x55d4728b54d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.17, 9;
    %load/vec4 v0x55d4728b7430_0;
    %and;
T_11.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x55d4728b50f0_0;
    %store/vec4 v0x55d4728b5970_0, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x55d4728b5350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x55d4728b4a90_0;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55d4728b50f0_0;
    %store/vec4 v0x55d4728b5970_0, 0, 4;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x55d4728b5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6f00_0, 0, 1;
    %load/vec4 v0x55d4728b5010_0;
    %store/vec4 v0x55d4728b69d0_0, 0, 4;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x55d4728b6930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b71f0_0, 0, 1;
    %load/vec4 v0x55d4728b50f0_0;
    %store/vec4 v0x55d4728b4800_0, 0, 4;
    %load/vec4 v0x55d4728b4d80_0;
    %store/vec4 v0x55d4728b6c60_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x55d4728b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6f00_0, 0, 1;
    %load/vec4 v0x55d4728b4e70_0;
    %store/vec4 v0x55d4728b69d0_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x55d4728b5e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b7370_0, 0, 1;
    %load/vec4 v0x55d4728b4d80_0;
    %store/vec4 v0x55d4728b6e20_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x55d4728b5650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b6f00_0, 0, 1;
    %load/vec4 v0x55d4728b50f0_0;
    %store/vec4 v0x55d4728b69d0_0, 0, 4;
T_11.29 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.19 ;
T_11.16 ;
T_11.14 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d4728b3520;
T_12 ;
    %wait E_0x55d47289b600;
    %load/vec4 v0x55d4728b4a90_0;
    %store/vec4 v0x55d4728b57d0_0, 0, 1;
    %load/vec4 v0x55d4728b4cc0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55d4728b4b30_0;
    %store/vec4 v0x55d4728b57d0_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d4728b3520;
T_13 ;
    %wait E_0x55d47289b0e0;
    %load/vec4 v0x55d4728b7430_0;
    %store/vec4 v0x55d4728b5a50_0, 0, 1;
    %load/vec4 v0x55d4728b4cc0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55d4728b6860_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728b5a50_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728b5a50_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d4728b3520;
T_14 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728b6790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d4728b4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d4728b7430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728b6510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d4728b4cc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d4728b57d0_0;
    %assign/vec4 v0x55d4728b4a90_0, 0;
    %load/vec4 v0x55d4728b5a50_0;
    %assign/vec4 v0x55d4728b7430_0, 0;
    %load/vec4 v0x55d4728b5970_0;
    %assign/vec4 v0x55d4728b6510_0, 0;
    %load/vec4 v0x55d4728b5890_0;
    %assign/vec4 v0x55d4728b4cc0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d4728bc210;
T_15 ;
    %wait E_0x55d4728bc920;
    %load/vec4 v0x55d4728bd250_0;
    %store/vec4 v0x55d4728bcff0_0, 0, 8;
    %load/vec4 v0x55d4728bcdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55d4728bd410_0;
    %store/vec4 v0x55d4728bcff0_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d4728bc210;
T_16 ;
    %wait E_0x55d4728bc8b0;
    %load/vec4 v0x55d4728bd330_0;
    %store/vec4 v0x55d4728bd0d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728bccd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728bcb30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728bce60_0, 0, 1;
    %load/vec4 v0x55d4728bd330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x55d4728bcdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x55d4728bc980_0;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d4728bd0d0_0, 0, 2;
T_16.4 ;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x55d4728bd410_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55d4728bccd0_0, 0, 4;
    %load/vec4 v0x55d4728bca70_0;
    %store/vec4 v0x55d4728bcb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728bce60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d4728bd0d0_0, 0, 2;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55d4728bd410_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55d4728bccd0_0, 0, 4;
    %load/vec4 v0x55d4728bca70_0;
    %store/vec4 v0x55d4728bcb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728bce60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d4728bd0d0_0, 0, 2;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d4728bc210;
T_17 ;
    %wait E_0x55d4728ba3d0;
    %load/vec4 v0x55d4728bca70_0;
    %store/vec4 v0x55d4728bcf30_0, 0, 4;
    %load/vec4 v0x55d4728bc980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728bcf30_0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55d4728bd330_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_17.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d4728bd330_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_17.4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x55d4728bca70_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55d4728bcf30_0, 0, 4;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d4728bc210;
T_18 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728bd1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d4728bd250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d4728bca70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d4728bd330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55d4728bcff0_0;
    %assign/vec4 v0x55d4728bd250_0, 0;
    %load/vec4 v0x55d4728bcf30_0;
    %assign/vec4 v0x55d4728bca70_0, 0;
    %load/vec4 v0x55d4728bd0d0_0;
    %assign/vec4 v0x55d4728bd330_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55d4728bd5f0;
T_19 ;
    %wait E_0x55d4728be250;
    %load/vec4 v0x55d4728becc0_0;
    %store/vec4 v0x55d4728be8c0_0, 0, 2;
    %load/vec4 v0x55d4728becc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x55d4728bec00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d4728be8c0_0, 0, 2;
T_19.5 ;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x55d4728be2c0_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d4728be8c0_0, 0, 2;
T_19.7 ;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x55d4728bea40_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_19.11, 4;
    %load/vec4 v0x55d4728be2c0_0;
    %pad/u 32;
    %pushi/vec4 521, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d4728be8c0_0, 0, 2;
T_19.9 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x55d4728be2c0_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d4728be8c0_0, 0, 2;
T_19.12 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55d4728bd5f0;
T_20 ;
    %wait E_0x55d4728be1c0;
    %load/vec4 v0x55d4728be2c0_0;
    %store/vec4 v0x55d4728be630_0, 0, 10;
    %load/vec4 v0x55d4728becc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_20.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d4728be2c0_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_20.2;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55d4728be630_0, 0, 10;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55d4728be2c0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55d4728be630_0, 0, 10;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d4728bd5f0;
T_21 ;
    %wait E_0x55d4728be160;
    %load/vec4 v0x55d4728bea40_0;
    %store/vec4 v0x55d4728be720_0, 0, 3;
    %load/vec4 v0x55d4728becc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55d4728be2c0_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x55d4728bea40_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55d4728be720_0, 0, 3;
T_21.2 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d4728be720_0, 0, 3;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55d4728bd5f0;
T_22 ;
    %wait E_0x55d4728be0f0;
    %load/vec4 v0x55d4728beb20_0;
    %store/vec4 v0x55d4728be7e0_0, 0, 8;
    %load/vec4 v0x55d4728becc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55d4728be2c0_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x55d4728bec00_0;
    %load/vec4 v0x55d4728beb20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d4728be7e0_0, 0, 8;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55d4728bd5f0;
T_23 ;
    %wait E_0x55d4728be090;
    %load/vec4 v0x55d4728becc0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v0x55d4728be8c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728be560_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728be560_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55d4728bd5f0;
T_24 ;
    %wait E_0x55d4727dec90;
    %load/vec4 v0x55d4728be9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d4728bea40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d4728be2c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d4728becc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d4728beb20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55d4728be720_0;
    %assign/vec4 v0x55d4728bea40_0, 0;
    %load/vec4 v0x55d4728be630_0;
    %assign/vec4 v0x55d4728be2c0_0, 0;
    %load/vec4 v0x55d4728be8c0_0;
    %assign/vec4 v0x55d4728becc0_0, 0;
    %load/vec4 v0x55d4728be7e0_0;
    %assign/vec4 v0x55d4728beb20_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55d4728813b0;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1730_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d4728c1a70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728c1d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1e90_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55d4728813b0;
T_26 ;
T_26.0 ;
    %delay 50000, 0;
    %load/vec4 v0x55d4728c1730_0;
    %inv;
    %store/vec4 v0x55d4728c1730_0, 0, 1;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x55d4728813b0;
T_27 ;
    %vpi_call 2 82 "$dumpfile", "sim/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d4728c1990_0, 0, 32;
T_27.0 ; Top of for-loop
    %load/vec4 v0x55d4728c1990_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_27.1, 5;
    %vpi_call 2 86 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55d4728baa50, v0x55d4728c1990_0 > {0 0 0};
T_27.2 ; for-loop step statement
    %load/vec4 v0x55d4728c1990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d4728c1990_0, 0, 32;
    %jmp T_27.0;
T_27.1 ; for-loop exit label
    %pushi/vec4 3867148288, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x55d4728c18d0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1df0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728c1df0_0, 0, 1;
    %delay 1000000, 0;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1d00_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55d4728c1990_0, 0, 32;
T_27.3 ; Top of for-loop
    %load/vec4 v0x55d4728c1990_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
	  %jmp/0xz T_27.4, 5;
    %load/vec4 v0x55d4728c18d0_0;
    %load/vec4 v0x55d4728c1990_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x55d4728c17f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728c1e90_0, 0, 1;
    %delay 52100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d4728c1b80_0, 0, 32;
T_27.6 ; Top of for-loop
    %load/vec4 v0x55d4728c1b80_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_27.7, 5;
    %load/vec4 v0x55d4728c17f0_0;
    %load/vec4 v0x55d4728c1b80_0;
    %part/s 1;
    %store/vec4 v0x55d4728c1e90_0, 0, 1;
    %delay 52100000, 0;
T_27.8 ; for-loop step statement
    %load/vec4 v0x55d4728c1b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d4728c1b80_0, 0, 32;
    %jmp T_27.6;
T_27.7 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1e90_0, 0, 1;
    %delay 52100000, 0;
T_27.5 ; for-loop step statement
    %load/vec4 v0x55d4728c1990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d4728c1990_0, 0, 32;
    %jmp T_27.3;
T_27.4 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4728c1e90_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4728c1d00_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "./src/cpu.v";
    "./src/my_register.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
    "./src/control_unit.v";
    "./src/reg_memory.v";
    "./src/programmer.v";
    "./src/uart_rx.v";
