{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507178655575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507178655577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 01:44:15 2017 " "Processing started: Thu Oct  5 01:44:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507178655577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507178655577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WrapperULA -c WrapperULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off WrapperULA -c WrapperULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507178655578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507178655870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Microprocessor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux16bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit2x1 " "Found entity 1: Mux16bit2x1" {  } { { "Mux16bit2x1.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Mux16bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Decoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/ULA.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WrapperULA.v(65) " "Verilog HDL information at WrapperULA.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507178655978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapperULA.v 1 1 " "Found 1 design units, including 1 entities, in source file WrapperULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperULA " "Found entity 1: WrapperULA" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Dec7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Seg " "Found entity 1: Dec7Seg" {  } { { "Dec7Seg.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Dec7Seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control.v(16) " "Verilog HDL information at Control.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Control.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507178655980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507178655980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507178655980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WrapperULA " "Elaborating entity \"WrapperULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507178656046 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW11 WrapperULA.v(68) " "Verilog HDL Always Construct warning at WrapperULA.v(68): variable \"SW11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW10 WrapperULA.v(68) " "Verilog HDL Always Construct warning at WrapperULA.v(68): variable \"SW10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW9 WrapperULA.v(68) " "Verilog HDL Always Construct warning at WrapperULA.v(68): variable \"SW9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW8 WrapperULA.v(68) " "Verilog HDL Always Construct warning at WrapperULA.v(68): variable \"SW8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW7 WrapperULA.v(69) " "Verilog HDL Always Construct warning at WrapperULA.v(69): variable \"SW7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW6 WrapperULA.v(69) " "Verilog HDL Always Construct warning at WrapperULA.v(69): variable \"SW6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW5 WrapperULA.v(69) " "Verilog HDL Always Construct warning at WrapperULA.v(69): variable \"SW5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 WrapperULA.v(69) " "Verilog HDL Always Construct warning at WrapperULA.v(69): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656051 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready WrapperULA.v(75) " "Verilog HDL Always Construct warning at WrapperULA.v(75): variable \"ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW15 WrapperULA.v(76) " "Verilog HDL Always Construct warning at WrapperULA.v(76): variable \"SW15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW14 WrapperULA.v(76) " "Verilog HDL Always Construct warning at WrapperULA.v(76): variable \"SW14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW13 WrapperULA.v(76) " "Verilog HDL Always Construct warning at WrapperULA.v(76): variable \"SW13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW12 WrapperULA.v(76) " "Verilog HDL Always Construct warning at WrapperULA.v(76): variable \"SW12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW11 WrapperULA.v(77) " "Verilog HDL Always Construct warning at WrapperULA.v(77): variable \"SW11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW10 WrapperULA.v(77) " "Verilog HDL Always Construct warning at WrapperULA.v(77): variable \"SW10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW9 WrapperULA.v(77) " "Verilog HDL Always Construct warning at WrapperULA.v(77): variable \"SW9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW8 WrapperULA.v(77) " "Verilog HDL Always Construct warning at WrapperULA.v(77): variable \"SW8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW7 WrapperULA.v(78) " "Verilog HDL Always Construct warning at WrapperULA.v(78): variable \"SW7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656052 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW6 WrapperULA.v(78) " "Verilog HDL Always Construct warning at WrapperULA.v(78): variable \"SW6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW5 WrapperULA.v(78) " "Verilog HDL Always Construct warning at WrapperULA.v(78): variable \"SW5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 WrapperULA.v(78) " "Verilog HDL Always Construct warning at WrapperULA.v(78): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 WrapperULA.v(79) " "Verilog HDL Always Construct warning at WrapperULA.v(79): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 WrapperULA.v(79) " "Verilog HDL Always Construct warning at WrapperULA.v(79): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 WrapperULA.v(79) " "Verilog HDL Always Construct warning at WrapperULA.v(79): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW0 WrapperULA.v(79) " "Verilog HDL Always Construct warning at WrapperULA.v(79): variable \"SW0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opA WrapperULA.v(65) " "Verilog HDL Always Construct warning at WrapperULA.v(65): inferring latch(es) for variable \"opA\", which holds its previous value in one or more paths through the always construct" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1507178656053 "|WrapperULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opB WrapperULA.v(65) " "Verilog HDL Always Construct warning at WrapperULA.v(65): inferring latch(es) for variable \"opB\", which holds its previous value in one or more paths through the always construct" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1507178656054 "|WrapperULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OpCode WrapperULA.v(65) " "Verilog HDL Always Construct warning at WrapperULA.v(65): inferring latch(es) for variable \"OpCode\", which holds its previous value in one or more paths through the always construct" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1507178656054 "|WrapperULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opC WrapperULA.v(65) " "Verilog HDL Always Construct warning at WrapperULA.v(65): inferring latch(es) for variable \"opC\", which holds its previous value in one or more paths through the always construct" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1507178656054 "|WrapperULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start WrapperULA.v(65) " "Verilog HDL Always Construct warning at WrapperULA.v(65): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1507178656054 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opC\[0\] WrapperULA.v(65) " "Inferred latch for \"opC\[0\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656055 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opC\[1\] WrapperULA.v(65) " "Inferred latch for \"opC\[1\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656055 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opC\[2\] WrapperULA.v(65) " "Inferred latch for \"opC\[2\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656055 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opC\[3\] WrapperULA.v(65) " "Inferred latch for \"opC\[3\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656055 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpCode\[0\] WrapperULA.v(65) " "Inferred latch for \"OpCode\[0\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656055 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpCode\[1\] WrapperULA.v(65) " "Inferred latch for \"OpCode\[1\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpCode\[2\] WrapperULA.v(65) " "Inferred latch for \"OpCode\[2\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpCode\[3\] WrapperULA.v(65) " "Inferred latch for \"OpCode\[3\]\" at WrapperULA.v(65)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start WrapperULA.v(73) " "Inferred latch for \"start\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB\[0\] WrapperULA.v(73) " "Inferred latch for \"opB\[0\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB\[1\] WrapperULA.v(73) " "Inferred latch for \"opB\[1\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB\[2\] WrapperULA.v(73) " "Inferred latch for \"opB\[2\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB\[3\] WrapperULA.v(73) " "Inferred latch for \"opB\[3\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opA\[0\] WrapperULA.v(73) " "Inferred latch for \"opA\[0\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opA\[1\] WrapperULA.v(73) " "Inferred latch for \"opA\[1\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656056 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opA\[2\] WrapperULA.v(73) " "Inferred latch for \"opA\[2\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656057 "|WrapperULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opA\[3\] WrapperULA.v(73) " "Inferred latch for \"opA\[3\]\" at WrapperULA.v(73)" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507178656057 "|WrapperULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Seg Dec7Seg:hex0 " "Elaborating entity \"Dec7Seg\" for hierarchy \"Dec7Seg:hex0\"" {  } { { "WrapperULA.v" "hex0" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507178656077 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IDLE Dec7Seg.v(14) " "Verilog HDL Always Construct warning at Dec7Seg.v(14): variable \"IDLE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Dec7Seg.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Dec7Seg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1507178656078 "|WrapperULA|Dec7Seg:hex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrlMicro " "Elaborating entity \"Control\" for hierarchy \"Control:ctrlMicro\"" {  } { { "WrapperULA.v" "ctrlMicro" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507178656085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:instdecode " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:instdecode\"" {  } { { "WrapperULA.v" "instdecode" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507178656087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit2x1 Mux16bit2x1:muxOpImm " "Elaborating entity \"Mux16bit2x1\" for hierarchy \"Mux16bit2x1:muxOpImm\"" {  } { { "WrapperULA.v" "muxOpImm" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507178656089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank\"" {  } { { "WrapperULA.v" "regBank" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507178656090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:modULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:modULA\"" {  } { { "WrapperULA.v" "modULA" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507178656095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "opA\[1\] " "Latch opA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY0 " "Ports D and ENA on the latch are fed by the same signal KEY0" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1507178656911 ""}  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1507178656911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "opA\[0\] " "Latch opA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY0 " "Ports D and ENA on the latch are fed by the same signal KEY0" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1507178656912 ""}  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1507178656912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "opA\[3\] " "Latch opA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY0 " "Ports D and ENA on the latch are fed by the same signal KEY0" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1507178656912 ""}  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1507178656912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "opA\[2\] " "Latch opA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY0 " "Ports D and ENA on the latch are fed by the same signal KEY0" {  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1507178656912 ""}  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1507178656912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1507178657356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iuri/Projects/altera/WrapperULA/output_files/WrapperULA.map.smsg " "Generated suppressed messages file /home/iuri/Projects/altera/WrapperULA/output_files/WrapperULA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507178657412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507178657570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507178657570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "944 " "Implemented 944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507178657696 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507178657696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "867 " "Implemented 867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507178657696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507178657696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507178657708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  5 01:44:17 2017 " "Processing ended: Thu Oct  5 01:44:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507178657708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507178657708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507178657708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507178657708 ""}
