---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/namespaces/llvm/riscv
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - namespace

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCV` Namespace Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Definition

<CodeBlock>namespace llvm::RISCV &#123; ... &#125;</CodeBlock>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/riscv/anonymous-riscvtargetparser-cpp-">llvm::RISCV::anonymous&#123;RISCVTargetParser.cpp&#125;</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/riscv/riscvextensionbitmasktable">llvm::RISCV::RISCVExtensionBitmaskTable</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/cpuinfo">CPUInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/cpumodel">CPUModel</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/riscvmaskedpseudoinfo">RISCVMaskedPseudoInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vlepseudo">VLEPseudo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vlsegpseudo">VLSEGPseudo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vlx-vsxpseudo">VLX_VSXPseudo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vlxsegpseudo">VLXSEGPseudo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vsepseudo">VSEPseudo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vssegpseudo">VSSEGPseudo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscv/vsxsegpseudo">VSXSEGPseudo</a></>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>: unsigned &#123; <a href="#aaa2070c4034bc7a1f1ca0cb519379372">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a31a39f52d66a5973e6b2a499fc567149">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#adbbd10fcb90567ec4a78914aa0020eb4">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#aa1445af56e4c6733b147e7be06176b84">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#afd8d3d290c7ac7666992f0627e1dcd54">fillValidCPUArchList</a> (SmallVectorImpl&lt; StringRef &gt; &amp;Values, bool IsRV64)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a20e7f16bbf306ee55f72ae32f116fc5f">fillValidTuneCPUArchList</a> (SmallVectorImpl&lt; StringRef &gt; &amp;Values, bool IsRV64)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a93ce481d684d4a582711457809377b65">getArgGPRs</a> (const RISCVABI::ABI ABI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/riscv/cpuinfo">CPUInfo</a> &#42;</>}
  name={<><a href="#a377516cfd2c096f395df9ea8d177e95a">getCPUInfoByName</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/riscv/cpumodel">CPUModel</a></>}
  name={<><a href="#a52a42ddb53fcd9e2a32f0a72e537ce25">getCPUModel</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9414834a0b1e18b5734e7d4a18eccf01">getDestLog2EEW</a> (const MCInstrDesc &amp;Desc, unsigned Log2SEW)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1db36bbf675fb1aea08484ef62220faf">getFeaturesForCPU</a> (StringRef CPU, SmallVectorImpl&lt; std::string &gt; &amp;EnabledFeatures, bool NeedPlus=false)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#aa1a88282ee75c6ad620fe96960537028">getMArchFromMcpu</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int16&#95;t</>}
  name={<><a href="#a58f11d94b76de44eca2fcb192ce3b16c">getNamedOperandIdx</a> (uint16&#95;t Opcode, uint16&#95;t NamedIndex)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/namespaces/llvm/#a84cef097f15848752272d38769011f58">MCFixupKind</a>, <a href="/docs/api/namespaces/llvm/#a84cef097f15848752272d38769011f58">MCFixupKind</a> &gt;</>}
  name={<><a href="#a267d99907b13ad949383af25d7fe3dce">getRelocPairForSize</a> (unsigned Size)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a90a55d922eac310187ebfcf9008525e5">getRVVMCOpcode</a> (unsigned RVVPseudoOpcode)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#a5295e5735dc2ca5bed83052effb51336">getVectorLowDemandedScalarBits</a> (uint16&#95;t Opcode, unsigned Log2SEW)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1cfc09d31eaed5d0ca0725d09e044b47">hasEqualFRM</a> (const MachineInstr &amp;MI1, const MachineInstr &amp;MI2)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac36b8463f42c23ad23f192d2b010cd26">hasFastScalarUnalignedAccess</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a19983aded32f1173ffe828b87dce8dbb">hasFastVectorUnalignedAccess</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad5de7432318ffeac377e8b5f97b5a9af">hasValidCPUModel</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab168f2f439a9450cdc1525d381d4d6ea">isFaultFirstLoad</a> (const MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad821f506ad146f3ed222dbdeb8c3ca06">isRVVSpill</a> (const MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; std::pair&lt; unsigned, unsigned &gt; &gt;</>}
  name={<><a href="#ac52462418d5d0479433a71035f2a2266">isRVVSpillForZvlsseg</a> (unsigned Opcode)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9d2804abd6f70b42903e97766ce54ee3">isSEXT&#95;W</a> (const MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3c93507b871ffd639a26b384d610a1f7">isVLKnownLE</a> (const MachineOperand &amp;LHS, const MachineOperand &amp;RHS)</>}>
Given two VL operands, do we know that LHS &lt;= RHS? <a href="#a3c93507b871ffd639a26b384d610a1f7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acc53a23e88a83f8d90e5621ecfe053ef">isZEXT&#95;B</a> (const MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afa6c51f690f0a95e771c11095b02823c">isZEXT&#95;W</a> (const MachineInstr &amp;MI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac2398432bd0044a48418ec288f08be08">parseCPU</a> (StringRef CPU, bool IsRV64)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af23b1af03352d87263aad79e5700fe79">parseTuneCPU</a> (StringRef CPU, bool IsRV64)</>}>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a60e96a67c7585b823b1b95e1b2b94ac7">FPMASK&#95;Negative&#95;Infinity</a> = 0x001</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a307b4b156eadc56e1ddfd77468428d6c">FPMASK&#95;Negative&#95;Normal</a> = 0x002</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a2ded7106fd489b4a89c4de7e2e41a5d7">FPMASK&#95;Negative&#95;Subnormal</a> = 0x004</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a05f876dd724e73c040538b6fdb189268">FPMASK&#95;Negative&#95;Zero</a> = 0x008</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a54541ad2053f06c8a29df7d7b421fee5">FPMASK&#95;Positive&#95;Infinity</a> = 0x080</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a272ee4d9b039330a08d88c0ae78a9850">FPMASK&#95;Positive&#95;Normal</a> = 0x040</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a0ebda73408be09e6bb04f72038c733c7">FPMASK&#95;Positive&#95;Subnormal</a> = 0x020</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad06917c5174a52e5620c9f5956f9cfc0">FPMASK&#95;Positive&#95;Zero</a> = 0x010</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9023c1ca1486abc2fdcb7b2465e38b94">FPMASK&#95;Quiet&#95;NaN</a> = 0x200</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#acb9558baf71a3613909537bb04eb206e">FPMASK&#95;Signaling&#95;NaN</a> = 0x100</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/registerbankinfo/partialmapping">RegisterBankInfo::PartialMapping</a></>}
  name={<><a href="#a21781f7232e413590193ee62f5b40079">PartMappings</a> = &#123;
    
    &#123;0, 32, GPRBRegBank&#125;,
    &#123;0, 64, GPRBRegBank&#125;,
    &#123;0, 16, FPRBRegBank&#125;,
    &#123;0, 32, FPRBRegBank&#125;,
    &#123;0, 64, FPRBRegBank&#125;,
    &#123;0, 64, VRBRegBank&#125;,
    &#123;0, 128, VRBRegBank&#125;,
    &#123;0, 256, VRBRegBank&#125;,
    &#123;0, 512, VRBRegBank&#125;,
    
&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/riscv/cpuinfo">CPUInfo</a></>}
  name={<><a href="#a50ef78502df206457f77d2151fdbaa45">RISCVCPUInfo</a> = &#123;
#define <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#a716c74bdef7ee2c80c6b16f8346c0c57">PROC</a>(<a href="/docs/api/files/include/include/llvm/include/llvm/frontend/include/llvm/frontend/openmp/clauset-h/#a9f45f010de76e982a57b1b875fcb44e3">ENUM</a>, NAME, DEFAULT&#95;MARCH, FAST&#95;SCALAR&#95;UNALIGN,                   FAST&#95;VECTOR&#95;UNALIGN, MVENDORID, MARCHID, MIMPID)                  
                                                                         \\
                                                                               \\
                                                                               \\
                                                                               \\
                                                                               \\
                                                                               \\
                                                                               \\
    

&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad53ed145f88b1e1c966ff68df9029e7f">RVVBitsPerBlock</a> = 64</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/registerbankinfo/valuemapping">RegisterBankInfo::ValueMapping</a></>}
  name={<><a href="#aa8481c83f9995072aabb550d6120dbf9">ValueMappings</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#ae746649c43bf0f652d04addefd39a55e">VLMaxSentinel</a> = -1LL</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Enumerations

### enum  {#aaa2070c4034bc7a1f1ca0cb519379372}

<MemberDefinition
  prototype="enum llvm::RISCV::CPUKind : unsigned">

<EnumerationList title="Enumeration values">

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00022">22</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### enum  {#a31a39f52d66a5973e6b2a499fc567149}

<MemberDefinition
  prototype="enum llvm::RISCV::Fixups ">

<EnumerationList title="Enumeration values">

<Link id="a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb" />
<EnumerationListItem name="fixup_riscv_hi20">
 (= FirstTargetFixupKind)
</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705" />
<EnumerationListItem name="fixup_riscv_lo12_i">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a21852a2668ad26c40c78267682662908" />
<EnumerationListItem name="fixup_riscv_12_i">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a" />
<EnumerationListItem name="fixup_riscv_lo12_s">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9" />
<EnumerationListItem name="fixup_riscv_pcrel_hi20">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589" />
<EnumerationListItem name="fixup_riscv_pcrel_lo12_i">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c" />
<EnumerationListItem name="fixup_riscv_pcrel_lo12_s">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7" />
<EnumerationListItem name="fixup_riscv_got_hi20">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112" />
<EnumerationListItem name="fixup_riscv_tprel_hi20">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39" />
<EnumerationListItem name="fixup_riscv_tprel_lo12_i">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee" />
<EnumerationListItem name="fixup_riscv_tprel_lo12_s">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a" />
<EnumerationListItem name="fixup_riscv_tprel_add">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038" />
<EnumerationListItem name="fixup_riscv_tls_got_hi20">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd" />
<EnumerationListItem name="fixup_riscv_tls_gd_hi20">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c" />
<EnumerationListItem name="fixup_riscv_jal">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8" />
<EnumerationListItem name="fixup_riscv_branch">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725" />
<EnumerationListItem name="fixup_riscv_rvc_jump">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa" />
<EnumerationListItem name="fixup_riscv_rvc_branch">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795" />
<EnumerationListItem name="fixup_riscv_call">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4" />
<EnumerationListItem name="fixup_riscv_call_plt">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129" />
<EnumerationListItem name="fixup_riscv_relax">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c" />
<EnumerationListItem name="fixup_riscv_align">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149ac480fe24e2a9fc38e09382467a80c8e5" />
<EnumerationListItem name="fixup_riscv_tlsdesc_hi20">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a74ba417e94a716ab604d0ca6b34bb95c" />
<EnumerationListItem name="fixup_riscv_tlsdesc_load_lo12">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149ada53b713dc586f277c29064f2f37204d" />
<EnumerationListItem name="fixup_riscv_tlsdesc_add_lo12">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a2ea2f585dbae2849029cab18c49893fd" />
<EnumerationListItem name="fixup_riscv_tlsdesc_call">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890" />
<EnumerationListItem name="fixup_riscv_invalid">

</EnumerationListItem>

<Link id="a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31" />
<EnumerationListItem name="NumTargetFixupKinds">
 (= fixup&#95;riscv&#95;invalid - FirstTargetFixupKind)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvfixupkinds-h/#l00019">19</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvfixupkinds-h">RISCVFixupKinds.h</a>.
</MemberDefinition>

### enum  {#adbbd10fcb90567ec4a78914aa0020eb4}

<MemberDefinition
  prototype="enum llvm::RISCV::PartialMappingIdx ">

<EnumerationList title="Enumeration values">

<Link id="adbbd10fcb90567ec4a78914aa0020eb4a2d9ea40cd7a042a593b9743cbaeebc99" />
<EnumerationListItem name="PMI_GPRB32">
 (= 0)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4adc7e2a75c231bd3b30b77abc50a7bf31" />
<EnumerationListItem name="PMI_GPRB64">
 (= 1)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4ad3d031d3acabfd29145dfd269cca9019" />
<EnumerationListItem name="PMI_FPRB16">
 (= 2)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4a4f1497f88337a192159e2db70e0f149a" />
<EnumerationListItem name="PMI_FPRB32">
 (= 3)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4a5af248212d09e42a0fcc17666247d0b8" />
<EnumerationListItem name="PMI_FPRB64">
 (= 4)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4a86eb528c4b401c84883afbce2a58c1e7" />
<EnumerationListItem name="PMI_VRB64">
 (= 5)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4a1113e53e5a3dfac6cd1c53aec7926a18" />
<EnumerationListItem name="PMI_VRB128">
 (= 6)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4a1b1e87e3b973f73d578363b84cd3c3e2" />
<EnumerationListItem name="PMI_VRB256">
 (= 7)
</EnumerationListItem>

<Link id="adbbd10fcb90567ec4a78914aa0020eb4ab711ff4f2bb2f3ea1e70d65675a5872a" />
<EnumerationListItem name="PMI_VRB512">
 (= 8)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp/#l00042">42</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp">RISCVRegisterBankInfo.cpp</a>.
</MemberDefinition>

### enum  {#aa1445af56e4c6733b147e7be06176b84}

<MemberDefinition
  prototype="enum llvm::RISCV::ValueMappingIdx ">

<EnumerationList title="Enumeration values">

<Link id="aa1445af56e4c6733b147e7be06176b84a566d05359b6ca57937bdf34fc2cfec42" />
<EnumerationListItem name="InvalidIdx">
 (= 0)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84a5fa979feb41c7c349a347fec8355dcdc" />
<EnumerationListItem name="GPRB32Idx">
 (= 1)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84a3d6aa96b2bed6a8597bb4a847bef17d2" />
<EnumerationListItem name="GPRB64Idx">
 (= 4)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84a7e692d7d16674c1df011fa9db643ef2e" />
<EnumerationListItem name="FPRB16Idx">
 (= 7)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84a14891cb35a7d98c166fee388c3a84d41" />
<EnumerationListItem name="FPRB32Idx">
 (= 10)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84aa641313f41f5b5ced08430eec1129ce4" />
<EnumerationListItem name="FPRB64Idx">
 (= 13)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84af95712d9e9df56c2880a0a0f180cc370" />
<EnumerationListItem name="VRB64Idx">
 (= 16)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84a513658c9140f7b483c74d2c76d89147f" />
<EnumerationListItem name="VRB128Idx">
 (= 19)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84ac8180a52acb98f9205055c22eaff07ca" />
<EnumerationListItem name="VRB256Idx">
 (= 22)
</EnumerationListItem>

<Link id="aa1445af56e4c6733b147e7be06176b84a82e8450168813751bce069b392e01bb8" />
<EnumerationListItem name="VRB512Idx">
 (= 25)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp/#l00095">95</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp">RISCVRegisterBankInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### fillValidCPUArchList() {#afd8d3d290c7ac7666992f0627e1dcd54}

<MemberDefinition
  prototype={<>void llvm::RISCV::fillValidCPUArchList (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; &amp; Values, bool IsRV64)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00101">101</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### fillValidTuneCPUArchList() {#a20e7f16bbf306ee55f72ae32f116fc5f}

<MemberDefinition
  prototype={<>void llvm::RISCV::fillValidTuneCPUArchList (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; &amp; Values, bool IsRV64)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### getArgGPRs() {#a93ce481d684d4a582711457809377b65}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; llvm::RISCV::getArgGPRs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h">RISCVCallingConv.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### getCPUInfoByName() {#a377516cfd2c096f395df9ea8d177e95a}

<MemberDefinition
  prototype={<>static const CPUInfo &#42; llvm::RISCV::getCPUInfoByName (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00043">43</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### getCPUModel() {#a52a42ddb53fcd9e2a32f0a72e537ce25}

<MemberDefinition
  prototype={<>CPUModel llvm::RISCV::getCPUModel (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00065">65</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### getDestLog2EEW() {#a9414834a0b1e18b5734e7d4a18eccf01}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::getDestLog2EEW (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp; Desc, unsigned Log2SEW)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00351">351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04222">4222</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### getFeaturesForCPU() {#a1db36bbf675fb1aea08484ef62220faf}

<MemberDefinition
  prototype={<>void llvm::RISCV::getFeaturesForCPU (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; std::string &gt; &amp; EnabledFeatures, bool NeedPlus=false)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00118">118</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### getMArchFromMcpu() {#aa1a88282ee75c6ad620fe96960537028}

<MemberDefinition
  prototype={<>StringRef llvm::RISCV::getMArchFromMcpu (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00094">94</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### getNamedOperandIdx() {#a58f11d94b76de44eca2fcb192ce3b16c}

<MemberDefinition
  prototype={<>int16&#95;t llvm::RISCV::getNamedOperandIdx (uint16&#95;t Opcode, uint16&#95;t NamedIndex)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00334">334</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### getRelocPairForSize() {#a267d99907b13ad949383af25d7fe3dce}

<MemberDefinition
  prototype={<>static std::pair&lt; MCFixupKind, MCFixupKind &gt; llvm::RISCV::getRelocPairForSize (unsigned Size)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvfixupkinds-h/#l00087">87</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvfixupkinds-h">RISCVFixupKinds.h</a>.
</MemberDefinition>

### getRVVMCOpcode() {#a90a55d922eac310187ebfcf9008525e5}

<MemberDefinition
  prototype="unsigned llvm::RISCV::getRVVMCOpcode (unsigned RVVPseudoOpcode)">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00347">347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04214">4214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### getVectorLowDemandedScalarBits() {#a5295e5735dc2ca5bed83052effb51336}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; llvm::RISCV::getVectorLowDemandedScalarBits (uint16&#95;t Opcode, unsigned Log2SEW)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00343">343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04103">4103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### hasEqualFRM() {#a1cfc09d31eaed5d0ca0725d09e044b47}

<MemberDefinition
  prototype={<>bool llvm::RISCV::hasEqualFRM (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI1, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI2)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00338">338</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04090">4090</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### hasFastScalarUnalignedAccess() {#ac36b8463f42c23ad23f192d2b010cd26}

<MemberDefinition
  prototype={<>bool llvm::RISCV::hasFastScalarUnalignedAccess (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00050">50</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### hasFastVectorUnalignedAccess() {#a19983aded32f1173ffe828b87dce8dbb}

<MemberDefinition
  prototype={<>bool llvm::RISCV::hasFastVectorUnalignedAccess (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00055">55</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### hasValidCPUModel() {#ad5de7432318ffeac377e8b5f97b5a9af}

<MemberDefinition
  prototype={<>bool llvm::RISCV::hasValidCPUModel (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00060">60</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### isFaultFirstLoad() {#ab168f2f439a9450cdc1525d381d4d6ea}

<MemberDefinition
  prototype={<>bool llvm::RISCV::isFaultFirstLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00331">331</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04085">4085</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### isRVVSpill() {#ad821f506ad146f3ed222dbdeb8c3ca06}

<MemberDefinition
  prototype={<>bool llvm::RISCV::isRVVSpill (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00326">326</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04034">4034</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### isRVVSpillForZvlsseg() {#ac52462418d5d0479433a71035f2a2266}

<MemberDefinition
  prototype={<>std::optional&lt; std::pair&lt; unsigned, unsigned &gt; &gt; llvm::RISCV::isRVVSpillForZvlsseg (unsigned Opcode)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00329">329</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04045">4045</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### isSEXT&#95;W() {#a9d2804abd6f70b42903e97766ce54ee3}

<MemberDefinition
  prototype={<>bool llvm::RISCV::isSEXT&#95;W (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00320">320</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l03989">3989</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### isVLKnownLE() {#a3c93507b871ffd639a26b384d610a1f7}

<MemberDefinition
  prototype={<>bool llvm::RISCV::isVLKnownLE (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS)</>}>
Given two VL operands, do we know that LHS &lt;= RHS?

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00357">357</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04235">4235</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### isZEXT&#95;B() {#acc53a23e88a83f8d90e5621ecfe053ef}

<MemberDefinition
  prototype={<>bool llvm::RISCV::isZEXT&#95;B (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00322">322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l04001">4001</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### isZEXT&#95;W() {#afa6c51f690f0a95e771c11095b02823c}

<MemberDefinition
  prototype={<>bool llvm::RISCV::isZEXT&#95;W (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00321">321</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp/#l03995">3995</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a>.
</MemberDefinition>

### parseCPU() {#ac2398432bd0044a48418ec288f08be08}

<MemberDefinition
  prototype={<>bool llvm::RISCV::parseCPU (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, bool IsRV64)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00072">72</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### parseTuneCPU() {#af23b1af03352d87263aad79e5700fe79}

<MemberDefinition
  prototype={<>bool llvm::RISCV::parseTuneCPU (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, bool IsRV64)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00080">80</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### FPMASK&#95;Negative&#95;Infinity {#a60e96a67c7585b823b1b95e1b2b94ac7}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Negative&#95;Infinity = 0x001</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00360">360</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Negative&#95;Normal {#a307b4b156eadc56e1ddfd77468428d6c}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Negative&#95;Normal = 0x002</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00361">361</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Negative&#95;Subnormal {#a2ded7106fd489b4a89c4de7e2e41a5d7}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Negative&#95;Subnormal = 0x004</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00362">362</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Negative&#95;Zero {#a05f876dd724e73c040538b6fdb189268}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Negative&#95;Zero = 0x008</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00363">363</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Positive&#95;Infinity {#a54541ad2053f06c8a29df7d7b421fee5}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Positive&#95;Infinity = 0x080</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00367">367</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Positive&#95;Normal {#a272ee4d9b039330a08d88c0ae78a9850}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Positive&#95;Normal = 0x040</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00366">366</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Positive&#95;Subnormal {#a0ebda73408be09e6bb04f72038c733c7}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Positive&#95;Subnormal = 0x020</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00365">365</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Positive&#95;Zero {#ad06917c5174a52e5620c9f5956f9cfc0}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Positive&#95;Zero = 0x010</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00364">364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Quiet&#95;NaN {#a9023c1ca1486abc2fdcb7b2465e38b94}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Quiet&#95;NaN = 0x200</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00369">369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### FPMASK&#95;Signaling&#95;NaN {#acb9558baf71a3613909537bb04eb206e}

<MemberDefinition
  prototype={<>unsigned llvm::RISCV::FPMASK&#95;Signaling&#95;NaN = 0x100</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00368">368</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

### PartMappings {#a21781f7232e413590193ee62f5b40079}

<MemberDefinition
  prototype={<>const RegisterBankInfo::PartialMapping llvm::RISCV::PartMappings&#91;&#93; = &#123;
    
    &#123;0, 32, GPRBRegBank&#125;,
    &#123;0, 64, GPRBRegBank&#125;,
    &#123;0, 16, FPRBRegBank&#125;,
    &#123;0, 32, FPRBRegBank&#125;,
    &#123;0, 64, FPRBRegBank&#125;,
    &#123;0, 64, VRBRegBank&#125;,
    &#123;0, 128, VRBRegBank&#125;,
    &#123;0, 256, VRBRegBank&#125;,
    &#123;0, 512, VRBRegBank&#125;,
    
&#125;</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp/#l00028">28</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp">RISCVRegisterBankInfo.cpp</a>.
</MemberDefinition>

### RISCVCPUInfo {#a50ef78502df206457f77d2151fdbaa45}

<MemberDefinition
  prototype={<>CPUInfo llvm::RISCV::RISCVCPUInfo&#91;&#93; = &#123;
#define <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#a716c74bdef7ee2c80c6b16f8346c0c57">PROC</a>(<a href="/docs/api/files/include/include/llvm/include/llvm/frontend/include/llvm/frontend/openmp/clauset-h/#a9f45f010de76e982a57b1b875fcb44e3">ENUM</a>, NAME, DEFAULT&#95;MARCH, FAST&#95;SCALAR&#95;UNALIGN,                   FAST&#95;VECTOR&#95;UNALIGN, MVENDORID, MARCHID, MIMPID)                  
                                                                         \\
                                                                               \\
                                                                               \\
                                                                               \\
                                                                               \\
                                                                               \\
                                                                               \\
    

&#125;</>}
  labels = {["constexpr"]}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp/#l00030">30</a> of file <a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a>.
</MemberDefinition>

### RVVBitsPerBlock {#ad53ed145f88b1e1c966ff68df9029e7f}

<MemberDefinition
  prototype="unsigned llvm::RISCV::RVVBitsPerBlock = 64"
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/riscvtargetparser-h/#l00051">51</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/riscvtargetparser-h">RISCVTargetParser.h</a>.
</MemberDefinition>

### ValueMappings {#aa8481c83f9995072aabb550d6120dbf9}

<MemberDefinition
  prototype={<>const RegisterBankInfo::ValueMapping llvm::RISCV::ValueMappings&#91;&#93;</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp/#l00054">54</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp">RISCVRegisterBankInfo.cpp</a>.
</MemberDefinition>

### VLMaxSentinel {#ae746649c43bf0f652d04addefd39a55e}

<MemberDefinition
  prototype={<>int64&#95;t llvm::RISCV::VLMaxSentinel = -1LL</>}
  labels = {["constexpr", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h/#l00354">354</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this namespace was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/riscvtargetparser-h">RISCVTargetParser.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvregisterbankinfo-cpp">RISCVRegisterBankInfo.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mctargetdesc/riscvfixupkinds-h">RISCVFixupKinds.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h">RISCVCallingConv.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-cpp">RISCVInstrInfo.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvinstrinfo-h">RISCVInstrInfo.h</a></li>
<li><a href="/docs/api/files/lib/lib/targetparser/riscvtargetparser-cpp">RISCVTargetParser.cpp</a></li>
</ul>

</DoxygenPage>
