
---------- Begin Simulation Statistics ----------
final_tick                               534527745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                    85134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7229.32                       # Real time elapsed on the host
host_tick_rate                               73938891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613421474                       # Number of instructions simulated
sim_ops                                     615460272                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534528                       # Number of seconds simulated
sim_ticks                                534527745000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.016319                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75985106                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86330702                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8537529                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116976649                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10015989                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10116943                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          100954                       # Number of indirect misses.
system.cpu0.branchPred.lookups              150168388                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055186                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509403                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5617627                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138980077                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14099494                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532411                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       32413126                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561810427                       # Number of instructions committed
system.cpu0.commit.committedOps             562321113                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    983292107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571876                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.302056                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    705349549     71.73%     71.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163029763     16.58%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44374100      4.51%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     39652396      4.03%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10618707      1.08%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2950285      0.30%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       960934      0.10%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2256879      0.23%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14099494      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    983292107                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672430                       # Number of function calls committed.
system.cpu0.commit.int_insts                543450738                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763831                       # Number of loads committed
system.cpu0.commit.membars                    1019969                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019975      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311061686     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175273226     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69812493     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562321113                       # Class of committed instruction
system.cpu0.commit.refs                     245085747                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561810427                       # Number of Instructions Simulated
system.cpu0.committedOps                    562321113                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.880700                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.880700                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            111349078                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2926386                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75503622                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             606013596                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               450355462                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                421935956                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5623275                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7841939                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1987008                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  150168388                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109477373                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    544346697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2627691                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     618763026                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          185                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17086414                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142125                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         438360616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          86001095                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.585619                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         991250779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624740                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905141                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               555124344     56.00%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               325800072     32.87%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                57142611      5.76%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41613818      4.20%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7640596      0.77%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1837364      0.19%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   48571      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040519      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2884      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           991250779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       65346118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5674377                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142577715                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555651                       # Inst execution rate
system.cpu0.iew.exec_refs                   259424577                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72293403                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               86718254                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            187600966                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512646                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1892451                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            73885256                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          594718459                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187131174                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4514399                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587098601                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                443678                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2718461                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5623275                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3758762                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       134318                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7746287                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26140                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6028                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2288682                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     12837135                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3563340                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6028                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       808893                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4865484                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                244058123                       # num instructions consuming a value
system.cpu0.iew.wb_count                    580472042                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879116                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214555428                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549379                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     580525907                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               715013918                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370534656                       # number of integer regfile writes
system.cpu0.ipc                              0.531717                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531717                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021017      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            323372452     54.66%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139896      0.70%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1017805      0.17%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189266353     31.99%     87.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72795427     12.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             591613001                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     865472                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001463                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171432     19.81%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                589308     68.09%     87.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               104730     12.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             591457403                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2175420531                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    580471991                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        627120955                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 593185671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                591613001                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532788                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       32397342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78383                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15770089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    991250779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.596835                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811341                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          559675663     56.46%     56.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          307556278     31.03%     87.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           96053779      9.69%     97.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21648720      2.18%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5375811      0.54%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             429245      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             292535      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             151658      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              67090      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      991250779                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559923                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7916669                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1584585                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           187600966                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           73885256                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1044                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1056596897                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12459313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94456179                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357827896                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3627359                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               456719951                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4576097                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5067                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            734242745                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             601654268                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          385275879                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                417183931                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8771233                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5623275                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17174667                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27447978                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       734242701                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92776                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3196                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8019869                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3147                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1563913852                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1197437596                       # The number of ROB writes
system.cpu0.timesIdled                       14538272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1011                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.868154                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2969901                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3583887                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           391395                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4943299                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136332                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140169                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3837                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5573860                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8982                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509168                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           290917                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420021                       # Number of branches committed
system.cpu1.commit.bw_lim_events               538150                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528227                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2670760                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245325                       # Number of instructions committed
system.cpu1.commit.committedOps              19754704                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115241296                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171420                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.827073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107132364     92.96%     92.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4007976      3.48%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1377561      1.20%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1264006      1.10%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       290197      0.25%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102536      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478622      0.42%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        49884      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       538150      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115241296                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227520                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553980                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320462                       # Number of loads committed
system.cpu1.commit.membars                    1018426                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018426      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646937     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829630     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259573      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19754704                       # Class of committed instruction
system.cpu1.commit.refs                       7089215                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245325                       # Number of Instructions Simulated
system.cpu1.committedOps                     19754704                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.031628                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.031628                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102177636                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               106389                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2837556                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23472846                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3655211                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8443396                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                291411                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               257327                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1199623                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5573860                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3348373                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111711016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                35909                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23982195                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 783778                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048017                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3664371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3106233                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206599                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115767277                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.642907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100780570     87.05%     87.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8958168      7.74%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3541009      3.06%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1781926      1.54%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  433948      0.37%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260052      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11023      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115767277                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         313364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              312775                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4794791                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186172                       # Inst execution rate
system.cpu1.iew.exec_refs                     7772328                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1848195                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86469034                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6004076                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509995                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248458                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1919547                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22418499                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5924133                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           305899                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21610914                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                429526                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1649433                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                291411                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2644281                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21042                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          138330                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4135                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          481                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1449                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       683614                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       150794                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           481                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95083                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        217692                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12330777                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21336484                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847021                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10444430                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183807                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21344861                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26930919                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14320582                       # number of integer regfile writes
system.cpu1.ipc                              0.165793                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165793                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018636      4.65%      4.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13029517     59.45%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6514394     29.72%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1354122      6.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21916813                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     617478                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028174                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138161     22.38%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422237     68.38%     90.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                57078      9.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21515641                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160256841                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21336472                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25082621                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20889960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21916813                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528539                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2663794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38486                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           312                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1161877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115767277                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649141                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102496079     88.54%     88.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8494779      7.34%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2730098      2.36%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             931830      0.80%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             741516      0.64%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             135913      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             166371      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43035      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27656      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115767277                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188807                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3262119                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          323719                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6004076                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1919547                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu1.numCycles                       116080641                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   952967198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92800488                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166386                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3403609                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4234221                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                592277                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4137                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28820408                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23046465                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15434059                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8780752                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5491485                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                291411                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9634925                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2267673                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28820396                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25480                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               796                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6765020                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           791                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   137127544                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45378157                       # The number of ROB writes
system.cpu1.timesIdled                           4631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.443590                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2511265                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3466511                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           409014                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4790260                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98660                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         143670                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           45010                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5258360                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2573                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509189                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           254351                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647340                       # Number of branches committed
system.cpu2.commit.bw_lim_events               479445                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3860805                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505825                       # Number of instructions committed
system.cpu2.commit.committedOps              17015211                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113330112                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150138                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782199                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106459381     93.94%     93.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3359505      2.96%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1132177      1.00%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1100270      0.97%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253979      0.22%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        76155      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       426109      0.38%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43091      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       479445      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113330112                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174091                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893593                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697271                       # Number of loads committed
system.cpu2.commit.membars                    1018435                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018435      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797101     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206460     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993077      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015211                       # Class of committed instruction
system.cpu2.commit.refs                       6199549                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505825                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015211                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.913988                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.913988                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101887183                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               157350                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2318981                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              22084556                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3033511                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7710669                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                254681                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               275363                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1083184                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5258360                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2878959                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110377289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                20686                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      24061195                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 818688                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046077                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3182580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2609925                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.210839                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113969228                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.217776                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.680372                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99358101     87.18%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8522596      7.48%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3553692      3.12%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1596142      1.40%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  402269      0.35%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  426638      0.37%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  109574      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      83      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113969228                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         151846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              273817                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4132294                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164321                       # Inst execution rate
system.cpu2.iew.exec_refs                     6704317                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524397                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87638334                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5712391                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            619450                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           264589                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1741416                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20869944                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5179920                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           198736                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18752526                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                414362                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1534803                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                254681                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2543941                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           95878                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3072                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          636                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1015120                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       239138                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           186                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       104531                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        169286                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10860200                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18558343                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861020                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9350845                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162620                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18563434                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23254196                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12498754                       # number of integer regfile writes
system.cpu2.ipc                              0.144634                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144634                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018655      5.38%      5.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11182462     59.01%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5729986     30.24%     94.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020019      5.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18951262                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     589027                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031081                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130922     22.23%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408652     69.38%     91.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49451      8.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18521620                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152503141                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18558331                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24724793                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  19003122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18951262                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1866822                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3854732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42388                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        338569                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2307883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113969228                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.166284                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.617915                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102647112     90.07%     90.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7212282      6.33%     96.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2286248      2.01%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             760953      0.67%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             716137      0.63%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             134972      0.12%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             155352      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37271      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18901      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113969228                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166063                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3708814                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          445187                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5712391                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1741416                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       114121074                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   954926939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92970693                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442433                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2903184                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3610584                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                680621                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3361                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26622950                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21561697                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14564907                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7867405                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5527695                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                254681                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9239724                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3122474                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26622938                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26141                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               790                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6498655                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           789                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133725604                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42391440                       # The number of ROB writes
system.cpu2.timesIdled                           2190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.168502                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2256397                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2814568                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           401005                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3946361                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            112842                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205867                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93025                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4434109                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1235                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509152                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233406                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470321                       # Number of branches committed
system.cpu3.commit.bw_lim_events               410092                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2781715                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859897                       # Number of instructions committed
system.cpu3.commit.committedOps              16369244                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107173028                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152737                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.781477                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100451203     93.73%     93.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3339734      3.12%     96.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1148742      1.07%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       988938      0.92%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       244184      0.23%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74220      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474765      0.44%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        41150      0.04%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       410092      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107173028                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151196                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254255                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568588                       # Number of loads committed
system.cpu3.commit.membars                    1018387                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018387      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353166     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077740     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919813      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369244                       # Class of committed instruction
system.cpu3.commit.refs                       5997565                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859897                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369244                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.794111                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.794111                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97460022                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168355                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2169810                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20090004                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2807450                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5938818                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233698                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               306299                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1202719                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4434109                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2487703                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104524961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                23723                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20624243                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 802594                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041150                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2716388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2369239                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191401                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107642707                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196338                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636811                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                95234348     88.47%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7063904      6.56%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2941590      2.73%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1669491      1.55%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  489519      0.45%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242714      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     913      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     108      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107642707                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         111194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              250704                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3811359                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168703                       # Inst execution rate
system.cpu3.iew.exec_refs                     6491253                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442768                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82001633                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5141010                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509983                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           108904                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460835                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19146070                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5048485                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319645                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18178411                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                542962                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1568137                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233698                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2619794                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16786                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79101                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2028                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       572422                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31858                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           108                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45314                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        205390                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10775613                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18000858                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858511                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9250984                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167055                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18006037                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22270704                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12338273                       # number of integer regfile writes
system.cpu3.ipc                              0.147186                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147186                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018605      5.51%      5.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10946777     59.18%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5595477     30.25%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937056      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18498056                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     588218                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031799                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133395     22.68%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406544     69.11%     91.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48277      8.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18067655                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145289478                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18000846                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21922968                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17617612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18498056                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528458                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2776825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62467                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           294                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1183213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107642707                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171847                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.628598                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96541157     89.69%     89.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7190798      6.68%     96.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2115895      1.97%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             735445      0.68%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             726321      0.67%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115850      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             159001      0.15%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35327      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22913      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107642707                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171669                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3110276                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          311423                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5141010                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460835                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       107753901                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   961294321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88107549                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036338                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3280345                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3432459                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                691247                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1494                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24071915                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19560915                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13529789                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6243550                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5501420                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233698                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9594975                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2493451                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24071903                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30476                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6752683                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           808                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125912504                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38772465                       # The number of ROB writes
system.cpu3.timesIdled                           1593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2343859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4647070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       344134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        45084                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32875059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1913266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65907921                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1958350                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             835855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1576132                       # Transaction distribution
system.membus.trans_dist::CleanEvict           726981                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              981                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            514                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1506445                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1506408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        835855                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6989331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6989331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250777280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250777280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1392                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2343955                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2343955    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2343955                       # Request fanout histogram
system.membus.respLayer1.occupancy        12576107000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11639750256                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3482658667.883212                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21536461970.751122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     97.81%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        55500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 217857652500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57403507500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 477124237500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2875362                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2875362                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2875362                       # number of overall hits
system.cpu2.icache.overall_hits::total        2875362                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3597                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3597                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3597                       # number of overall misses
system.cpu2.icache.overall_misses::total         3597                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    174046000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    174046000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    174046000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    174046000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2878959                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2878959                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2878959                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2878959                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001249                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001249                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001249                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001249                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 48386.433139                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48386.433139                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 48386.433139                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48386.433139                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    71.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3111                       # number of writebacks
system.cpu2.icache.writebacks::total             3111                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          454                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          454                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3143                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3143                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3143                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3143                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    154856500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    154856500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    154856500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    154856500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001092                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001092                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001092                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001092                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 49270.283169                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49270.283169                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 49270.283169                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49270.283169                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3111                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2875362                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2875362                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3597                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3597                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    174046000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    174046000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2878959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2878959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001249                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001249                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 48386.433139                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48386.433139                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          454                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          454                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3143                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3143                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    154856500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    154856500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 49270.283169                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49270.283169                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979127                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2837427                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3111                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           912.062681                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343053000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979127                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999348                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999348                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5761061                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5761061                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4615320                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4615320                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4615320                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4615320                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1374000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1374000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1374000                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1374000                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 188439836181                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 188439836181                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 188439836181                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 188439836181                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5989320                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5989320                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5989320                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5989320                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.229408                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.229408                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.229408                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.229408                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137146.896784                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137146.896784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137146.896784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137146.896784                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1464951                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118269                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18503                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1590                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.173702                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.383019                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550603                       # number of writebacks
system.cpu2.dcache.writebacks::total           550603                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1029514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1029514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1029514                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1029514                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344486                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344486                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39741258699                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39741258699                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39741258699                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39741258699                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057517                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057517                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057517                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057517                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115363.929736                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115363.929736                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115363.929736                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115363.929736                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550603                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4172330                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4172330                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       824310                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       824310                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  86954897500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  86954897500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4996640                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4996640                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164973                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164973                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105488.102170                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105488.102170                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       655400                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       655400                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168910                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168910                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17756101000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17756101000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033805                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033805                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105121.668344                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105121.668344                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442990                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442990                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       549690                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       549690                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 101484938681                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 101484938681                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992680                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992680                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.553743                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.553743                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 184622.130075                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 184622.130075                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       374114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       374114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21985157699                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21985157699                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176871                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176871                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125217.328672                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125217.328672                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4904500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4904500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.382129                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.382129                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24400.497512                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24400.497512                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          139                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       377000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       377000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.117871                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.117871                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6080.645161                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6080.645161                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1102500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1102500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461957                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461957                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6485.294118                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6485.294118                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       966500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       966500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442935                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442935                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5929.447853                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5929.447853                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       321000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       321000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       294000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       294000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284027                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284027                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225162                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225162                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20818938500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20818938500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509189                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509189                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442197                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442197                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92462.042885                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92462.042885                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225162                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225162                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20593776500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20593776500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442197                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442197                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91462.042885                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91462.042885                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.951077                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5468107                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569454                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.602368                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343064500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.951077                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.873471                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.873471                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13568289                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13568289                       # Number of data accesses
system.cpu3.numPwrStateTransitions                221                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4327035153.153153                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23869701932.963963                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          108     97.30%     97.30% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.90%     98.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.90%     99.10% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.90%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 217857687500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54226843000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 480300902000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2485149                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2485149                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2485149                       # number of overall hits
system.cpu3.icache.overall_hits::total        2485149                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2554                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2554                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2554                       # number of overall misses
system.cpu3.icache.overall_misses::total         2554                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    135348500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    135348500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    135348500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    135348500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2487703                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2487703                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2487703                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2487703                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001027                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001027                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001027                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001027                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52994.714174                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52994.714174                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52994.714174                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52994.714174                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          427                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.846154                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          223                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2216                       # number of writebacks
system.cpu3.icache.writebacks::total             2216                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          306                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2248                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2248                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2248                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2248                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    113643000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    113643000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    113643000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    113643000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000904                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000904                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000904                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000904                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 50552.935943                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50552.935943                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 50552.935943                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50552.935943                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2216                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2485149                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2485149                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2554                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2554                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    135348500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    135348500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2487703                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2487703                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001027                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001027                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52994.714174                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52994.714174                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          306                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2248                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2248                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    113643000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    113643000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000904                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000904                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 50552.935943                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50552.935943                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978962                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2456761                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2216                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1108.646661                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        349962000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978962                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999343                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4977654                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4977654                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4464704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4464704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4464704                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4464704                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1348124                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1348124                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1348124                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1348124                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 186818366213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 186818366213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 186818366213                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 186818366213                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5812828                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5812828                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5812828                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5812828                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.231922                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.231922                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.231922                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.231922                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 138576.545046                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138576.545046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 138576.545046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138576.545046                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1438084                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       153910                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16714                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1844                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.040684                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.465293                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       514033                       # number of writebacks
system.cpu3.dcache.writebacks::total           514033                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1024889                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1024889                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1024889                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1024889                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       323235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       323235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       323235                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       323235                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37644076774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37644076774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37644076774                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37644076774                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055607                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116460.398082                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116460.398082                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116460.398082                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116460.398082                       # average overall mshr miss latency
system.cpu3.dcache.replacements                514033                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4066368                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4066368                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       827042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       827042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  87076928500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  87076928500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4893410                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4893410                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169011                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169011                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105287.190372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105287.190372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       663679                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       663679                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163363                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163363                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17545431000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17545431000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033384                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033384                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107401.498503                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107401.498503                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       398336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        398336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       521082                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       521082                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  99741437713                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  99741437713                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919418                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919418                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.566752                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.566752                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 191412.172581                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 191412.172581                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       361210                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       361210                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159872                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159872                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  20098645774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  20098645774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173884                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173884                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125717.109775                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125717.109775                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4488500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4488500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.377649                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.377649                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22900.510204                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22900.510204                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.092486                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.092486                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6041.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6041.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1062000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1062000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460106                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460106                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6138.728324                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6138.728324                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       924000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       924000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446809                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446809                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       361500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       361500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       331500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       331500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305362                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305362                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203790                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203790                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19069546000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19069546000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400254                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400254                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93574.493351                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93574.493351                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203790                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203790                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18865756000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18865756000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400254                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400254                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92574.493351                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92574.493351                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.873070                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5294955                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526815                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.050881                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        349973500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.873070                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.871033                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.871033                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13172591                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13172591                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    519138541.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   834435986.179355                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2645331500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528298082500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6229662500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91596881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91596881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91596881                       # number of overall hits
system.cpu0.icache.overall_hits::total       91596881                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17880491                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17880491                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17880491                       # number of overall misses
system.cpu0.icache.overall_misses::total     17880491                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233139606999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233139606999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233139606999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233139606999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109477372                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109477372                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109477372                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109477372                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.163326                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.163326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.163326                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.163326                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13038.769853                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13038.769853                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13038.769853                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13038.769853                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1873                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.717391                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16868046                       # number of writebacks
system.cpu0.icache.writebacks::total         16868046                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1012409                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1012409                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1012409                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1012409                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16868082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16868082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16868082                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16868082                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206613585000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206613585000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206613585000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206613585000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.154078                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.154078                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.154078                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.154078                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12248.789459                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12248.789459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12248.789459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12248.789459                       # average overall mshr miss latency
system.cpu0.icache.replacements              16868046                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91596881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91596881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17880491                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17880491                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233139606999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233139606999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109477372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109477372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.163326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.163326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13038.769853                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13038.769853                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1012409                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1012409                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16868082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16868082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206613585000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206613585000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.154078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.154078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12248.789459                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12248.789459                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999889                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108464749                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16868048                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.430190                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999889                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235822824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235822824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226525067                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226525067                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226525067                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226525067                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19683004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19683004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19683004                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19683004                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 565328747037                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 565328747037                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 565328747037                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 565328747037                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246208071                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246208071                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246208071                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246208071                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.079945                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.079945                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.079945                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.079945                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28721.670078                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28721.670078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28721.670078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28721.670078                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7370699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       218326                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           137264                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3026                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.697248                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.150033                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14408932                       # number of writebacks
system.cpu0.dcache.writebacks::total         14408932                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5444613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5444613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5444613                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5444613                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14238391                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14238391                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14238391                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14238391                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 244605340275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 244605340275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 244605340275                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244605340275                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057831                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057831                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057831                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057831                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17179.282426                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17179.282426                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17179.282426                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17179.282426                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14408932                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160517586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160517586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15879994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15879994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 368778165000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 368778165000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176397580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176397580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23222.815135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23222.815135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3696349                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3696349                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12183645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12183645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 186483011500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 186483011500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069069                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069069                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15306.011584                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15306.011584                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66007481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66007481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3803010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3803010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 196550582037                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 196550582037                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69810491                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69810491                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51682.899082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51682.899082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1748264                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1748264                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2054746                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2054746                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58122328775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58122328775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28286.867951                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28286.867951                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9589000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9589000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410268                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410268                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11009.184845                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11009.184845                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          844                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          844                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1620000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1620000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012718                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012718                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        60000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          197                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1281500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1281500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2021                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2021                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.097476                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.097476                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6505.076142                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6505.076142                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          195                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          195                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1086500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1086500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.096487                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.096487                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5571.794872                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5571.794872                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191554                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191554                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17253340000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17253340000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509403                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509403                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.376036                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.376036                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90070.371801                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90070.371801                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191554                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191554                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17061786000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17061786000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.376036                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.376036                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89070.371801                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89070.371801                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.881994                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241275658                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14429660                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.720814                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.881994                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507872928                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507872928                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16834461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13539016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               69175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               62200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60198                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30572108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16834461                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13539016                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4087                       # number of overall hits
system.l2.overall_hits::.cpu1.data              69175                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1785                       # number of overall hits
system.l2.overall_hits::.cpu2.data              62200                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1186                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60198                       # number of overall hits
system.l2.overall_hits::total                30572108                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            868681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2623                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453864                       # number of demand (read+write) misses
system.l2.demand_misses::total                2343919                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33618                       # number of overall misses
system.l2.overall_misses::.cpu0.data           868681                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2623                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493723                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1358                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488990                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1062                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453864                       # number of overall misses
system.l2.overall_misses::total               2343919                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2889499000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91480351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    251815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58837314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    129088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58423068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     96157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54717188500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     266824482500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2889499000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91480351500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    251815500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58837314500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    129088500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58423068000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     96157000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54717188500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    266824482500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16868079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14407697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          551190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          514062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32916027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16868079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14407697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         551190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         514062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32916027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.390909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.432071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.887153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.472420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.882897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071209                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.390909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.432071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.887153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.472420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.882897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071209                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85950.948896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105309.488178                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96002.859321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119170.697942                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95057.805596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119477.019980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90543.314501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120558.556087                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113836.904134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85950.948896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105309.488178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96002.859321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119170.697942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95057.805596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119477.019980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90543.314501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120558.556087                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113836.904134                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1576132                       # number of writebacks
system.l2.writebacks::total                   1576132                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            294                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            294                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1653                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           294                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           294                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1653                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       868441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2342266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       868441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2342266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2552468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82779107500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    206947500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53886500001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     97433001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53521516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     73501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50170017000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 243287490502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2552468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82779107500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    206947500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53886500001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     97433001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53521516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     73501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50170017000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 243287490502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.347094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.876717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.338530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.886787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.380783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.882551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.347094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.876717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.338530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.886787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.380783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.882551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071159                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75966.324405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95319.207062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88856.805496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109192.060014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91572.369361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109498.424675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85865.654206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110583.127978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103868.429334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75966.324405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95319.207062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88856.805496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109192.060014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91572.369361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109498.424675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85865.654206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110583.127978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103868.429334                       # average overall mshr miss latency
system.l2.replacements                        4261092                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3576517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3576517                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3576517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3576517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29211850                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29211850                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29211850                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29211850                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   87                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1293000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.225806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.194444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.532258                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16792.207792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13358.585859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1544000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       140000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       165500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1992500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.225806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.194444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.532258                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20051.948052                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20687.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20126.262626                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.433333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.272727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.312000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       167000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       184000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       263000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       795500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.433333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.272727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.312000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20230.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20397.435897                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1744793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1832326                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1506410                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52719358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41109765500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41433130500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37876062000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173138316000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2224589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3338736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.215678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.451192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109878.694278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117193.624300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116820.979666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117936.280386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114934.391036                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1506410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47921398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37601915500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37886410500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34664492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158074216000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.215678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99878.694278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107193.624300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106820.979666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107936.280386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104934.391036                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16834461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16841519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2889499000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    251815500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    129088500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     96157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3366560000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16868079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16880180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.390909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.432071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.472420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85950.948896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96002.859321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95057.805596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90543.314501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87078.968470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          294                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          294                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           812                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2552468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    206947500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     97433001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     73501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2930350001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.347094                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.338530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.380783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75966.324405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88856.805496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91572.369361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85865.654206                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77422.124785                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11794223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        40020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        34001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        30019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11898263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       388885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          798848                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38760993500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17727549000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16989937500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16841126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90319606500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12183108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       168319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12697111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.797997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.815524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99672.122864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124022.646182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126490.399649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126904.583029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113062.317863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          240                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          841                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       388645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       798007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34857709500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16284584501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15635105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15505525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  82282924501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.796797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.814430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89690.358811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114104.027558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116578.972680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116997.223249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103110.529733                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             160                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          157                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.968153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.969697                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2993000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3147000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.968153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19690.789474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19668.750000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999841                       # Cycle average of tags in use
system.l2.tags.total_refs                    65702829                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4261097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.419229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.860846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.297097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.623852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.053306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.027852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.114671                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.404076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.160892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.384748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2106817001                       # Number of tag accesses
system.l2.tags.data_accesses               2106817001                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2150336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55580096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        149056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31584128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         68096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29035904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149904832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2150336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       149056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2422272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100872448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100872448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         868439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2342263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1576132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1576132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4022871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103979815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           278855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59087911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           127395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58523495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           102490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54320668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280443501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4022871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       278855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       127395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       102490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4531611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188713213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188713213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188713213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4022871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103979815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          278855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59087911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          127395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58523495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          102490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54320668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469156713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1574778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    859382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004214843500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5086500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2342263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1576132                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2342263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1576132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1354                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            158645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            155842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           157853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           134377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102460592000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11577030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145874454500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44251.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63001.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1052101                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  976718                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2342263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1576132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  801126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  629074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  197097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   60331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   35956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1861329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.758432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.073942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.643328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1258516     67.61%     67.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       405562     21.79%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75480      4.06%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32764      1.76%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17693      0.95%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11055      0.59%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7996      0.43%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5913      0.32%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46350      2.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1861329                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.807656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.771284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97248     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88664     91.17%     91.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              863      0.89%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5903      6.07%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1382      1.42%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              342      0.35%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               77      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148185984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1718848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100784192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149904832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100872448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       277.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534527728500                       # Total gap between requests
system.mem_ctrls.avgGap                     136414.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2150336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55000448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       149056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31214848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        68096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30884800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28663616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100784192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4022870.693082545418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102895403.493040382862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 278855.497014472086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58397058.510031133890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 127394.696789780297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57779601.318917505443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 102490.470349672876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53624187.459156118333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188548102.400185048580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       868439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1576132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1159557750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46752558000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    108668750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33319030250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     52528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33156377500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     37565250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31288169000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12837503648500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34511.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53835.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46658.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67515.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49368.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67833.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43884.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68964.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8144941.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6781136460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3604236735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8221981320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4277659500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42195036000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101823959820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     119512161600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       286416171435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.830318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 309379063250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17849000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 207299681750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6508831140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3459506820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8310017520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3942551160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42195036000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187962917280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46974092160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       299352952080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.032580                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120014318000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17849000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 396664427000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3719936644.531250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22259019727.979210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     97.66%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 217857484500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58375854500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 476151890500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3340626                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3340626                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3340626                       # number of overall hits
system.cpu1.icache.overall_hits::total        3340626                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7747                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7747                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7747                       # number of overall misses
system.cpu1.icache.overall_misses::total         7747                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    350776500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    350776500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    350776500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    350776500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3348373                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3348373                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3348373                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3348373                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002314                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002314                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002314                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002314                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45279.011230                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45279.011230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45279.011230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45279.011230                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6678                       # number of writebacks
system.cpu1.icache.writebacks::total             6678                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1037                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1037                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1037                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1037                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6710                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6710                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6710                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6710                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    308666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    308666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    308666500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    308666500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46000.968703                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46000.968703                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46000.968703                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46000.968703                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6678                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3340626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3340626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7747                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7747                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    350776500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    350776500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3348373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3348373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002314                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002314                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45279.011230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45279.011230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1037                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1037                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6710                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6710                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    308666500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    308666500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46000.968703                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46000.968703                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3190213                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6678                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           477.719826                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335612000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999362                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999362                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6703456                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6703456                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5450457                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5450457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5450457                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5450457                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1489938                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1489938                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1489938                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1489938                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 195970639709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 195970639709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 195970639709                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 195970639709                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6940395                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6940395                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6940395                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6940395                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214676                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214676                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214676                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214676                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131529.392303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131529.392303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131529.392303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131529.392303                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1566411                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       111387                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21112                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1601                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.195292                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.573392                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562509                       # number of writebacks
system.cpu1.dcache.writebacks::total           562509                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1123132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1123132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1123132                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1123132                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366806                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366806                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366806                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366806                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  41319796479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  41319796479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  41319796479                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  41319796479                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052851                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052851                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052851                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052851                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112647.547965                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112647.547965                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112647.547965                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112647.547965                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562509                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4786907                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4786907                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       894326                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       894326                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90499594500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90499594500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5681233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5681233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101193.071095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101193.071095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       710769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       710769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18587797500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18587797500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032309                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032309                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101264.443742                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101264.443742                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       663550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        663550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595612                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595612                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105471045209                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105471045209                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259162                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259162                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 177080.121302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177080.121302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       412363                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       412363                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183249                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183249                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22731998979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22731998979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145533                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145533                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124049.784605                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124049.784605                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4962000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4962000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.395604                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.395604                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22972.222222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22972.222222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.120879                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.120879                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6431.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6431.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1006000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1006000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445623                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445623                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5988.095238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5988.095238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       875000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       875000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432361                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432361                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5368.098160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5368.098160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       328000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       328000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       296000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       296000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291864                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291864                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217304                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217304                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19776096500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19776096500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509168                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509168                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426783                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426783                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91006.592147                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91006.592147                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217304                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217304                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19558792500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19558792500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426783                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426783                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90006.592147                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90006.592147                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.022326                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6325668                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583936                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.832810                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335623500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.022326                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938198                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938198                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15484936                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15484936                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534527745000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29579831                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5152649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29339576                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2684960                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1066                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           600                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1666                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           89                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3410074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3410074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16880182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12699652                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          165                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50604205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43247057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1709812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1671733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1555409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98824423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159111936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1844263424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       856832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72025664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       400256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70514112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       285696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65797696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4213255616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4336417                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105606528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37252920                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068822                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34991591     93.93%     93.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2101059      5.64%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44911      0.12%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88480      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  26879      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37252920                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65870082941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         854891545                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4865115                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790904108                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3481732                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21647909405                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25302472290                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876662415                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10224596                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               608583862000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335294                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750820                       # Number of bytes of host memory used
host_op_rate                                   337239                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2301.09                       # Real time elapsed on the host
host_tick_rate                               32183056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771541155                       # Number of instructions simulated
sim_ops                                     776017507                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074056                       # Number of seconds simulated
sim_ticks                                 74056117000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.087761                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8121674                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9325850                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           605562                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11583056                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            874739                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         899099                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           24360                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15898269                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7155                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8800                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           525619                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11440455                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2407399                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1409589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       13074753                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46392315                       # Number of instructions committed
system.cpu0.commit.committedOps              47087889                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    139795473                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.336834                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.240483                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    122864145     87.89%     87.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7485938      5.35%     93.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3725974      2.67%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1678778      1.20%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       882423      0.63%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       299432      0.21%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       332063      0.24%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       119321      0.09%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2407399      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139795473                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1395611                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44350089                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10649843                       # Number of loads committed
system.cpu0.commit.membars                    1045294                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1045953      2.22%      2.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33809941     71.80%     74.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10658251     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1478472      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47087889                       # Class of committed instruction
system.cpu0.commit.refs                      12137181                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46392315                       # Number of Instructions Simulated
system.cpu0.committedOps                     47087889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.170161                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.170161                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            101788405                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                80540                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7565226                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62175760                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11993129                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26278501                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                526653                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151042                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1191946                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15898269                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10312447                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    124944317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               174095                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          247                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65457517                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1213192                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108099                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16227444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8996413                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.445074                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141778634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.467334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99037503     69.85%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25727790     18.15%     88.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13560492      9.56%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2194479      1.55%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  317675      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  503821      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30353      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  398326      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8195      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141778634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1780                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1218                       # number of floating regfile writes
system.cpu0.idleCycles                        5292466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              561021                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13469781                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.384891                       # Inst execution rate
system.cpu0.iew.exec_refs                    14872590                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1741452                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6922371                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13745351                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            418699                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           220954                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1916259                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           60104023                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13131138                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           499782                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56606347                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 76759                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11950646                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                526653                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12092737                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125916                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65065                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          335                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4139                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3095508                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       428921                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           421                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       282158                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        278863                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42397777                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55752406                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.749251                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31766571                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.379085                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55858788                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                73072247                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40874990                       # number of integer regfile writes
system.cpu0.ipc                              0.315441                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.315441                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1046679      1.83%      1.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40886276     71.60%     73.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29836      0.05%     73.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67047      0.12%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 69      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                715      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13331711     23.35%     96.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1742599      3.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            531      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57106128                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2031                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4011                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1928                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2379                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     278963                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004885                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210925     75.61%     75.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    54      0.02%     75.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    128      0.05%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     75.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 51257     18.37%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16548      5.93%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               35      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56336381                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         256295574                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55750478                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73118165                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58567566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57106128                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1536457                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       13016137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29731                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        126868                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5625495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141778634                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402784                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.944718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109146204     76.98%     76.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19242940     13.57%     90.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8297603      5.85%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1927437      1.36%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1675709      1.18%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             532741      0.38%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             688273      0.49%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             152324      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             115403      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141778634                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.388289                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           602296                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          130959                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13745351                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1916259                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2944                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       147071100                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1041249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20776004                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34179688                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                343542                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12734840                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8363317                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                61886                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79763173                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61234913                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44877770                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26528728                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1309917                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                526653                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10692233                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10698087                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2004                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79761169                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70520176                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            407218                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3544391                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        407126                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197541915                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122343417                       # The number of ROB writes
system.cpu0.timesIdled                         204836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  726                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.569886                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7777842                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8587669                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           550604                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10926565                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            709751                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         713812                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4061                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14884691                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1730                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1036                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           548700                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9932318                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1999633                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1258981                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14623503                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            39013883                       # Number of instructions committed
system.cpu1.commit.committedOps              39642442                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109630314                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.361601                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.272183                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95108250     86.75%     86.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6493405      5.92%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3199723      2.92%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1591497      1.45%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       669356      0.61%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215489      0.20%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247560      0.23%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105401      0.10%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1999633      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109630314                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              990671                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37129726                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8882439                       # Number of loads committed
system.cpu1.commit.membars                     942799                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       942799      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29066061     73.32%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             62      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8883475     22.41%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        749949      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39642442                       # Class of committed instruction
system.cpu1.commit.refs                       9633424                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   39013883                       # Number of Instructions Simulated
system.cpu1.committedOps                     39642442                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.874912                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.874912                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             79148500                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2055                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7160261                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56368227                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6768214                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24297735                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                549228                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 4028                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1018950                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14884691                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9297520                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101616240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94987                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      60010818                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1102264                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132708                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9615250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8487593                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.535040                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111782627                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.543723                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.916409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72844751     65.17%     65.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22854722     20.45%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13012051     11.64%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2022693      1.81%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  175586      0.16%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  490135      0.44%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     416      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  381867      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     406      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111782627                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         378834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              592367                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12183992                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.445164                       # Inst execution rate
system.cpu1.iew.exec_refs                    12320308                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    800245                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6715928                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12440037                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            372447                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177485                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              938006                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54192120                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11520063                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           508248                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49930211                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84638                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8566850                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                549228                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8701618                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             392                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3557598                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       187021                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       328330                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        264037                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38498830                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49209077                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742024                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28567058                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.438734                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49338172                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64663835                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36435321                       # number of integer regfile writes
system.cpu1.ipc                              0.347837                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.347837                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           943314      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36998192     73.35%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  73      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11695120     23.19%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             801664      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50438459                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     220222                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004366                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200302     90.95%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 19901      9.04%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   19      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49715367                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         212913081                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49209077                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68741814                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52765102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50438459                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1427018                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14549678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33314                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        168037                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6504022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111782627                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.451219                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.999206                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           83816753     74.98%     74.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15491427     13.86%     88.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7842959      7.02%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1824430      1.63%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1411164      1.26%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             541211      0.48%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             638705      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             122941      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93037      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111782627                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.449695                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           564954                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109888                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12440037                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             938006                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    515                       # number of misc regfile reads
system.cpu1.numCycles                       112161461                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    35817980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17543311                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28827486                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                338924                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7364153                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5064100                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                48739                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72519325                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55356466                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40908106                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24492594                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1186866                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                549228                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7181780                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12080620                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72519325                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54651561                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            374271                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2615317                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        374253                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   161893714                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110733954                       # The number of ROB writes
system.cpu1.timesIdled                           4457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.791832                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8258157                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8804772                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           639726                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11403602                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            527748                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         531765                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4017                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15059142                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1665                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1069                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           587809                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9320510                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1783994                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1124115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14701114                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36612553                       # Number of instructions committed
system.cpu2.commit.committedOps              37173728                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97975683                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.379418                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.277683                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83708468     85.44%     85.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6738522      6.88%     92.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3077434      3.14%     95.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1557910      1.59%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       597106      0.61%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       230851      0.24%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       177809      0.18%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       103589      0.11%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1783994      1.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97975683                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              768919                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34774196                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8162992                       # Number of loads committed
system.cpu2.commit.membars                     841732                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       841732      2.26%      2.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27456306     73.86%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8164061     21.96%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        711475      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37173728                       # Class of committed instruction
system.cpu2.commit.refs                       8875536                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36612553                       # Number of Instructions Simulated
system.cpu2.committedOps                     37173728                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.747295                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.747295                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66441283                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                52036                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7338409                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54580164                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7117296                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25153442                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                588282                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 8489                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               872703                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15059142                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8778994                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90357038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                98639                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58874765                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1280398                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.149715                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9175745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8785905                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.585321                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         100173006                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.603465                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.991262                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                62604314     62.50%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21617704     21.58%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12685947     12.66%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1883810      1.88%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  195750      0.20%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  450901      0.45%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  370126      0.37%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  363994      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     460      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           100173006                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         412460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              629252                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11593139                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.472655                       # Inst execution rate
system.cpu2.iew.exec_refs                    11441640                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    764155                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6692524                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11542299                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            360420                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           375790                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              915996                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           51827456                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10677485                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           488707                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47542265                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108173                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5722883                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                588282                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5888589                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        24980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             303                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3379307                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       203452                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       304806                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        324446                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36055415                       # num instructions consuming a value
system.cpu2.iew.wb_count                     46897285                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.745140                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 26866347                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.466243                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47006287                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61829021                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34633790                       # number of integer regfile writes
system.cpu2.ipc                              0.363994                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.363994                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           842197      1.75%      1.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35584189     74.09%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  66      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10839398     22.57%     98.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             765026      1.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48030972                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     268368                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005587                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 243227     90.63%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25111      9.36%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   30      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47457143                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         196562591                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     46897285                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66481196                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50477016                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48030972                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1350440                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14653728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59273                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        226325                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6423421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    100173006                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.479480                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.016909                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73358778     73.23%     73.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14771903     14.75%     87.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7817230      7.80%     95.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1735845      1.73%     97.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1145304      1.14%     98.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             517996      0.52%     99.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             623016      0.62%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             115690      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87244      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      100173006                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.477514                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           548179                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97339                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11542299                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             915996                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    465                       # number of misc regfile reads
system.cpu2.numCycles                       100585466                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    47394000                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15609768                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26965444                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                353761                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7699965                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3324086                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                32724                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69838662                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53077748                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39014786                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25221279                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1183761                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                588282                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5399387                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12049342                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69838662                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45654325                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            404749                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2382543                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        404784                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   148064646                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105997194                       # The number of ROB writes
system.cpu2.timesIdled                           4621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.396545                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7473769                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8002190                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           452467                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10196972                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            474915                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         477493                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2578                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13521367                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1747                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1029                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           450861                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9200417                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1843639                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1106250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12610923                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36100930                       # Number of instructions committed
system.cpu3.commit.committedOps              36653176                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     93809021                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.390721                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.313146                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80159325     85.45%     85.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6297889      6.71%     92.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2901768      3.09%     95.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1529056      1.63%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       577104      0.62%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       203173      0.22%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188279      0.20%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       108788      0.12%     98.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1843639      1.97%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     93809021                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              690130                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34263215                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7999851                       # Number of loads committed
system.cpu3.commit.membars                     828364                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       828364      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27125231     74.01%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             56      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8000880     21.83%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        698549      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36653176                       # Class of committed instruction
system.cpu3.commit.refs                       8699429                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36100930                       # Number of Instructions Simulated
system.cpu3.committedOps                     36653176                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.661125                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.661125                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             65518607                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1727                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6892551                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51104348                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6108631                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22678440                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                451306                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3490                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               882149                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13521367                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8169260                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     86740578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86520                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      54189966                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 905824                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140746                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8445643                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7948684                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.564073                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          95639133                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.574190                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.936401                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                60543776     63.30%     63.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20517516     21.45%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11881113     12.42%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1700072      1.78%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  170527      0.18%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  464998      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     371      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  360373      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     387      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            95639133                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         429964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              487053                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11053885                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.471627                       # Inst execution rate
system.cpu3.iew.exec_refs                    10902591                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    746169                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6453509                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10991701                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            349243                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           159664                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              885660                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49231774                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10156422                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           407691                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45308810                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146054                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4012329                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                451306                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4215476                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             293                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2991850                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186082                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256163                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        230890                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35249467                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44838504                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735769                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25935469                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.466732                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44946587                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59141306                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33069012                       # number of integer regfile writes
system.cpu3.ipc                              0.375781                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.375781                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           828802      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33842848     74.03%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  64      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10297358     22.52%     98.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             747333      1.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45716501                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     321935                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007042                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310298     96.39%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11625      3.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   12      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45209634                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         187442490                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44838504                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61810383                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47912142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45716501                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1319632                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12578598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48420                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        213382                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5778440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     95639133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.478010                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.039123                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           70739100     73.96%     73.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13508358     14.12%     88.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7181399      7.51%     95.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1647487      1.72%     97.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1121684      1.17%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             527723      0.55%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             703493      0.74%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122537      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87352      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       95639133                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.475871                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           514017                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95157                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10991701                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             885660                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    438                       # number of misc regfile reads
system.cpu3.numCycles                        96069097                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    51909827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14702484                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26547463                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                312620                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6565106                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2367858                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14888                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66285026                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50242159                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36891511                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22909364                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1242493                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                451306                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4456104                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10344048                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66285026                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46554769                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            351201                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2065676                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        351209                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141227531                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100402215                       # The number of ROB writes
system.cpu3.timesIdled                           4590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2557184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5024537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       378037                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        85548                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3166115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2118975                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6645037                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2204523                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2463094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352390                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2115554                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2719                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88653                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88587                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2463095                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7576218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7576218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    185860544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               185860544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3809                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2556593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2556593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2556593                       # Request fanout histogram
system.membus.respLayer1.occupancy        13679954250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7074063011                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                640                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          321                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    74029732.087227                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   175075859.549224                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    642877500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            321                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50292573000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  23763544000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8773299                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8773299                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8773299                       # number of overall hits
system.cpu2.icache.overall_hits::total        8773299                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5695                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5695                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5695                       # number of overall misses
system.cpu2.icache.overall_misses::total         5695                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    358109498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    358109498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    358109498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    358109498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8778994                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8778994                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8778994                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8778994                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000649                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000649                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000649                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000649                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62881.386831                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62881.386831                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62881.386831                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62881.386831                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1428                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    79.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5448                       # number of writebacks
system.cpu2.icache.writebacks::total             5448                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          247                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          247                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5448                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5448                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5448                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5448                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    341366998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    341366998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    341366998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    341366998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000621                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000621                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000621                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000621                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62659.140602                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62659.140602                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62659.140602                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62659.140602                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5448                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8773299                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8773299                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5695                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5695                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    358109498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    358109498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8778994                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8778994                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000649                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000649                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62881.386831                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62881.386831                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          247                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5448                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5448                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    341366998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    341366998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62659.140602                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62659.140602                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8819825                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5480                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1609.457117                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17563436                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17563436                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8530262                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8530262                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8530262                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8530262                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2186445                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2186445                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2186445                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2186445                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 169289284998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 169289284998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 169289284998                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 169289284998                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10716707                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10716707                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10716707                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10716707                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.204022                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.204022                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.204022                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.204022                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77426.729233                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77426.729233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77426.729233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77426.729233                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2179516                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        23537                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27763                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            339                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.504340                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.430678                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       604966                       # number of writebacks
system.cpu2.dcache.writebacks::total           604966                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1586225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1586225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1586225                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1586225                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       600220                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       600220                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       600220                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       600220                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54921802000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54921802000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54921802000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54921802000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056008                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056008                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056008                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056008                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91502.785645                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91502.785645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91502.785645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91502.785645                       # average overall mshr miss latency
system.cpu2.dcache.replacements                604966                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8397449                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8397449                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1888632                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1888632                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 140593711000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 140593711000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10286081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10286081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.183610                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.183610                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74442.088771                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74442.088771                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1308239                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1308239                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       580393                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       580393                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52368839500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52368839500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056425                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056425                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90229.964007                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90229.964007                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       132813                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        132813                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297813                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297813                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28695573998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28695573998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.691582                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.691582                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96354.336439                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96354.336439                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277986                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277986                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19827                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19827                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2552962500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2552962500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128761.915570                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128761.915570                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       273713                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       273713                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7455                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7455                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    128720000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    128720000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       281168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       281168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.026514                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026514                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17266.264252                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17266.264252                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7312                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7312                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    110276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    110276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026006                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026006                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15081.509847                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15081.509847                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       280097                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       280097                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          695                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          695                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7339500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7339500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       280792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       280792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002475                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002475                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10560.431655                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10560.431655                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          676                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          676                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6760500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6760500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002407                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10000.739645                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10000.739645                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1206500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1206500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          299                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            299                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          770                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          770                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14591500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14591500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1069                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1069                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.720299                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.720299                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data        18950                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total        18950                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          770                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          770                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13821500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13821500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.720299                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.720299                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data        17950                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total        17950                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.135102                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9695768                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           607708                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.954649                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.135102                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.972972                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.972972                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23167151                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23167151                       # Number of data accesses
system.cpu3.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    90040527.681661                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   187075067.146708                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    640775500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48034404500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26021712500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8163590                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8163590                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8163590                       # number of overall hits
system.cpu3.icache.overall_hits::total        8163590                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5670                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5670                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5670                       # number of overall misses
system.cpu3.icache.overall_misses::total         5670                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    370861500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    370861500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    370861500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    370861500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8169260                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8169260                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8169260                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8169260                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000694                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000694                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000694                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000694                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65407.671958                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65407.671958                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65407.671958                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65407.671958                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1663                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    79.190476                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5446                       # number of writebacks
system.cpu3.icache.writebacks::total             5446                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          224                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          224                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5446                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5446                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5446                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5446                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    355410000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    355410000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    355410000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    355410000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65260.741829                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65260.741829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65260.741829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65260.741829                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5446                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8163590                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8163590                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5670                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5670                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    370861500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    370861500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8169260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8169260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65407.671958                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65407.671958                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          224                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5446                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5446                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    355410000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    355410000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65260.741829                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65260.741829                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8199672                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5478                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1496.836802                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16343966                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16343966                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8097065                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8097065                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8097065                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8097065                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2172033                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2172033                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2172033                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2172033                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171992347499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171992347499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171992347499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171992347499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10269098                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10269098                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10269098                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10269098                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.211512                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.211512                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.211512                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.211512                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79184.960587                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79184.960587                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79184.960587                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79184.960587                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       972359                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16110                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11203                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            254                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.794519                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.425197                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       540062                       # number of writebacks
system.cpu3.dcache.writebacks::total           540062                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1637851                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1637851                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1637851                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1637851                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       534182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       534182                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534182                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48608945500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48608945500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48608945500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48608945500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052018                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052018                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052018                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052018                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90996.973878                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90996.973878                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90996.973878                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90996.973878                       # average overall mshr miss latency
system.cpu3.dcache.replacements                540062                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7970783                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7970783                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1876185                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1876185                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 142470456000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 142470456000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9846968                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9846968                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.190534                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190534                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75936.251489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75936.251489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1361826                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1361826                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       514359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       514359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45973270000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45973270000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89379.732833                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89379.732833                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126282                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126282                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295848                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295848                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29521891499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29521891499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422130                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422130                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.700846                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.700846                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99787.362088                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99787.362088                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       276025                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       276025                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19823                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19823                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2635675500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2635675500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046959                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046959                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132960.475206                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132960.475206                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       268094                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       268094                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8651                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8651                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    154134500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    154134500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       276745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       276745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031260                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031260                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17816.957577                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17816.957577                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          207                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          207                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8444                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8444                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    127824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    127824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15137.908574                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15137.908574                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       275841                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       275841                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          517                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          517                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4291000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4291000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       276358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       276358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001871                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001871                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8299.806576                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8299.806576                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          501                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          501                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3857000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3857000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001813                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7698.602794                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7698.602794                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       773000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       773000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       706000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       706000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          352                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            352                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          677                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          677                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14557000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14557000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1029                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1029                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.657920                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.657920                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21502.215657                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21502.215657                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          677                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          677                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13880000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13880000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.657920                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.657920                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20502.215657                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20502.215657                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.804313                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9188632                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           542740                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.930081                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.804313                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962635                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962635                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22189174                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22189174                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10846843.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10479135.131174                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       346000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43612000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73535468500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    520648500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9991492                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9991492                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9991492                       # number of overall hits
system.cpu0.icache.overall_hits::total        9991492                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       320950                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        320950                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       320950                       # number of overall misses
system.cpu0.icache.overall_misses::total       320950                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7067800495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7067800495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7067800495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7067800495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10312442                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10312442                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10312442                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10312442                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031123                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031123                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031123                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031123                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22021.500218                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22021.500218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22021.500218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22021.500218                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2547                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.455882                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       283328                       # number of writebacks
system.cpu0.icache.writebacks::total           283328                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37611                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37611                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       283339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       283339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       283339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       283339                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6130063500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6130063500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6130063500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6130063500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027475                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027475                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027475                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027475                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21635.085534                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21635.085534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21635.085534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21635.085534                       # average overall mshr miss latency
system.cpu0.icache.replacements                283328                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9991492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9991492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       320950                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       320950                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7067800495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7067800495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10312442                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10312442                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031123                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031123                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22021.500218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22021.500218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       283339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       283339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6130063500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6130063500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21635.085534                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21635.085534                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999149                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10275043                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           283371                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.260037                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999149                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20908223                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20908223                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10660059                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10660059                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10660059                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10660059                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2788903                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2788903                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2788903                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2788903                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 200382259916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 200382259916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 200382259916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 200382259916                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13448962                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13448962                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13448962                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13448962                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207369                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207369                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207369                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207369                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71849.849176                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71849.849176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71849.849176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71849.849176                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9323645                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5606                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147981                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             40                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.005690                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   140.150000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1129173                       # number of writebacks
system.cpu0.dcache.writebacks::total          1129173                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1670517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1670517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1670517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1670517                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1118386                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1118386                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1118386                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1118386                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91770564518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91770564518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91770564518                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91770564518                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083158                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82056.252956                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82056.252956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82056.252956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82056.252956                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1129173                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9922272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9922272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2402262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2402262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167083501000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167083501000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12324534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12324534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194917                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194917                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69552.572117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69552.572117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1327959                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1327959                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1074303                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1074303                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88068582000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88068582000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81977.414193                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81977.414193                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       737787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        737787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       386641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       386641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33298758916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33298758916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.343856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.343856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86123.196754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86123.196754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       342558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       342558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3701982518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3701982518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83977.554114                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83977.554114                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       350434                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       350434                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    232353000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    232353000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       368237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       368237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048347                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048347                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13051.339662                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13051.339662                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5846                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5846                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11957                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11957                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    179229000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    179229000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032471                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032471                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14989.462240                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14989.462240                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       352908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       352908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1193                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1193                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20861500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20861500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       354101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       354101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003369                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003369                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17486.588433                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17486.588433                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1185                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1185                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19677500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19677500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003347                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003347                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16605.485232                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16605.485232                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7913                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7913                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          887                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          887                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     21034500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     21034500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8800                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8800                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.100795                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.100795                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23714.205186                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23714.205186                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20147500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20147500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.100795                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.100795                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22714.205186                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22714.205186                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988478                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12505507                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1130269                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.064186                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988478                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999640                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29490437                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29490437                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              252221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              229371                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              102919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               88742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               79319                       # number of demand (read+write) hits
system.l2.demand_hits::total                   758417                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             252221                       # number of overall hits
system.l2.overall_hits::.cpu0.data             229371                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2042                       # number of overall hits
system.l2.overall_hits::.cpu1.data             102919                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1982                       # number of overall hits
system.l2.overall_hits::.cpu2.data              88742                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1821                       # number of overall hits
system.l2.overall_hits::.cpu3.data              79319                       # number of overall hits
system.l2.overall_hits::total                  758417                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             31108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            899129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            638465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            516484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            461138                       # number of demand (read+write) misses
system.l2.demand_misses::total                2556673                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            31108                       # number of overall misses
system.l2.overall_misses::.cpu0.data           899129                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3258                       # number of overall misses
system.l2.overall_misses::.cpu1.data           638465                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3466                       # number of overall misses
system.l2.overall_misses::.cpu2.data           516484                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3625                       # number of overall misses
system.l2.overall_misses::.cpu3.data           461138                       # number of overall misses
system.l2.overall_misses::total               2556673                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2579339500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  86959444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    283056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64344395000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    308878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52631306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    325069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46569600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     254001090000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2579339500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  86959444500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    283056500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64344395000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    308878500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52631306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    325069500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46569600000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    254001090000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          283329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1128500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          741384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          605226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          540457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3315090                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         283329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1128500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         741384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         605226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         540457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3315090                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.796747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.614717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.636197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.853374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.665626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.853237                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.771223                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.796747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.614717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.636197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.853374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.665626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.853237                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.771223                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82915.632635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96715.203825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86880.448128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100779.831314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89116.705136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101903.072506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89674.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100988.424289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99348.289750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82915.632635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96715.203825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86880.448128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100779.831314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89116.705136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101903.072506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89674.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100988.424289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99348.289750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              352390                       # number of writebacks
system.l2.writebacks::total                    352390                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            699                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            727                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            745                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4991                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           699                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           727                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           745                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4991                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        31050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       898430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       637580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       515739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       460536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2551682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        31050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       898430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       637580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       515739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       460536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2551682                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2265985500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77935264503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    205993501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57912704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    230466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47425139002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    256407501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41926739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 228158699507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2265985500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77935264503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    205993501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57912704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    230466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47425139002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    256407501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41926739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 228158699507                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.796128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.477547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.502937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.852143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.564818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.852123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.769717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.796128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.477547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.502937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.852143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.564818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.852123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.769717                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72978.599034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86746.062023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81388.186883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90832.058722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84111.678832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91955.696587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83357.445059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91039.005637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89415.020958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72978.599034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86746.062023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81388.186883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90832.058722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84111.678832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91955.696587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83357.445059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91039.005637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89415.020958                       # average overall mshr miss latency
system.l2.replacements                        4666008                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466899                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466899                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2641226                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2641226                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2641226                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2641226                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             105                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  398                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           217                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                332                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5955500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1303000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       995000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       568000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8821500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              730                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.549367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.322581                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.338235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.454795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27444.700461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        26060                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 23690.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 24695.652174                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26570.783133                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          217                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4357000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1015500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       883499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       459000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6714999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.549367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.322581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.338235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.454795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20078.341014                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20310                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21035.690476                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19956.521739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20225.900602                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           355                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                625                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          436                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           61                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              761                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7704000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2543500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2587500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       799500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13634500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          791                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1386                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.551201                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.651741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.523622                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.435714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.549062                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17669.724771                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19416.030534                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 19454.887218                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13106.557377                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17916.557162                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          436                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          133                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           61                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          761                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8810500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2639000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2652500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1214000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15316000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.551201                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.651741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.523622                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.435714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.549062                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20207.568807                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20145.038168                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19943.609023                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19901.639344                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20126.149803                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14109                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19494                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88588                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3459803500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2524313500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2529933500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2613855000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11127905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            102697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.687900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115039.185370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129491.817995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129713.571575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133940.814758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125614.140741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3159053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2329373500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2334893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2418705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10242025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.687900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.989543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105039.185370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119491.817995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119713.571575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123940.814758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115614.140741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        252221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             258066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        31108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2579339500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    283056500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    308878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    325069500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3496344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       283329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         299523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.614717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.636197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.665626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.138410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82915.632635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86880.448128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89116.705136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89674.344828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84336.637962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          727                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          726                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          549                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2060                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        31050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3076                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2265985500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    205993501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    230466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    256407501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2958852502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.477547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.502937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.564818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.131532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72978.599034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81388.186883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84111.678832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83357.445059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75103.497779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       215726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       102713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        88601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        79202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            486242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       869054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       618971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       496980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       441623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2426628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83499641000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61820081500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50101373000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43955745000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 239376840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1084780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       721684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       585581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       520825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2912870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.801134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.857676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.848696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.847930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96081.073213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99875.570099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100811.648356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99532.282060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98645.874234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          699                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          745                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2931                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       868355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       618086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       496235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       441021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2423697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74776211003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55583330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45090245502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39508034500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 214957821505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.800490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.847423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.846774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86112.489711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89928.149966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90864.702212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89583.113956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88690.055525                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6420125                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4666072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.375916                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.909416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.163802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.377887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.049453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.555706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.048721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.620818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.047159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.227038                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.404835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.271529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.118058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.087825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.081672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 210277016                       # Number of tag accesses
system.l2.tags.data_accesses                210277016                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1987200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57499456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        161984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40805120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        175360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33007296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        196864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29474304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          163307584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1987200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       161984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       175360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       196864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2521408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22552960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22552960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          31050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         898429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         637580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         515739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         460536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2551681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       352390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         26833705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        776430879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2187314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        551002694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2367934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        445706544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2658308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        397999587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2205186967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     26833705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2187314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2367934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2658308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34047262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304538786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304538786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304538786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        26833705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       776430879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2187314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       551002694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2367934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       445706544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2658308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       397999587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2509725753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    349883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     31051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    889607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    636244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    514132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    458973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000506602250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4631838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             329500                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2551682                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352390                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2551682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2507                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            244764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            209968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  74989014250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12691770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122583151750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29542.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48292.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1417516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2551682                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  652587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  614860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  451760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  303761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  202015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   82198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1151403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.540919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.550013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.460822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       710324     61.69%     61.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       264078     22.94%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62501      5.43%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29460      2.56%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17990      1.56%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12470      1.08%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9319      0.81%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7262      0.63%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37999      3.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1151403                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.492224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.974961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9183     42.51%     42.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5648     26.14%     68.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4751     21.99%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          525      2.43%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           93      0.43%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           81      0.37%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          144      0.67%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          215      1.00%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          244      1.13%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          212      0.98%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          181      0.84%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          142      0.66%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           57      0.26%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           30      0.14%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           21      0.10%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           20      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           14      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           13      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           12      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.659662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19622     90.83%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              330      1.53%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1212      5.61%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              336      1.56%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               77      0.36%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              162454656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  852992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22392256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               163307648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22552960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2193.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       302.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2205.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74056110000                       # Total gap between requests
system.mem_ctrls.avgGap                      25500.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1987264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56934848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       161984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40719616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       175360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32904448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       196864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29374272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22392256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 26834569.249694794416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 768806822.534322142601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2187314.249814096838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 549848110.453860282898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2367934.035752913915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 444317759.733473420143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2658308.428458380979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 396648827.807161390781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 302368756.385107219219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        31051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       898429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       637580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       515739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       460536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       352390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    982302750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40830361250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     99584250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31502174000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    115354750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26062006750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    127487250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22863880750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1821044543000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31635.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45446.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39345.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49408.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42100.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50533.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41445.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49646.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5167696.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4194135960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2229247515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8830680600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          939396420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5845841040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33421470630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        293152800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55753924965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.860496                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473297750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2472860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71109959250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4026852900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2140326870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9293159820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886971960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5845841040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32981073810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        664013280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55838239680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        753.999020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1451001500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2472860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70132255500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                582                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    61560041.095890                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   141534210.182192                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    524661000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56080585000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17975532000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9291945                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9291945                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9291945                       # number of overall hits
system.cpu1.icache.overall_hits::total        9291945                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5575                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5575                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5575                       # number of overall misses
system.cpu1.icache.overall_misses::total         5575                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    335493999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    335493999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    335493999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    335493999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9297520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9297520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9297520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9297520                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000600                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000600                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000600                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000600                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60178.295785                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60178.295785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60178.295785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60178.295785                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.142857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5300                       # number of writebacks
system.cpu1.icache.writebacks::total             5300                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          275                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5300                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5300                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    315898999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    315898999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    315898999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    315898999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000570                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000570                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000570                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59603.584717                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59603.584717                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59603.584717                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59603.584717                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5300                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9291945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9291945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5575                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5575                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    335493999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    335493999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9297520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9297520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000600                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000600                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60178.295785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60178.295785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    315898999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    315898999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59603.584717                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59603.584717                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9454368                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5332                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1773.137284                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18600340                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18600340                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9234849                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9234849                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9234849                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9234849                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2276901                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2276901                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2276901                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2276901                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 175578560494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 175578560494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 175578560494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 175578560494                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11511750                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11511750                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11511750                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11511750                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197789                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77112.953305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77112.953305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77112.953305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77112.953305                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3888496                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        11596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52814                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            173                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.626235                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.028902                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       741192                       # number of writebacks
system.cpu1.dcache.writebacks::total           741192                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1541824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1541824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1541824                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1541824                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       735077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       735077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       735077                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       735077                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67035697497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67035697497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67035697497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67035697497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063854                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063854                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063854                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063854                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91195.476796                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91195.476796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91195.476796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91195.476796                       # average overall mshr miss latency
system.cpu1.dcache.replacements                741192                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9096014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9096014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1980418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1980418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 146953597500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 146953597500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11076432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11076432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178796                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178796                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74203.323490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74203.323490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1265278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1265278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       715140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       715140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64484207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64484207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90170.046424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90170.046424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       138835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        138835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       296483                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       296483                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28624962994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28624962994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.681072                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.681072                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96548.412536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96548.412536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276546                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276546                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19937                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19937                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2551490497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2551490497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127977.654462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127977.654462                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305874                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305874                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9129                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9129                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    144840000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    144840000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       315003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       315003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.028981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15865.921788                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15865.921788                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8968                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8968                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    126848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    126848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028470                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028470                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14144.513827                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14144.513827                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       313926                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       313926                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          633                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          633                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6663500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6663500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314559                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314559                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.002012                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.002012                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10526.856240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10526.856240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          613                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          613                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6117500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6117500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001949                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001949                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9979.608483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9979.608483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       847500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       847500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       780500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       780500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          326                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            326                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          710                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          710                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     12945000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     12945000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1036                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1036                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.685328                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.685328                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18232.394366                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18232.394366                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          710                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          710                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12235000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12235000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.685328                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.685328                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17232.394366                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17232.394366                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.437665                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10602572                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           744127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.248337                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.437665                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25028795                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25028795                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74056117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3220094                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2848016                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4313618                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3116                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5859                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           103927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          103927                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        299534                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2920562                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       849996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3391282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2228311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1819541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1624538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9962250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36265984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144491072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       678400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94884864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       697344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77452288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       697088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69153216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424320256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4678916                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23139520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7996130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.647665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5563780     69.58%     69.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2188022     27.36%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  57517      0.72%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 144149      1.80%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  41171      0.51%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1491      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7996130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6637472422                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         913199828                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8541057                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         815490682                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8450265                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1698145580                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         425139721                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1118027432                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8323002                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
