#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 26 23:19:30 2019
# Process ID: 2896
# Current directory: C:/Users/Gulaa/Desktop/CacheStructure/ECE562
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent224 C:\Users\Gulaa\Desktop\CacheStructure\ECE562\ECE562.xpr
# Log file: C:/Users/Gulaa/Desktop/CacheStructure/ECE562/vivado.log
# Journal file: C:/Users/Gulaa/Desktop/CacheStructure/ECE562\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 23:21:02 2019...
FO: [Project 1-313] Project file moved from 'C:/Users/Aiden/Desktop/ECE562' since last save.
Scanning sources...
ERROR: [Common 17-70] Application Exception: SrcMgr::createSS : type not set
open_project C:/Users/Gulaa/CacheStructure/CacheStructure.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 735.621 ; gain = 76.242
update_compile_order -fileset sources_1
file mkdir C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new
close [ open C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd w ]
add_files C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd
update_compile_order -fileset sources_1
set_property top Divider [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 26 23:29:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c90f47b67e10447f9a2c021e9a51fd86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 811.621 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 811.621 ; gain = 35.555
set_property top Divider [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Divider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c90f47b67e10447f9a2c021e9a51fd86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Divider_behav xil_defaultlib.Divider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider
Built simulation snapshot Divider_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim/xsim.dir/Divider_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim/xsim.dir/Divider_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 26 23:32:15 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 23:32:15 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 811.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Divider_behav -key {Behavioral:sim_1:Functional:Divider} -tclbatch {Divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 811.621 ; gain = 0.000
add_force {/Divider/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 us
run 10 us
run 10 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 811.621 ; gain = 0.000
set_property top TopLevelCache [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 26 23:40:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 26 23:44:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopLevelCache
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 910.930 ; gain = 99.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCache' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
INFO: [Synth 8-3491] module 'Divider' declared at 'C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd:35' bound to instance 'ClockDiv' of component 'Divider' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Divider' [C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd:40]
INFO: [Synth 8-3491] module 'CacheController' declared at 'C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:34' bound to instance 'UnitOne' of component 'CacheController' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:86]
INFO: [Synth 8-638] synthesizing module 'CacheController' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CacheController' (2#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:5' bound to instance 'UnitTwo' of component 'MainMemory' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:102]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
WARNING: [Synth 8-614] signal 'Address' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (3#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
INFO: [Synth 8-3491] module 'CacheStruct' declared at 'C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:34' bound to instance 'UnitThree' of component 'CacheStruct' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:109]
INFO: [Synth 8-638] synthesizing module 'CacheStruct' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:69]
WARNING: [Synth 8-4767] Trying to implement RAM 'lruOne_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruOne_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruTwo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruTwo_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruThree_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruThree_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruFour_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruFour_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CacheStruct' (4#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:121]
WARNING: [Synth 8-614] signal 'CacheOutData' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCache' (5#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
WARNING: [Synth 8-3331] design MainMemory has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.285 ; gain = 231.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.285 ; gain = 231.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 1407.191 ; gain = 595.570
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1407.191 ; gain = 595.570
launch_runs impl_1 -jobs 4
[Sat Apr 27 00:01:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1484.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCache' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
INFO: [Synth 8-3491] module 'Divider' declared at 'C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd:35' bound to instance 'ClockDiv' of component 'Divider' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Divider' [C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [C:/Users/Gulaa/CacheStructure/CacheStructure.srcs/sources_1/new/Divider.vhd:40]
INFO: [Synth 8-3491] module 'CacheController' declared at 'C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:34' bound to instance 'UnitOne' of component 'CacheController' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:86]
INFO: [Synth 8-638] synthesizing module 'CacheController' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CacheController' (2#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:5' bound to instance 'UnitTwo' of component 'MainMemory' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:102]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:23]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:23]
WARNING: [Synth 8-614] signal 'Address' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:23]
WARNING: [Synth 8-614] signal 'Ren' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:23]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (3#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
INFO: [Synth 8-3491] module 'CacheStruct' declared at 'C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:34' bound to instance 'UnitThree' of component 'CacheStruct' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:110]
INFO: [Synth 8-638] synthesizing module 'CacheStruct' [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:69]
WARNING: [Synth 8-4767] Trying to implement RAM 'lruOne_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruOne_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruTwo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruTwo_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruThree_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruThree_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruFour_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruFour_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CacheStruct' (4#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:122]
WARNING: [Synth 8-614] signal 'CacheOutData' is read in the process but is not in the sensitivity list [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCache' (5#1) [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
WARNING: [Synth 8-3331] design MainMemory has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1560.285 ; gain = 76.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1560.285 ; gain = 76.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1560.285 ; gain = 76.227
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 27 00:32:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Apr 27 00:40:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 27 00:51:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
set_property top TopLevelCache [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.285 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainMemory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevelCache
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c90f47b67e10447f9a2c021e9a51fd86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheController [cachecontroller_default]
Compiling architecture behavorial_data_array of entity xil_defaultlib.MainMemory [mainmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheStruct [cachestruct_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevelcache
Built simulation snapshot TopLevelCache_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim/xsim.dir/TopLevelCache_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim/xsim.dir/TopLevelCache_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 27 00:55:14 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 27 00:55:14 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1560.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.285 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
run 10 us
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
run 10 us
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 10 us
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
run: Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1560.285 ; gain = 0.000
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
run 10 us
run 10 us
run 10 us
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_force {/TopLevelCache/Address} -radix hex {0 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c90f47b67e10447f9a2c021e9a51fd86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.285 ; gain = 0.000
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/Address} -radix hex {0 0ns}
run 10 us
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1560.285 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near when [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:138]
ERROR: [Synth 8-2715] syntax error near case [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:151]
ERROR: [Synth 8-2715] syntax error near process [C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:155]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1560.285 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1560.285 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 27 01:12:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Apr 27 01:19:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 27 01:35:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CacheController
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c90f47b67e10447f9a2c021e9a51fd86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheController [cachecontroller_default]
Compiling architecture behavorial_data_array of entity xil_defaultlib.MainMemory [mainmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheStruct [cachestruct_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevelcache
Built simulation snapshot TopLevelCache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1560.285 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 10 us
add_force {/TopLevelCache/Address} -radix hex {0 0ns}
run 10 us
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
run: Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1560.285 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Apr 27 01:40:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Apr 27 01:46:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gulaa/Desktop/CacheStructure/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c90f47b67e10447f9a2c021e9a51fd86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheController [cachecontroller_default]
Compiling architecture behavorial_data_array of entity xil_defaultlib.MainMemory [mainmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheStruct [cachestruct_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevelcache
Built simulation snapshot TopLevelCache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gulaa/CacheStructure/CacheStructure.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1560.285 ; gain = 0.000
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/Address} -radix hex {0 0ns}
run 10 us
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 27 01:55:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/Gulaa/CacheStructure/CacheStructure.runs/impl_1/runme.log
