#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 24 10:37:32 2021
# Process ID: 5148
# Current directory: C:/Users/jensming/Desktop/myLab7.xpr/myLab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4100 C:\Users\jensming\Desktop\myLab7.xpr\myLab7\myLab7.xpr
# Log file: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/vivado.log
# Journal file: C:/Users/jensming/Desktop/myLab7.xpr/myLab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/James/Desktop/myLab7.xpr/myLab7/.Xil/Vivado-9556-DESKTOP-IE1ITJ6/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 797.973 ; gain = 207.121
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 24 10:38:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/synth_1/runme.log
[Wed Nov 24 10:38:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 903.965 ; gain = 20.004
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28381A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.082 ; gain = 1124.117
set_property PROGRAM.FILE {C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 24 10:43:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/synth_1/runme.log
[Wed Nov 24 10:43:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 24 10:45:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/synth_1/runme.log
[Wed Nov 24 10:45:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 24 10:51:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/synth_1/runme.log
[Wed Nov 24 10:51:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2966.973 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2966.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2966.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 3137.320 ; gain = 1082.848
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
archive_project C:/Users/jensming/Desktop/myLab7.xpr/myLab7.xpr.zip -temp_dir C:/Users/jensming/Desktop/myLab7.xpr/myLab7/.Xil/Vivado-5148-104PC03 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jensming/Desktop/myLab7.xpr/myLab7/.Xil/Vivado-5148-104PC03' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
