<!DOCTYPE html>
<html prefix="og: http://ogp.me/ns# article: http://ogp.me/ns/article# " lang="en">
<head>
<meta charset="utf-8">
<base href="http://souktha.github.io/software/dm814x_sata/">
<meta name="description" content="SATA support for DM814x U-Boot">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Adding SATA HD boot support to DM814x U-Boot | Soukthavy Sopha</title>
<link href="../../assets/css/all-nocdn.css" rel="stylesheet" type="text/css">
<meta content="#5670d4" name="theme-color">
<link rel="alternate" type="application/rss+xml" title="RSS" href="../../rss.xml">
<link rel="canonical" href="http://souktha.github.io/software/dm814x_sata/">
<!--[if lt IE 9]><script src="../../assets/js/html5.js"></script><![endif]--><meta name="description" itemprop="description" content="SATA support for DM814x U-Boot">
<meta name="author" content="Soukthavy">
<link rel="prev" href="../zybo-quickstart/" title="Decoupling Xilinx Zynq PS and PL on Linux for Digilent Zybo" type="text/html">
<link rel="next" href="../dm814x_pcie/" title="Adding PCIe support and bring up the boot splash screen to DM814x U-Boot" type="text/html">
<meta property="og:site_name" content="Soukthavy Sopha">
<meta property="og:title" content="Adding SATA HD boot support to DM814x U-Boot">
<meta property="og:url" content="http://souktha.github.io/software/dm814x_sata/">
<meta property="og:description" content="SATA support for DM814x U-Boot">
<meta property="og:type" content="article">
<meta property="article:published_time" content="2016-05-09T20:13:36Z">
<meta property="article:tag" content="software">
</head>
<body>
<a href="#content" class="sr-only sr-only-focusable">Skip to main content</a>

<!-- Menubar -->

<nav class="navbar navbar-inverse navbar-static-top"><div class="container">
<!-- This keeps the margins nice -->
        <div class="navbar-header">
            <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#bs-navbar" aria-controls="bs-navbar" aria-expanded="false">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            </button>
            <a class="navbar-brand" href="http://souktha.github.io/">

                <span id="blog-title">Soukthavy Sopha</span>
            </a>
        </div>
<!-- /.navbar-header -->
        <div class="collapse navbar-collapse" id="bs-navbar" aria-expanded="false">
            <ul class="nav navbar-nav">
<li>
<a href="../../archive.html">Archive</a>
                </li>
<li>
<a href="../../categories/">Tags</a>
                </li>
<li>
<a href="../../rss.xml">RSS feed</a>
            </li>
<li class="dropdown">
<a href="#" class="dropdown-toggle" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">Blog <b class="caret"></b></a>
            <ul class="dropdown-menu">
<li>
<a href="../../software">Sofware</a>
                    </li>
<li>
<a href="../../hardware">Hardware</a>
                    </li>
<li>
<a href="../../misc">Misc</a>
            </li>
</ul>
</li>
<li>
<a href="https://github.com/souktha">My Github</a>

                
            </li>
</ul>
<ul class="nav navbar-nav navbar-right"></ul>
</div>
<!-- /.navbar-collapse -->
    </div>
<!-- /.container -->
</nav><!-- End of Menubar --><div class="container" id="content" role="main">
    <div class="body-content">
        <!--Body content-->
        <div class="row">
            
            
<article class="storypage" itemscope="itemscope" itemtype="http://schema.org/Article"><header><h1 class="p-name entry-title" itemprop="headline name"><a href="." class="u-url">Adding SATA HD boot support to DM814x U-Boot</a></h1>

        

    </header><div class="e-content entry-content" itemprop="articleBody text">
    <div>
<p>TI DM814x/AM287x evaluation platform (TI8148 EVM) can boot from various connected devices depending on the setting
of the BTMode[4-0] pins as described in chapter 4.5.2.1 of its respective technical reference manual [<a class="reference internal" href="#id1">1</a>]. Typically
the EVM boot its first stage of u-boot as the minimum boot loaders. TI calls it <em>min-nand</em> boot loader
configuration. This minimum boot then bootstraps a secondary boot phase which is a
a full featured u-boot for this platform.
The EV platform has SATA H/W support where I will bring up the SATA HDD in the second phase of booting so that I can load the
Linux kernel image from HDD instead of loading it from NAND device.</p>
<!-- TEASER_END -->
<div class="section" id="objective">
<h2>Objective</h2>
<p>While booting from NAND is working perfectly fine, having the option to boot from SATA HDD brings greater flexibility
to the platform. I can have many versions of uImage in the disk partition where I can selectively use for booting.
I may have five or ten versions of it. It won't matter because I have plenty of disk space to store it, load it and
run it instead of limiting myself to the space available in NAND device.</p>
</div>
<div class="section" id="sata-feature-implementation">
<h2>SATA feature implementation</h2>
<p>For this development, I use TI's latest SDK [<a class="reference internal" href="#id3">3</a>] and its associated cross toolchain [<a class="reference internal" href="#id2">2</a>]. The EZSDK u-boot
source code resides in <em>board-support/u-boot-2010.06-psp04.04.00.01</em> directory after the EZSDK installation. This
would be the version that I modify to add SATA support.
The integrated SATA controller of DM814x is capable of supporting up to 3Gbps per HBA port operating in AHCI mode. I
will make use of AHCI driver that is already in place with some modifcation needed to get it to work properly.</p>
<div class="section" id="what-is-are-needed-to-get-sata-interface-working">
<h3>What is/are needed to get SATA interface working</h3>
<p>1) Program the PLL for the correct values. I modify <em>sata_pll_config()</em> of <em>board/ti/ti8148/evm.c</em> for the correct
values that use to configure <em>SATA_PLLCFGx</em> as shown in TI document, section 21.3.1, base on the 100MHZ low-jitter clock.</p>
<table class="codetable"><tr>
<td class="linenos"><div class="linenodiv"><pre><a href="#rest_code_9a7babdc755a4836abc773166e466b1b-1">1</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-2">2</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-3">3</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-4">4</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-5">5</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-6">6</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-7">7</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-8">8</a>
<a href="#rest_code_9a7babdc755a4836abc773166e466b1b-9">9</a></pre></div></td>
<td class="code"><pre class="code c"><a name="rest_code_9a7babdc755a4836abc773166e466b1b-1"></a>       <span class="cm">/*use 100MHZ low jitter clock feed*/</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-2"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x00000004</span><span class="p">,</span> <span class="n">SATA_PLLCFG0</span><span class="p">);</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-3"></a>       <span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="n">delay</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">);</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-4"></a>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-5"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x812C003C</span><span class="p">,</span> <span class="n">SATA_PLLCFG1</span><span class="p">);</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-6"></a>       <span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="n">delay</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">);</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-7"></a>       <span class="p">....</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-8"></a>       <span class="p">....</span>
<a name="rest_code_9a7babdc755a4836abc773166e466b1b-9"></a>       <span class="n">sata_phy_config</span><span class="p">();</span>
</pre></td>
</tr></table>
<ol class="arabic simple" start="2">
<li>Add small piece of code to program SATA PHY (SERDES) namely the RX and TX configuration registers.</li>
</ol>
<table class="codetable"><tr>
<td class="linenos"><div class="linenodiv"><pre><a href="#rest_code_1f68f91624544ca29a8f74f12a174543-1"> 1</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-2"> 2</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-3"> 3</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-4"> 4</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-5"> 5</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-6"> 6</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-7"> 7</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-8"> 8</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-9"> 9</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-10">10</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-11">11</a>
<a href="#rest_code_1f68f91624544ca29a8f74f12a174543-12">12</a></pre></div></td>
<td class="code"><pre class="code c"><a name="rest_code_1f68f91624544ca29a8f74f12a174543-1"></a>       <span class="k">static</span> <span class="kt">void</span> <span class="nf">sata_phy_config</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-2"></a>       <span class="p">{</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-3"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGRX0_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGRX0</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-4"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGRX1_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGRX1</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-5"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGRX2_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGRX2</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-6"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGRX3_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGRX3</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-7"></a>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-8"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGTX0_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGTX0</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-9"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGTX1_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGTX1</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-10"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGTX2_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGTX2</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-11"></a>       <span class="n">__raw_writel</span><span class="p">(</span><span class="n">TI814X_SATA_PHY_CFGTX3_VAL</span><span class="p">,</span> <span class="n">SATA_PHY_CFGTX3</span><span class="p">);</span>
<a name="rest_code_1f68f91624544ca29a8f74f12a174543-12"></a>       <span class="p">}</span>
</pre></td>
</tr></table>
<p>3) Modify <em>drivers/block/ahci.c</em> slighty. The AHCI driver code assumes that the controller is connected via
PCI bus which is not true for this EVM platform. Since the integrated SATA controller is memory mapped to the SoC
physical address space, the modification is needed. I define <em>CONFIG_SCSI_AHCI_PLAT</em> to disable blocks of code
that are PCI related, for example,</p>
<pre class="code c"><a name="rest_code_9945097d8b7c46e592dc573d49ce2b80-1"></a><span class="cp">#ifndef CONFIG_SCSI_AHCI_PLAT</span>
<a name="rest_code_9945097d8b7c46e592dc573d49ce2b80-2"></a><span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_VENDOR_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vendor</span><span class="p">);</span>
<a name="rest_code_9945097d8b7c46e592dc573d49ce2b80-3"></a><span class="p">...</span>
<a name="rest_code_9945097d8b7c46e592dc573d49ce2b80-4"></a><span class="cp">#endif</span>
</pre>
<p>and replace those blocks where memory mapped access is applicable. I also raise command timeout a little
bit to ensure that it works for slower HDD.</p>
<p>4) Add <em>CONFIG_SCSI_AHCI_PLAT</em> for AHCI driver and enable SCSI (AHCI) support in u-boot configuration file,
<em>include/configs/ti8148_evm.h</em> for one SCSI HDD, one SCSI LUN.</p>
<pre class="code c"><a name="rest_code_6c3887a1c82f45709e511b631862de6a-1"></a><span class="cp"># define CONFIG_CMD_SCSI        1</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-2"></a><span class="p">...</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-3"></a>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-4"></a><span class="cp">#ifdef CONFIG_CMD_SCSI</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-5"></a>        <span class="cp">#define CONFIG_SCSI_AHCI</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-6"></a>        <span class="cp">#define CONFIG_SCSI_AHCI_PLAT</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-7"></a>        <span class="cp">#define CONFIG_SYS_SCSI_MAX_DEVICE 1</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-8"></a>        <span class="cp">#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-9"></a>        <span class="cp">#define CONFIG_SYS_SCSI_MAX_LUN  1</span>
<a name="rest_code_6c3887a1c82f45709e511b631862de6a-10"></a><span class="cp">#endif</span>
</pre>
<p>The complete code change is available in my git repository in the form of patch file where it could be
patched to the TI's u-boot release directly (<a class="reference external" href="https://github.com/souktha/dm814x-u-boot-psp04.04.01">https://github.com/souktha/dm814x-u-boot-psp04.04.01</a>).
The patch file will patch four files for this implementation,
<em>drivers/block/ahci.c, common/cmd_scsi.c, include/configs/ti8148_evm.h, board/ti/ti8148/evm.c</em>.</p>
</div>
</div>
<div class="section" id="building-and-testing">
<h2>Building and testing</h2>
<p>The code change is for the secondary stage of u-boot so <em>ti8148_evm_config_nand</em> is the configuration to
be used when building this platform's u-boot.</p>
<div class="section" id="building">
<h3>Building</h3>
<pre class="code text"><a name="rest_code_73a8da3d60524f19800c30d8c665fd9b-1"></a>$make ARCH=arm ti8148_evm_config_nand
<a name="rest_code_73a8da3d60524f19800c30d8c665fd9b-2"></a>$make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi-
</pre>
<p>are the command lines for configuring and building u-boot. After building is complete, <em>u-boot.bin</em> can be used for
testing.</p>
</div>
<div class="section" id="testing">
<h3>Testing</h3>
<p>The new u-boot can be tested before flashing to NAND partition. To do this, stop the boot during its
first stage boot (TI-MIN), then load the code to test it (one HDD connected).</p>
<pre class="code text"><a name="rest_code_7d9ebc4711994bd89bcfff5737703bd9-1"></a>...
<a name="rest_code_7d9ebc4711994bd89bcfff5737703bd9-2"></a>The 2nd stage U-Boot will now be auto-loaded
<a name="rest_code_7d9ebc4711994bd89bcfff5737703bd9-3"></a>Please do not interrupt the countdown till ...
<a name="rest_code_7d9ebc4711994bd89bcfff5737703bd9-4"></a>Hit any key to stop autoboot:  1
<a name="rest_code_7d9ebc4711994bd89bcfff5737703bd9-5"></a>TI-MIN#
</pre>
<p>Use u-boot's <em>loady 0x80800000</em> to download code to memory via UART port using Y-modem protocol. Once downloading is
completed, just <em>go &lt;load address&gt;</em>,</p>
<table class="codetable"><tr>
<td class="linenos"><div class="linenodiv"><pre><a href="#rest_code_56164159a7804b469aa203e4588f8d06-1"> 1</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-2"> 2</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-3"> 3</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-4"> 4</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-5"> 5</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-6"> 6</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-7"> 7</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-8"> 8</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-9"> 9</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-10">10</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-11">11</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-12">12</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-13">13</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-14">14</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-15">15</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-16">16</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-17">17</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-18">18</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-19">19</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-20">20</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-21">21</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-22">22</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-23">23</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-24">24</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-25">25</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-26">26</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-27">27</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-28">28</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-29">29</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-30">30</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-31">31</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-32">32</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-33">33</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-34">34</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-35">35</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-36">36</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-37">37</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-38">38</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-39">39</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-40">40</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-41">41</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-42">42</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-43">43</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-44">44</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-45">45</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-46">46</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-47">47</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-48">48</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-49">49</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-50">50</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-51">51</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-52">52</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-53">53</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-54">54</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-55">55</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-56">56</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-57">57</a>
<a href="#rest_code_56164159a7804b469aa203e4588f8d06-58">58</a></pre></div></td>
<td class="code"><pre class="code console"><a name="rest_code_56164159a7804b469aa203e4588f8d06-1"></a><span class="go">       TI-MIN#loady 80800000</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-2"></a><span class="gp">       #</span><span class="c1"># Ready for binary (ymodem) download to 0x80800000 at 115200 bps...</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-3"></a><span class="go">       Cm - CRC mode, 1700(SOH)/0(STX)/0(CAN) packets, 8 retries</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-4"></a><span class="gp">       #</span><span class="c1"># Total Size      = 0x000350dc = 217308 Bytes</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-5"></a><span class="go">       TI-MIN#go 80800000</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-6"></a><span class="gp">       #</span><span class="c1"># Starting application at 0x80800000 ...</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-7"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-8"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-9"></a><span class="go">       U-Boot 2010.06 (May 09 2016 - 20:09:26)</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-10"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-11"></a><span class="go">       TI8148-GP rev 2.1</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-12"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-13"></a><span class="go">       ARM clk: 600MHz</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-14"></a><span class="go">       DDR clk: 400MHz</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-15"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-16"></a><span class="go">       I2C:   ready</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-17"></a><span class="go">       DRAM:  2 GiB</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-18"></a><span class="go">       NAND:  HW ECC BCH8 Selected</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-19"></a><span class="go">       256 MiB</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-20"></a><span class="go">       MMC:   OMAP SD/MMC: 0</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-21"></a><span class="go">       *** Warning - bad CRC or NAND, using default environment</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-22"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-23"></a><span class="go">                         .:;rrr;;.</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-24"></a><span class="go">                   ,5#@@@@#####@@@@@@#2,</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-25"></a><span class="go">                ,A@@@hi;;;r5;;;;r;rrSG@@@A,</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-26"></a><span class="go">              r@@#i;:;s222hG;rrsrrrrrr;ri#@@r</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-27"></a><span class="go">            :@@hr:r;SG3ssrr2r;rrsrsrsrsrr;rh@@:</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-28"></a><span class="go">           B@H;;rr;3Hs;rrr;sr;;rrsrsrsrsrsr;;H@B</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-29"></a><span class="go">          @@s:rrs;5#;;rrrr;r#@H:;;rrsrsrsrsrr:s@@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-30"></a><span class="go">         @@;;srs&amp;X#9;r;r;;,2@@@rrr:;;rrsrsrsrr;;@@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-31"></a><span class="go">        @@;;rrsrrs@MB#@@@@@###@@@@@@#rsrsrsrsrr;;@@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-32"></a><span class="go">       G@r;rrsrsr;#X;SX25Ss#@@#M@#9H9rrsrsrsrsrs;r@G</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-33"></a><span class="go">       @9:srsrsrs;2@;:;;:.X@@@@@H::;rrsrsrsrsrsrr:3@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-34"></a><span class="go">      X@;rrsrsrsrr;XAi;;:&amp;@@#@Bs:rrsrsrsrsrsrsrsrr;@X</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-35"></a><span class="go">      @#;rsrsrsrsrr;r2ir@@@###::rrsrsrsrsrsrsrsrsr:@@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-36"></a><span class="go">      @A:rrsrsrsrr;:2@29@@M@@@;:;rrrrsrsrsrsrsrsrs;H@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-37"></a><span class="go">      @&amp;;rsrsrsrr;A@@@@@@###@@@s::;:;;rrsrsrsrsrsr;G@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-38"></a><span class="go">      @#:rrsrsrsr;G@5Hr25@@@#@@@#9XG9s:rrrrsrsrsrs:#@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-39"></a><span class="go">      M@;rsrsrsrs;r@&amp;#;::S@@@@@@@M@@@@Grr:;rsrsrsr;@#</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-40"></a><span class="go">      :@s;rsrsrsrr:M#Msrr;;&amp;#@@@@@@@@@@H@@5;rsrsr;s@,</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-41"></a><span class="go">       @@:rrsrsrsr;S@rrrsr;:;r3MH@@#@M5,S@@irrsrr:@@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-42"></a><span class="go">        @A:rrsrsrsrrrrrsrsrrr;::;@##@r:;rH@h;srr:H@</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-43"></a><span class="go">        ;@9:rrsrsrsrrrsrsrsrsr;,S@Hi@i:;s;MX;rr:h@;</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-44"></a><span class="go">         r@B:rrrrsrsrsrsrsrr;;sA@#i,i@h;r;S5;r:H@r</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-45"></a><span class="go">          ,@@r;rrrsrsrsrsrr;2BM3r:;r:G@:rrr;;r@@,</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-46"></a><span class="go">            B@Mr;rrrrsrsrsr@@S;;;rrr:5M;rr;rM@H</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-47"></a><span class="go">             .@@@i;;rrrrsrs2i;rrrrr;r@M:;i@@@.</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-48"></a><span class="go">               .A@@#5r;;;r;;;rrr;r:r#AsM@@H.</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-49"></a><span class="go">                  ;&amp;@@@@MhXS5i5SX9B@@@@G;</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-50"></a><span class="go">                      :ihM#@@@@@##hs,</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-51"></a>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-52"></a><span class="go">       AHCI 0001.0300 32 slots 1 ports 3 Gbps 0x1 impl SATA mode</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-53"></a><span class="go">       flags: ncq stag pm led clo only pmp pio slum part</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-54"></a><span class="go">       Net:   &lt;ethaddr&gt; not set. Reading from E-fuse</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-55"></a><span class="go">       Detected MACID:0:18:32:39:b2:f2</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-56"></a><span class="go">       cpsw</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-57"></a><span class="go">       Hit any key to stop autoboot:  3</span>
<a name="rest_code_56164159a7804b469aa203e4588f8d06-58"></a><span class="go">       TI8148_EVM#</span>
</pre></td>
</tr></table>
<p>The new u-boot detects the SATA controller as shown just below the text art(line 52). U-Boot's <em>SCSI</em> command and
<em>FAT</em> command can be used for the rest of the tests relating to SATA HDD access.</p>
<table class="codetable"><tr>
<td class="linenos"><div class="linenodiv"><pre><a href="#rest_code_cce461d1868944519e10094c1dbdef1f-1"> 1</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-2"> 2</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-3"> 3</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-4"> 4</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-5"> 5</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-6"> 6</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-7"> 7</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-8"> 8</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-9"> 9</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-10">10</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-11">11</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-12">12</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-13">13</a>
<a href="#rest_code_cce461d1868944519e10094c1dbdef1f-14">14</a></pre></div></td>
<td class="code"><pre class="code console"><a name="rest_code_cce461d1868944519e10094c1dbdef1f-1"></a><span class="go">       TI8148_EVM#scsi scan</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-2"></a><span class="go">       scanning bus for devices...</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-3"></a><span class="go">         Device 0: (0:0) Vendor: ATA Prod.: Hitachi HTS54505 Rev: GG2O</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-4"></a><span class="go">           Type: Hard Disk</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-5"></a><span class="go">           Capacity: 476940.0 MB = 465.7 GB (976773168 x 512)</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-6"></a>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-7"></a><span class="go">       TI8148_EVM#scsi part</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-8"></a>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-9"></a><span class="go">       Partition Map for SCSI device 0  --   Partition Type: DOS</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-10"></a>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-11"></a><span class="go">       Partition     Start Sector     Num Sectors     Type</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-12"></a><span class="go">           1                 2048        20971520       b</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-13"></a><span class="go">           2             20973568       955799600      83</span>
<a name="rest_code_cce461d1868944519e10094c1dbdef1f-14"></a><span class="go">       TI8148_EVM#</span>
</pre></td>
</tr></table>
<p>The <em>scan</em> data above (line 1) is the result of the <em>INQUIRY</em> command while the data from <em>part</em> (line 7) is the result from
reading HDD partition information. <em>FAT</em> commands that list file on partition as well as loading file are:</p>
<table class="codetable"><tr>
<td class="linenos"><div class="linenodiv"><pre><a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-1"> 1</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-2"> 2</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-3"> 3</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-4"> 4</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-5"> 5</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-6"> 6</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-7"> 7</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-8"> 8</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-9"> 9</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-10">10</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-11">11</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-12">12</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-13">13</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-14">14</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-15">15</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-16">16</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-17">17</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-18">18</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-19">19</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-20">20</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-21">21</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-22">22</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-23">23</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-24">24</a>
<a href="#rest_code_0c16019d8b49436c9cb42e7af61d0011-25">25</a></pre></div></td>
<td class="code"><pre class="code console"><a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-1"></a><span class="go">       TI8148_EVM#fatls scsi 0</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-2"></a><span class="go">         3522384   uimage</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-3"></a><span class="go">        95158272   rootfs.ubi.img</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-4"></a><span class="go">        100925440   rootfs.ubi.img.624</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-5"></a>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-6"></a><span class="go">       3 file(s), 0 dir(s)</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-7"></a>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-8"></a><span class="go">       TI8148_EVM#fatload scsi 0 80800000 uimage</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-9"></a><span class="go">       reading uimage</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-10"></a>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-11"></a><span class="go">       3522384 bytes read</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-12"></a><span class="go">       TI8148_EVM#bootm 80800000</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-13"></a><span class="gp">       #</span><span class="c1"># Booting kernel from Legacy Image at 80800000 ...</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-14"></a><span class="go">          Image Name:   Linux-2.6.37</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-15"></a><span class="go">          Image Type:   ARM Linux Kernel Image (uncompressed)</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-16"></a><span class="go">          Data Size:    3522320 Bytes = 3.4 MiB</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-17"></a><span class="go">          Load Address: 80008000</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-18"></a><span class="go">          Entry Point:  80008000</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-19"></a><span class="go">          Verifying Checksum ... OK</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-20"></a><span class="go">          Loading Kernel Image ... OK</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-21"></a><span class="go">       OK</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-22"></a>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-23"></a><span class="go">       Starting kernel ...</span>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-24"></a>
<a name="rest_code_0c16019d8b49436c9cb42e7af61d0011-25"></a><span class="go">       Uncompressing Linux... done, booting the kernel.</span>
</pre></td>
</tr></table>
<p>U-Boot's <em>bootcmd</em> can then be customize to <em>fatload</em> (line 8) the kernel image from the harddisk instead of NAND
or SD card. To do this, set  <em>bootcmd='fatload scsi 0 $loadaddr uImage2 &amp;&amp; bootm $loadaddr'</em>.</p>
<p><em>u-boot.bin</em> that is tested above can be flashed to NAND partition. For my case, the partition offset
is at <em>0x20000</em>, and the size of this u-boot is less than 256KB.</p>
<p>After I satisfy with the result, I download and flash to NAND using the commands below.</p>
<pre class="code text"><a name="rest_code_6ca8e8d6156648d9b2d7ddcca78f6982-1"></a>TI-MIN#nand erase 20000 40000
<a name="rest_code_6ca8e8d6156648d9b2d7ddcca78f6982-2"></a>TI-MIN#nandecc hw 2
<a name="rest_code_6ca8e8d6156648d9b2d7ddcca78f6982-3"></a>TI-MIN#nand write 80800000 20000 40000
</pre>
</div>
</div>
<div class="section" id="conclusion">
<h2>Conclusion</h2>
<p>Having SATA support added to u-boot for this platform gives me the flexibilty to have multiple images in
the FAT partition of the HDD where I can selectively use.</p>
</div>
<div class="section" id="citations">
<h2>Citations</h2>
<table class="docutils footnote" frame="void" id="id1" rules="none">
<colgroup>
<col class="label">
<col>
</colgroup>
<tbody valign="top"><tr>
<td class="label">[1]</td>
<td>TMS320DM814x Davinci Digital Video Processor Technical Reference Manual, SPRUGZ8D, Revised April 2013.</td>
</tr></tbody>
</table>
<table class="docutils footnote" frame="void" id="id2" rules="none">
<colgroup>
<col class="label">
<col>
</colgroup>
<tbody valign="top"><tr>
<td class="label">[2]</td>
<td>arm-2009q1-203-arm-none-linux-gnueabi.bin, TI cross toolchain.</td>
</tr></tbody>
</table>
<table class="docutils footnote" frame="void" id="id3" rules="none">
<colgroup>
<col class="label">
<col>
</colgroup>
<tbody valign="top"><tr>
<td class="label">[3]</td>
<td>LINUXEZSDK-DAVINCI: Linux EZ Software Development Kit (EZSDK) for DM814x and DM816x- ALPHA,ezsdk_dm814x-evm_5_05_01_04_setuplinux, www.ti.com/tool/linuxezsdk-davinci, v5.05.01.04-ALPHA, 10 OCt, 2012.</td>
</tr></tbody>
</table>
</div>
</div>
    </div>
    

</article>
</div>
        <!--End of body content-->

        <footer id="footer">
            Contents © 2016         <a href="mailto:soukthavy@yahoo.com">Soukthavy</a> - Powered by         <a href="https://getnikola.com" rel="nofollow">Nikola</a>         
            
        </footer>
</div>
</div>


            <script src="../../assets/js/all-nocdn.js"></script><script>$('a.image-reference:not(.islink) img:not(.islink)').parent().colorbox({rel:"gal",maxWidth:"100%",maxHeight:"100%",scalePhotos:true});</script><!-- fancy dates --><script>
    moment.locale("en");
    fancydates(0, "YYYY-MM-DD HH:mm");
    </script><!-- end fancy dates -->
</body>
</html>
