 
****************************************
Report : qor
Design : cic_filter
Version: O-2018.06-SP1
Date   : Tue May  2 16:04:00 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          7.43
  Critical Path Slack:         111.73
  Critical Path Clk Period:    156.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_div'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          8.82
  Critical Path Slack:         144.43
  Critical Path Clk Period:   9984.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        298
  Leaf Cell Count:                417
  Buf/Inv Cell Count:              77
  Buf Cell Count:                  19
  Inv Cell Count:                  58
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       221
  Sequential Cell Count:          196
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8202.902458
  Noncombinational Area: 13691.462524
  Buf/Inv Area:            828.273597
  Total Buffer Area:           442.41
  Total Inverter Area:         385.86
  Macro/Black Box Area:      0.000000
  Net Area:              49653.603607
  -----------------------------------
  Cell Area:             21894.364983
  Design Area:           71547.968590


  Design Rules
  -----------------------------------
  Total Number of Nets:           513
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sasasatori-System-Product-Name

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  0.01
  Mapping Optimization:                0.31
  -----------------------------------------
  Overall Compile Time:                0.89
  Overall Compile Wall Clock Time:     1.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
