<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1288' type='llvm::ScheduleHazardRecognizer * llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer(const llvm::InstrItineraryData * , const llvm::ScheduleDAG * DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1285'>/// Allocate and return a hazard recognizer to use for this target when
  /// scheduling the machine instructions after register allocation.</doc>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='215' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1020' ll='1025' type='llvm::ScheduleHazardRecognizer * llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer(const llvm::InstrItineraryData * II, const llvm::ScheduleDAG * DAG) const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1019'>// Default implementation of CreateTargetPostRAHazardRecognizer.</doc>
