
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.683719                       # Number of seconds simulated
sim_ticks                                2683719030000                       # Number of ticks simulated
final_tick                               2683719030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 355655                       # Simulator instruction rate (inst/s)
host_op_rate                                   355657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103592092                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681592                       # Number of bytes of host memory used
host_seconds                                 25906.60                       # Real time elapsed on the host
sim_insts                                  9213807814                       # Number of instructions simulated
sim_ops                                    9213869375                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           28032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 997                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              10445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data               4746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher          8585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 23776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         10445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            10445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             10445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data              4746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher         8585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                23776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   31221793000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.331984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.326902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.571500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          119     48.18%     48.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54     21.86%     70.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      8.10%     78.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.02%     80.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.24%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.64%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      4.05%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.81%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      8.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          247                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     39843468                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                58537218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39963.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58713.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      750                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   31315740.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3969840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9794880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1133760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        52238220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        25909440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     644046881880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           644161064070                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.025523                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          31213490750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2005000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8628000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2683512569500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     67474493                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      13784750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    114568257                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   641355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3148740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             17256180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2394720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       179524920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       121293120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     643917767940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           644309000115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.080647                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          28968311007                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3499000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27892000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2682965388000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    315875177                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      12680500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    393695323                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               304261847                       # Number of BP lookups
system.cpu.branchPred.condPredicted         262004020                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6238254                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            286551763                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               286548970                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.999025                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                17699613                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                114                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               58                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert         8098                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5367438061                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6292188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     9527253760                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   304261847                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          304248697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    5354825366                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12556476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  377                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          445                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                2668042958                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   405                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         5367396614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.775040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.132725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                609671877     11.36%     11.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1               2353886966     43.86%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 38058173      0.71%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3               2365779598     44.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           5367396614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056687                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.775010                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                393029544                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            1720763368                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                2741698912                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             505626888                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6277902                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            279873793                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   344                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             9315755884                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              37567507                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                6277902                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                665096937                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              1236160162                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6931                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                2863832272                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             596022410                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             9311573236                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               2244595                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             364497173                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  11603                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              293                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          9721993799                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           17149542538                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      11807518985                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups       1193040445                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            9631251685                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 90742091                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                277                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1099248535                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           3176677768                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           557544657                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         527413060                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        115473018                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 9287788991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 110                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                9237586133                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            303701                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        73919709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     99364920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    5367396614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.721055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.901348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           488805971      9.11%      9.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          1543770065     28.76%     37.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          2438192239     45.43%     83.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           769081783     14.33%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           127546539      2.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  17      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      5367396614                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               310548172     31.08%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1558      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   39      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     43      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              653289074     65.38%     96.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              35367259      3.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                84      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            4988550049     54.00%     54.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             23465139      0.25%     54.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   695      0.00%     54.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           231652710      2.51%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  80      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt            11584040      0.13%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult          231652710      2.51%     59.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv            11584000      0.13%     59.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc           11586128      0.13%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  171      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  328      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  336      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 247      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           3170562154     34.32%     93.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           556947262      6.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             9237586133                       # Type of FU issued
system.cpu.iq.rate                           1.721042                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   999206150                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.108167                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        21959430711                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        7913844710                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   7788599741                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             8790410144                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads       1107566795                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     24828954                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7713                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        44151                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       633247                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          378                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6277902                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  943015                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    26                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          9293598579                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            3176677768                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            557544657                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                109                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    26                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          44151                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        6238850                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1062                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6239912                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            9231536305                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            3164728705                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6049826                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       5809478                       # number of nop insts executed
system.cpu.iew.exec_refs                   3721665615                       # number of memory reference insts executed
system.cpu.iew.exec_branches                297392689                       # Number of branches executed
system.cpu.iew.exec_stores                  556936910                       # Number of stores executed
system.cpu.iew.exec_rate                     1.719915                       # Inst execution rate
system.cpu.iew.wb_sent                     9224877473                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    9224859607                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                8114022353                       # num instructions producing a value
system.cpu.iew.wb_consumers                9655969173                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.718671                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.840312                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        56254320                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6237918                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   5360175697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.720032                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.800428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   2933708826     54.73%     54.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    779876580     14.55%     69.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    737134771     13.75%     83.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18118645      0.34%     83.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     17081146      0.32%     83.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      5520124      0.10%     83.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6229249      0.12%     83.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7    122178432      2.28%     86.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    740327924     13.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   5360175697                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           9219613610                       # Number of instructions committed
system.cpu.commit.committedOps             9219675171                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     3708760216                       # Number of memory references committed
system.cpu.commit.loads                    3151848808                       # Number of loads committed
system.cpu.commit.membars                          94                       # Number of memory barriers committed
system.cpu.commit.branches                  296744718                       # Number of branches committed
system.cpu.commit.vec_insts                1436254546                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                8465438902                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17391841                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           82      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       4989684279     54.12%     54.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        23171215      0.25%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              686      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      231652709      2.51%     56.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             80      0.00%     56.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt       11584040      0.13%     57.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult     231652710      2.51%     59.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv       11584000      0.13%     59.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc      11584080      0.13%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             171      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             328      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             328      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            247      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      3151848808     34.19%     93.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      556911408      6.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        9219675171                       # Class of committed instruction
system.cpu.commit.bw_lim_events             740327924                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  13895777134                       # The number of ROB reads
system.cpu.rob.rob_writes                 18559080012                       # The number of ROB writes
system.cpu.timesIdled                             349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  9213807814                       # Number of Instructions Simulated
system.cpu.committedOps                    9213869375                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.582543                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.582543                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.716612                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.716612                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads              11697158744                       # number of integer regfile reads
system.cpu.int_regfile_writes              7195240485                       # number of integer regfile writes
system.cpu.vec_regfile_reads               1193018326                       # number of vector regfile reads
system.cpu.vec_regfile_writes              1193024713                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 767237319                       # number of cc regfile reads
system.cpu.cc_regfile_writes                767237480                       # number of cc regfile writes
system.cpu.misc_regfile_reads             11371272687                       # number of misc regfile reads
system.cpu.misc_regfile_writes              486473766                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               168                       # number of replacements
system.cpu.dcache.tags.tagsinuse           493.929508                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2614072197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          3948749.542296                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   493.929508                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.482353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.482353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5228147530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5228147530                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   2057161744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2057161744                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    556910306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      556910306                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           93                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data    2614072050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2614072050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   2614072050                       # number of overall hits
system.cpu.dcache.overall_hits::total      2614072050                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1009                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1009                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           41                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1196                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1196                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1196                       # number of overall misses
system.cpu.dcache.overall_misses::total          1196                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12415500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     61943966                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61943966                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       525500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       525500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     74359466                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     74359466                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     74359466                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     74359466                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   2057161931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2057161931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    556911315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    556911315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   2614073246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2614073246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   2614073246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2614073246                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.431579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.431579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66393.048128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66393.048128                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61391.443013                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61391.443013                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12817.073171                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12817.073171                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62173.466555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62173.466555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62173.466555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62173.466555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              45                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   147.955556                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          168                       # number of writebacks
system.cpu.dcache.writebacks::total               168                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          491                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           40                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          535                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          518                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          661                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     17435966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17435966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     26149966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26149966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     26149966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26149966                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.010526                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.010526                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60937.062937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60937.062937                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33660.166023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33660.166023                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39561.219365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39561.219365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39561.219365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39561.219365                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               466                       # number of replacements
system.cpu.icache.tags.tagsinuse           380.927944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2668041970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               847                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3149990.519481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   380.927944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.744000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.744000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5336086755                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5336086755                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   2668041970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2668041970                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    2668041970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2668041970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   2668041970                       # number of overall hits
system.cpu.icache.overall_hits::total      2668041970                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           984                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          984                       # number of overall misses
system.cpu.icache.overall_misses::total           984                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     47139991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47139991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     47139991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47139991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     47139991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47139991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   2668042954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2668042954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   2668042954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2668042954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   2668042954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2668042954                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47906.494919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47906.494919                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47906.494919                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47906.494919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47906.494919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47906.494919                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14619                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               131                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.595420                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          466                       # number of writebacks
system.cpu.icache.writebacks::total               466                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          137                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40611492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40611492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40611492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40611492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40611492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40611492                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47947.452184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47947.452184                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47947.452184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47947.452184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47947.452184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47947.452184                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             2492                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2493                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   275                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   116.895514                       # Cycle average of tags in use
system.l2.tags.total_refs                         192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.641026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       86.968956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    29.926558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003567                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000916                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002655                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18075                       # Number of tag accesses
system.l2.tags.data_accesses                    18075                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          141                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              141                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          486                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              486                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   411                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                409                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                49                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   409                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   460                       # number of demand (read+write) hits
system.l2.demand_hits::total                      869                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  409                       # number of overall hits
system.l2.overall_hits::cpu.data                  460                       # number of overall hits
system.l2.overall_hits::total                     869                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              438                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              95                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 438                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 202                       # number of demand (read+write) misses
system.l2.demand_misses::total                    640                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                438                       # number of overall misses
system.l2.overall_misses::cpu.data                202                       # number of overall misses
system.l2.overall_misses::total                   640                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13959500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13959500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     37085000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37085000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8251500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      37085000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      22211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59296000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     37085000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     22211000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59296000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          486                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          486                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               847                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1509                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              847                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1509                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.206564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.206564                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.517119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.517119                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.659722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.659722                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.517119                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.305136                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424122                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.517119                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.305136                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424122                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 130462.616822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130462.616822                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84668.949772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84668.949772                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86857.894737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86857.894737                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84668.949772                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 109955.445545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        92650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84668.949772                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 109955.445545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        92650                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            418                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            106                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           93                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1055                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     38133076                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     38133076                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     34457000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34457000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34457000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55330000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34457000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     38133076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     93463076                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.204633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.204633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.517119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.517119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.645833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.645833                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.517119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.300604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.517119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.300604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.699139                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 91227.454545                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91227.454545                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 125547.169811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125547.169811                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78668.949772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78668.949772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81344.086022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81344.086022                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78668.949772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 104889.447236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86860.282575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78668.949772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 104889.447236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 91227.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88590.593365                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                891                       # Transaction distribution
system.membus.trans_dist::ReadExReq               106                       # Transaction distribution
system.membus.trans_dist::ReadExResp              106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           891                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        63808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 997                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1334167                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5270285                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2143                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             58                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2683719030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          493                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              518                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             518                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           847                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        53120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 137152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             502                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.180795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1943     96.62%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     68      3.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1705500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1270500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            993998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
