0.7
2020.2
Jun 10 2021
19:45:28
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_axi_s_data_in.v,1663920044,systemVerilog,,,,AESL_axi_s_data_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_axi_s_data_out.v,1663920044,systemVerilog,,,,AESL_axi_s_data_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1663920044,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v,1663920044,systemVerilog,,,,AESL_deadlock_idx1_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v,1663920044,systemVerilog,,,,AESL_deadlock_idx2_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1663920044,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/AESL_fifo.v,1663920044,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/csv_file_dump.svh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/dataflow_monitor.sv,1663920044,systemVerilog,/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/nodf_module_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/upc_loop_interface.svh,,/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/dump_file_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/csv_file_dump.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/sample_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/loop_sample_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/sample_manager.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/nodf_module_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/nodf_module_monitor.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/upc_loop_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/dump_file_agent.svh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/fifo_para.vh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/loop_sample_agent.svh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/nodf_module_interface.svh,1663920044,verilog,,,,nodf_module_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/nodf_module_monitor.svh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol.autotb.v,1663920044,systemVerilog,,,/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/fifo_para.vh,apatb_pixl_to_symbol_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol.v,1663919981,systemVerilog,,,,pixl_to_symbol,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol_flow_control_loop_pipe_sequential_init.v,1663919981,systemVerilog,,,,pixl_to_symbol_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1.v,1663919981,systemVerilog,,,,pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2.v,1663919981,systemVerilog,,,,pixl_to_symbol_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol_regslice_both.v,1663919982,systemVerilog,,,,pixl_to_symbol_regslice_both;pixl_to_symbol_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol_udiv_64ns_64s_60_68_1.v,1663919981,systemVerilog,,,,pixl_to_symbol_udiv_64ns_64s_60_68_1;pixl_to_symbol_udiv_64ns_64s_60_68_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/pixl_to_symbol_urem_64ns_64s_4_68_1.v,1663919981,systemVerilog,,,,pixl_to_symbol_urem_64ns_64s_4_68_1;pixl_to_symbol_urem_64ns_64s_4_68_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/sample_agent.svh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/sample_manager.svh,1663920044,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/upc_loop_interface.svh,1663920044,verilog,,,,upc_loop_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/pixl2sym_src/solution1/sim/verilog/upc_loop_monitor.svh,1663920044,verilog,,,,,,,,,,,,
