* Z:\mnt\design.r\spice\examples\4701.asc
V1 IN 0 12
C1 N001 0 1n
R1 OUT N002 100k
R2 N002 0 11k
C2 OUT 0 100µ x2
R3 OUT 0 0.5
? Missing component
.tran 1m startup
.lib LTM4701.sub
.backanno
.end
