library IEEE;
use IEEE.Std_Logic_1164.all;

entity mux4x1 is
port (F0, F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F12, F13, F14, F15: in std_logic_vector(31 downto 0)
		s: in std_logic_vector(1 downto 0);
		m: out std_logic_vector(3 downto 0)
		);
end mux4x1;

architecture circuito of mux4x1 is
begin
		m <= 	w when s = "00" else
				x when s = "01" else
				y when s = "10" else
				z;
end circuito;