
                         Lattice Mapping Report File

Design:  my_soc
Family:  LFD2NX
Device:  LFD2NX-40
Package: CABGA256
Performance Grade:  8_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2024.1.1.259.1
Mapped on: Sat Jun 21 21:09:15 2025

Design Information
------------------

Command line:   map -pdc C:/fpga/my_soc/my_soc.pdc -i my_soc_impl_1_syn.udb -o
     my_soc_impl_1_map.udb -mp my_soc_impl_1.mrp -hierrpt -gui -msgset
     C:/fpga/my_soc/promote.xml

Design Summary
--------------

   Number of registers:        2408 out of 32811 (7%)
      Number of SLICE         registers: 2399 out of 32256 (7%)
      Number of PIO Input     registers:    9 out of   185 (5%)
      Number of PIO Output    registers:    0 out of   185 (0%)
      Number of PIO Tri-State registers:    0 out of   185 (0%)
   Number of LUT4s:            4053 out of 32256 (13%)
      Number used as logic LUT4s:                       3327
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                       726 (2 per CCU2)
   Number of PIOs used/reserved:   20 out of   185 (11%)
      Number of PIOs reserved:      7 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         13
        Number of PIOs used for single ended IO:        13
        Number of PIO pairs used for differential IO:    0
        Number allocated to regular speed PIOs:    13 out of  111 (12%)
        Number allocated to high speed PIOs:        0 out of   74 (0%)
   Number of Dedicated IO used for ADC/PCIE:    0 out of   12 (0%)
   Number of IDDR/ODDR/TDDR functions used:      0 out of   444 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Number of Block RAMs:          18 out of 84 (21%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 6 out of 56 (11%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      2 (1 18x18 = 1 18x18)
         Number of 18x36:      2 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    2 out of 112 (2%)
   Number of Physical DSP Components:
      Number of PREADD9:             12 out of 112 (11%)
         Used PREADD9:               0
         Bypassed PREADD9:           12
      Number of MULT9:               12 out of 112 (11%)
         Used MULT9:                 12
         Bypassed MULT9:             0
      Number of MULT18:              6 out of 56 (11%)
         Used MULT18:                6
         Disabled MULT18:            0

                                    Page 1





Design Summary (cont)
---------------------
      Number of MULT18X36:           2 out of 28 (7%)
         Used MULT18X36:             2
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               10 out of 112 (9%)
         Used REG18:                 2
         Bypassed REG18:             8
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                1 out of 62 (2%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of Oscillator:          1 out of 1 (100%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                1 out of 1 (100%)
   Number of Config LMMI:         0 out of 1 (0%)
   Number of Config MULTIBOOT:    0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  5
      Net pll0_inst_clkop_o_net: 1903 loads, 1903 rising, 0 falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net pll0_inst_clkos_o_net: 402 loads, 402 rising, 0 falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
      Net secured_signal_1239: 63 loads, 5 rising, 58 falling (Driver: Pin
     secured_comp_1084/JTCK)
      Net secured_signal_1270: 83 loads, 82 rising, 1 falling (Driver: Pin
     secured_comp_1043/CLKO)
      Net osc0_inst_hf_clk_out_o_net: 1 loads, 1 rising, 0 falling (Driver: Pin
     osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT)
   Number of Clock Enables:  115
      Net VCC: 2 loads, 0 SLICEs
      Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_
     lscc_ahbl_multiplexor.N_911_i: 3 loads, 3 SLICEs
      Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_
     lscc_ahbl_multiplexor.N_952_i: 1 loads, 1 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.N_908_i: 17 loads, 17 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.un1_N_3_mux: 29 loads, 29 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.N_942_i: 16 loads, 16 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_N_4_i: 29 loads, 29 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.N_869: 17 loads, 17 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.ns_apb_sm_0_sqmuxa_1: 45 loads, 45
     SLICEs
      Net ahbl2apb0_inst_APB_M0_interconnect_PSELx: 3 loads, 3 SLICEs
      Net secured_signal_577: 34 loads, 34 SLICEs
      Net secured_signal_581: 3 loads, 3 SLICEs
      Net secured_signal_828: 2 loads, 2 SLICEs
      Net secured_signal_844: 2 loads, 2 SLICEs
      Net secured_signal_846: 2 loads, 2 SLICEs
      Net secured_signal_865: 8 loads, 8 SLICEs
      Net secured_signal_867: 8 loads, 8 SLICEs
      Net secured_signal_869: 8 loads, 8 SLICEs
      Net secured_signal_870: 8 loads, 8 SLICEs
      Net secured_signal_871: 8 loads, 8 SLICEs
      Net secured_signal_872: 8 loads, 8 SLICEs
      Net secured_signal_873: 8 loads, 8 SLICEs
      Net secured_signal_874: 8 loads, 8 SLICEs
      Net secured_signal_882: 1 loads, 1 SLICEs
      Net secured_signal_1119: 64 loads, 64 SLICEs
      Net secured_signal_1234: 1 loads, 1 SLICEs
      Net secured_signal_1245: 1 loads, 1 SLICEs
      Net secured_signal_1251: 1 loads, 1 SLICEs
      Net secured_signal_1253: 2 loads, 2 SLICEs
      Net secured_signal_1302: 23 loads, 23 SLICEs
      Net secured_signal_1363: 17 loads, 17 SLICEs
      Net secured_signal_1392: 4 loads, 4 SLICEs
      Net secured_signal_1412: 4 loads, 4 SLICEs
      Net secured_signal_1413: 1 loads, 1 SLICEs
      Net secured_signal_1417: 2 loads, 2 SLICEs
      Net secured_signal_1420: 32 loads, 32 SLICEs
      Net secured_signal_1427: 34 loads, 34 SLICEs
      Net secured_signal_1547: 2 loads, 2 SLICEs
      Net secured_signal_1559: 32 loads, 32 SLICEs
      Net secured_signal_1629: 1 loads, 1 SLICEs
      Net secured_signal_1631: 8 loads, 8 SLICEs
      Net secured_signal_1633: 1 loads, 1 SLICEs
      Net secured_signal_1640: 65 loads, 65 SLICEs
      Net secured_signal_1717: 32 loads, 32 SLICEs
      Net secured_signal_1719: 32 loads, 32 SLICEs
      Net secured_signal_1723: 13 loads, 13 SLICEs
      Net secured_signal_1745: 32 loads, 32 SLICEs
      Net secured_signal_1749: 32 loads, 32 SLICEs
      Net secured_signal_1751: 3 loads, 3 SLICEs
      Net secured_signal_1766: 2 loads, 0 SLICEs
      Net secured_signal_2062: 50 loads, 50 SLICEs
      Net secured_signal_2105: 1 loads, 1 SLICEs
      Net secured_signal_2125: 32 loads, 32 SLICEs
      Net secured_signal_2126: 1 loads, 1 SLICEs
      Net secured_signal_2127: 5 loads, 5 SLICEs
      Net secured_signal_2158: 5 loads, 5 SLICEs
      Net secured_signal_2159: 32 loads, 32 SLICEs
      Net secured_signal_2166: 1 loads, 1 SLICEs
      Net secured_signal_2171: 32 loads, 32 SLICEs
      Net secured_signal_2186: 255 loads, 251 SLICEs
      Net secured_signal_2388: 1 loads, 1 SLICEs
      Net secured_signal_2406: 1 loads, 1 SLICEs
      Net cpu0_inst_AHBL_M0_INSTR_interconnect_HTRANS[1]: 16 loads, 0 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net secured_signal_2441: 1 loads, 1 SLICEs
      Net secured_signal_2442: 1 loads, 1 SLICEs
      Net secured_signal_2444: 1 loads, 1 SLICEs
      Net secured_signal_2501: 14 loads, 14 SLICEs
      Net secured_signal_2502: 1 loads, 1 SLICEs
      Net secured_signal_2503: 1 loads, 1 SLICEs
      Net secured_signal_2507: 186 loads, 186 SLICEs
      Net secured_signal_2714: 35 loads, 35 SLICEs
      Net secured_signal_2727: 4 loads, 4 SLICEs
      Net secured_signal_2802: 1 loads, 1 SLICEs
      Net secured_signal_3241: 1 loads, 1 SLICEs
      Net secured_signal_3244: 1 loads, 1 SLICEs
      Net secured_signal_3506: 32 loads, 32 SLICEs
      Net secured_signal_3642: 1 loads, 1 SLICEs
      Net secured_signal_3647: 32 loads, 32 SLICEs
      Net secured_signal_3649: 32 loads, 32 SLICEs
      Net secured_signal_3651: 38 loads, 38 SLICEs
      Net secured_signal_3904: 32 loads, 32 SLICEs
      Net secured_signal_4204: 1 loads, 1 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_method_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.un1_gpio_out_r22_i:
     8 loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_enable_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_type_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.direction_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.bus_sm_cs[1]: 2
     loads, 2 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.apb_pready_o_RNO: 1
     loads, 1 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.lmmi_offset_nxt_0_sq
     muxa: 12 loads, 12 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.N_716_i: 8 loads, 8
     SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.mem1_req_arb_w: 16 loads, 0 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.thr_nonfifo_0_sqmuxa: 8 loads, 8
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.lcr_1_sqmuxa: 7 loads, 7 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.divisorce[8]: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.divisorce[0]: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.ier_1_sqmuxa: 3 loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.data_8bit26_0_o2_i_a2: 8 loads, 8
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_lsr_rd: 4 loads, 4 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_rbr_rd_1: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.hunt_one_RNO_0: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_653_i: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_cs_state_3_i: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_251: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_1173_i: 8 loads, 8 SLICEs

                                    Page 4





Design Summary (cont)
---------------------
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_652_i: 12 loads, 12 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.tx_state[0]: 17 loads, 17 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_thr_wr_1: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_tsr_empty8: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.N_478_i: 9 loads, 9 SLICEs
      Net u_pwm_apb_instance.pulse_counte: 16 loads, 16 SLICEs
      Net u_pwm_apb_instance.N_8: 1 loads, 1 SLICEs
      Net u_pwm_apb_instance.pwm_enable_reg_1_sqmuxa: 1 loads, 1 SLICEs
      Net u_pwm_apb_instance.pwm_duty_cycle_reg_0_sqmuxa: 16 loads, 16 SLICEs
      Net u_pwm_apb_instance.pwm_duration_reg_1_sqmuxa: 16 loads, 16 SLICEs
   Number of LSRs:  17
      Net VCC: 18 loads, 0 SLICEs
      Net equation_module0_inst_O_net: 1 loads, 1 SLICEs
      Net cpu0_inst_system_resetn_o_net: 692 loads, 651 SLICEs
      Net secured_signal_1254: 63 loads, 62 SLICEs
      Net secured_signal_1396: 36 loads, 36 SLICEs
      Net secured_signal_1399: 1 loads, 1 SLICEs
      Net secured_signal_1549: 14 loads, 14 SLICEs
      Net secured_signal_1715: 2 loads, 2 SLICEs
      Net secured_signal_1716: 235 loads, 235 SLICEs
      Net secured_signal_1742: 1 loads, 1 SLICEs
      Net secured_signal_1770: 1 loads, 1 SLICEs
      Net secured_signal_2179: 1 loads, 1 SLICEs
      Net secured_signal_2182: 1 loads, 1 SLICEs
      Net secured_signal_3252: 32 loads, 32 SLICEs
      Net secured_signal_3807: 1 loads, 1 SLICEs
      Net secured_signal_4105: 1 loads, 1 SLICEs
      Net pll0_inst.lscc_pll_inst.rstn_i_c_i: 1 loads, 0 SLICEs
   Top 10 highest fanout non-clock nets:
      Net cpu0_inst_system_resetn_o_net: 700 loads
      Net VCC: 273 loads
      Net secured_signal_2186: 256 loads
      Net secured_signal_1716: 235 loads
      Net secured_signal_2507: 186 loads
      Net secured_signal_3252: 97 loads
      Net secured_signal_1943: 83 loads
      Net secured_signal_862: 76 loads
      Net secured_signal_3183: 74 loads
      Net secured_signal_3181: 68 loads





   Number of warnings:  16
   Number of criticals: 2
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.
CRITICAL <52281053> - map:  There is no set_clock_uncertainty constraint on the
     PLL clock output 'CLKOP' of instance
     'pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst'. Please see

                                    Page 5





Design Errors/Criticals/Warnings (cont)
---------------------------------------
     FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
CRITICAL <52281053> - map:  There is no set_clock_uncertainty constraint on the
     PLL clock output 'CLKOS' of instance
     'pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst'. Please see
     FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_103
     is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_104
     is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_105
     is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_106
     is not connected to any port, it is ignored.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[0]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[3]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[2]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[1]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[4]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[7]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[6]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[5]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_done            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_out             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| txd_o               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 6





IO (PIO) Attributes (cont)
--------------------------
| rxd_i               | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rstn_i              | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block VCC_cZ was optimized away.
Block uart0_inst/lscc_uart_inst/u_txmitt/nfifo_fsm.tx_state_RNI7V2Q6[0] was
     optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/genblk1.bus_sm_cs_RNI99B
     P4[1] was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[3].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[2].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block cpu0_inst/riscvsmall_inst_SYSTEM_RESETN_RNIK68A2 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll0_inst/lscc_pll_inst/gen_no_r
       efclk_mon.u_PLL.PLL_inst
  Input Reference Clock:               NODE     osc0_inst_hf_clk_out_o_net
  Output Clock(P):                     NODE     pll0_inst_clkop_o_net
  Output Clock(S):                     NODE     pll0_inst_clkos_o_net
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll0_inst_clkop_o_net
  Reset Signal:                        NODE
       pll0_inst.lscc_pll_inst.rstn_i_c_i
  Standby Signal:                      NODE     GND
  PLL LOCK signal:                     NODE     pll0_inst_lock_o_net
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    13
  B Divider:                                    83
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7

                                    Page 7





PLL/DLL Summary (cont)
----------------------
  A Post Divider Shift:                         13
  B Post Divider Shift:                         83
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:
       osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst
  Enable High Frequency SDSC:          NODE     VCC
  High Frequency Output:               NODE     osc0_inst_hf_clk_out_o_net
  Low Frequency Output:                         NONE
  SDC Output:                                   NONE
  High Frequency DIV:                           24

ASIC Components
---------------

Instance Name: secured_comp_1043
         Type: DCC
Instance Name: secured_comp_1084
         Type: CONFIG_JTAG_CORE
Instance Name: secured_comp_5465
         Type: PREADD9_CORE
Instance Name: secured_comp_5466
         Type: PREADD9_CORE
Instance Name: secured_comp_5467
         Type: MULT9_CORE
Instance Name: secured_comp_5468
         Type: MULT9_CORE
Instance Name: secured_comp_5469
         Type: MULT18_CORE
Instance Name: secured_comp_5470
         Type: REG18_CORE
Instance Name: secured_comp_5471
         Type: REG18_CORE
Instance Name: secured_comp_5472
         Type: PREADD9_CORE
Instance Name: secured_comp_5473
         Type: PREADD9_CORE
Instance Name: secured_comp_5474

                                    Page 8





ASIC Components (cont)
----------------------
         Type: PREADD9_CORE
Instance Name: secured_comp_5475
         Type: PREADD9_CORE
Instance Name: secured_comp_5476
         Type: MULT9_CORE
Instance Name: secured_comp_5477
         Type: MULT9_CORE
Instance Name: secured_comp_5478
         Type: MULT9_CORE
Instance Name: secured_comp_5479
         Type: MULT9_CORE
Instance Name: secured_comp_5480
         Type: MULT18_CORE
Instance Name: secured_comp_5481
         Type: MULT18_CORE
Instance Name: secured_comp_5482
         Type: MULT18X36_CORE
Instance Name: secured_comp_5483
         Type: REG18_CORE
Instance Name: secured_comp_5484
         Type: REG18_CORE
Instance Name: secured_comp_5485
         Type: REG18_CORE
Instance Name: secured_comp_5486
         Type: PREADD9_CORE
Instance Name: secured_comp_5487
         Type: PREADD9_CORE
Instance Name: secured_comp_5488
         Type: PREADD9_CORE
Instance Name: secured_comp_5489
         Type: PREADD9_CORE
Instance Name: secured_comp_5490
         Type: MULT9_CORE
Instance Name: secured_comp_5491
         Type: MULT9_CORE
Instance Name: secured_comp_5492
         Type: MULT9_CORE
Instance Name: secured_comp_5493
         Type: MULT9_CORE
Instance Name: secured_comp_5494
         Type: MULT18_CORE
Instance Name: secured_comp_5495
         Type: MULT18_CORE
Instance Name: secured_comp_5496
         Type: MULT18X36_CORE
Instance Name: secured_comp_5497
         Type: REG18_CORE
Instance Name: secured_comp_5498
         Type: REG18_CORE
Instance Name: secured_comp_5499
         Type: REG18_CORE
Instance Name: secured_comp_5500
         Type: PREADD9_CORE
Instance Name: secured_comp_5501
         Type: PREADD9_CORE
Instance Name: secured_comp_5502
         Type: MULT9_CORE

                                    Page 9





ASIC Components (cont)
----------------------
Instance Name: secured_comp_5503
         Type: MULT9_CORE
Instance Name: secured_comp_5504
         Type: MULT18_CORE
Instance Name: secured_comp_5505
         Type: REG18_CORE
Instance Name: secured_comp_5506
         Type: REG18_CORE
Instance Name: secured_comp_5507
         Type: EBR_CORE
Instance Name: secured_comp_5508
         Type: EBR_CORE
Instance Name: osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst
         Type: OSC_CORE
Instance Name: pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[1].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[9].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[11].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[4].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[10].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[8].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in

                                   Page 10





ASIC Components (cont)
----------------------
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[14].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE

Constraint Summary
------------------

   Total number of constraints: 28
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 11 secs
   Total REAL Time: 11 secs
   Peak Memory Usage: 473 MB
Checksum -- map: e5fac8e3bca5efe9cf257ba7e723326b7f820e36





















                                   Page 11


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
