-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Wed Feb 21 00:06:49 2018
-- Host        : FREISMUTHDESK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_picorv32_0_0/PicoRV32_BD_picorv32_0_0_sim_netlist.vhdl
-- Design      : PicoRV32_BD_picorv32_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PicoRV32_BD_picorv32_0_0_picorv32 is
  port (
    trap : out STD_LOGIC;
    mem_la_wdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcpi_rs2 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pcpi_rs1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_la_read : out STD_LOGIC;
    mem_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mem_la_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mem_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_la_wdata[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mem_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_la_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_valid : out STD_LOGIC;
    mem_la_write : out STD_LOGIC;
    mem_instr : out STD_LOGIC;
    mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resetn : in STD_LOGIC;
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    mem_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PicoRV32_BD_picorv32_0_0_picorv32 : entity is "picorv32";
end PicoRV32_BD_picorv32_0_0_picorv32;

architecture STRUCTURE of PicoRV32_BD_picorv32_0_0_picorv32 is
  signal alu_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_out_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \alu_out_q[0]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_16_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_17_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_18_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_19_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_20_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_21_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_22_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_23_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_24_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_26_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_27_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_28_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_29_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_30_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_31_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_32_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_33_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_35_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_36_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_37_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_38_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_40_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_41_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_42_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_43_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_44_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_45_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_46_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_47_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_48_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_50_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_51_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_52_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_53_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_54_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_55_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_56_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_57_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_58_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_59_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_60_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_61_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_63_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_64_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_65_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_66_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_67_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_68_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_69_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_70_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_71_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_73_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_74_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_75_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_76_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_77_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_78_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_79_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_80_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_81_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_82_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_83_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_84_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_85_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_86_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_87_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_88_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_89_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_90_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_91_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_92_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_93_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_94_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_95_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_96_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_16_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_17_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_18_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_19_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_20_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_21_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_22_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_23_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_24_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_25_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_49_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_49_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_49_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_62_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_62_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_62_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal cached_ascii_instr : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \cached_ascii_instr[0]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_11_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_12_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[0]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[10]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[11]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[12]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[14]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[16]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[17]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[18]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_11_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_12_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_13_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[19]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[1]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[20]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[22]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[24]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[25]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[26]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[27]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[27]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[27]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[27]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[27]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[28]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[2]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[30]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[32]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[33]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[33]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[33]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[33]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[33]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[33]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[34]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[35]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[35]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[36]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[38]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[3]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[41]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[42]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[42]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[42]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[43]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[44]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[46]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[48]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[4]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[50]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[50]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[50]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[51]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[52]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[54]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[54]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[54]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[62]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[62]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_10_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_7_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_8_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[8]_i_9_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_1_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_2_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_3_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_4_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_5_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_6_n_0\ : STD_LOGIC;
  signal \cached_ascii_instr[9]_i_7_n_0\ : STD_LOGIC;
  signal cached_insn_imm : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cached_insn_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cached_insn_rs1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cached_insn_rs2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clear_prefetched_high_word : STD_LOGIC;
  signal clear_prefetched_high_word2 : STD_LOGIC;
  signal clear_prefetched_high_word_q : STD_LOGIC;
  signal compressed_instr : STD_LOGIC;
  signal compressed_instr_i_1_n_0 : STD_LOGIC;
  signal compressed_instr_i_2_n_0 : STD_LOGIC;
  signal compressed_instr_i_3_n_0 : STD_LOGIC;
  signal compressed_instr_i_4_n_0 : STD_LOGIC;
  signal compressed_instr_i_5_n_0 : STD_LOGIC;
  signal compressed_instr_i_6_n_0 : STD_LOGIC;
  signal compressed_instr_i_7_n_0 : STD_LOGIC;
  signal \count_cycle[0]_i_2_n_0\ : STD_LOGIC;
  signal count_cycle_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \count_cycle_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_instr[0]_i_4_n_0\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_instr_reg_n_0_[9]\ : STD_LOGIC;
  signal cpu_state0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cpu_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_state[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \cpu_state_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \cpuregs[10][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[11][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[12][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[13][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[14][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[15][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[16][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[16][31]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[16][31]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[16][31]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[16][31]_i_5_n_0\ : STD_LOGIC;
  signal \cpuregs[17][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[18][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[19][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][10]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][12]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][13]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][13]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][14]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][14]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][16]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][17]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][18]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][18]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][19]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][19]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][20]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][20]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][21]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][21]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][22]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][22]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][23]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][24]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][25]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][25]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][26]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][26]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][27]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][27]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][28]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][28]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][29]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][29]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][30]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][30]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[1][31]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][31]_i_5_n_0\ : STD_LOGIC;
  signal \cpuregs[1][31]_i_6_n_0\ : STD_LOGIC;
  signal \cpuregs[1][31]_i_7_n_0\ : STD_LOGIC;
  signal \cpuregs[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \cpuregs[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \cpuregs[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[1][9]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[20][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[21][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[22][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[23][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[24][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[25][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[26][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[27][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[28][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[29][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[29][31]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[29][31]_i_3_n_0\ : STD_LOGIC;
  signal \cpuregs[29][31]_i_4_n_0\ : STD_LOGIC;
  signal \cpuregs[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs[30][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[31][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[32][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[33][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[34][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[35][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[8][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs[9][31]_i_1_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[10]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[11]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[12]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[13]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[14]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[15]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[16]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[17]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[18]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[19]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][11]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][19]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][23]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][27]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][31]_i_4_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][3]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_1\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_2\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_4\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_5\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_6\ : STD_LOGIC;
  signal \cpuregs_reg[1][7]_i_2_n_7\ : STD_LOGIC;
  signal \cpuregs_reg[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[20]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[21]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[22]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[23]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[24]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[25]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[26]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[27]_26\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[28]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[29]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[2]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[30]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[31]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[32]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[33]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[34]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[35]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[3]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[4]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[5]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[6]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[7]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[8]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpuregs_reg[9]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cpuregs_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal current_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal dbg_ascii_instr : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dbg_ascii_instr : signal is "true";
  signal dbg_ascii_instr_inferred_i_65_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_66_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_67_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_68_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_69_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_70_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_71_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_72_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_73_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_74_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_75_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_76_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_77_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_78_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_79_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_80_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_81_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_82_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_83_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_84_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_85_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_86_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_87_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_88_n_0 : STD_LOGIC;
  signal dbg_ascii_instr_inferred_i_89_n_0 : STD_LOGIC;
  signal dbg_ascii_state : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute RTL_KEEP of dbg_ascii_state : signal is "true";
  signal dbg_insn_imm : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of dbg_insn_imm : signal is "true";
  signal dbg_insn_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of dbg_insn_rd : signal is "true";
  signal dbg_insn_rs1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of dbg_insn_rs1 : signal is "true";
  signal dbg_insn_rs2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of dbg_insn_rs2 : signal is "true";
  signal dbg_next : STD_LOGIC;
  signal dbg_next_i_10_n_0 : STD_LOGIC;
  signal dbg_next_i_11_n_0 : STD_LOGIC;
  signal dbg_next_i_12_n_0 : STD_LOGIC;
  signal dbg_next_i_13_n_0 : STD_LOGIC;
  signal dbg_next_i_14_n_0 : STD_LOGIC;
  signal dbg_next_i_15_n_0 : STD_LOGIC;
  signal dbg_next_i_16_n_0 : STD_LOGIC;
  signal dbg_next_i_17_n_0 : STD_LOGIC;
  signal dbg_next_i_18_n_0 : STD_LOGIC;
  signal dbg_next_i_19_n_0 : STD_LOGIC;
  signal dbg_next_i_2_n_0 : STD_LOGIC;
  signal dbg_next_i_3_n_0 : STD_LOGIC;
  signal dbg_next_i_4_n_0 : STD_LOGIC;
  signal dbg_next_i_5_n_0 : STD_LOGIC;
  signal dbg_next_i_6_n_0 : STD_LOGIC;
  signal dbg_next_i_7_n_0 : STD_LOGIC;
  signal dbg_next_i_8_n_0 : STD_LOGIC;
  signal dbg_next_i_9_n_0 : STD_LOGIC;
  signal dbg_rs1val : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of dbg_rs1val : signal is "true";
  signal \dbg_rs1val[0]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[10]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[11]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[12]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[13]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[14]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[15]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[16]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[17]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[18]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[19]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[1]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[20]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[21]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[22]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[23]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[24]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[25]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[26]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[27]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[28]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[29]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[2]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[30]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[31]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[31]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[31]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[3]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[4]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[5]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[6]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[7]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[8]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs1val[9]_i_1_n_0\ : STD_LOGIC;
  signal dbg_rs1val_valid : STD_LOGIC;
  attribute RTL_KEEP of dbg_rs1val_valid : signal is "true";
  signal dbg_rs1val_valid_i_1_n_0 : STD_LOGIC;
  signal dbg_rs2val : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of dbg_rs2val : signal is "true";
  signal \dbg_rs2val[0]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[10]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[11]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[12]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[13]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[14]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[15]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[16]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[17]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[18]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[19]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[1]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[20]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[21]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[22]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[23]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[24]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[25]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[26]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[27]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[28]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[29]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[2]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[30]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[31]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[3]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[4]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[5]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[6]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[7]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[8]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_rs2val[9]_i_1_n_0\ : STD_LOGIC;
  signal dbg_rs2val_valid : STD_LOGIC;
  attribute RTL_KEEP of dbg_rs2val_valid : signal is "true";
  signal dbg_rs2val_valid_i_1_n_0 : STD_LOGIC;
  signal decoded_imm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \decoded_imm[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[11]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[11]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm[12]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[13]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[14]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[15]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[16]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[17]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[18]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[19]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[20]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[21]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[22]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[23]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[24]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[25]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[26]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[27]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[28]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[29]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[29]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[30]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[31]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[31]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[10]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[11]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[12]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[13]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[14]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[15]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[16]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[17]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[18]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[19]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[20]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[21]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[22]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[23]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[24]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[25]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[26]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[27]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[28]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[29]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[30]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[31]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[5]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[6]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[7]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[8]\ : STD_LOGIC;
  signal \decoded_imm_reg_n_0_[9]\ : STD_LOGIC;
  signal decoded_imm_uj : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \decoded_imm_uj[10]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[11]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[12]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[12]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[13]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[14]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[15]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[16]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[17]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[18]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[19]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[19]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[31]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[6]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[7]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[8]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[9]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_10_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_11_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_12_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_13_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_14_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_15_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_9_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_10_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_11_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_9_n_0\ : STD_LOGIC;
  signal \decoded_rs1[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[5]\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \decoded_rs2[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[2]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[2]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[4]\ : STD_LOGIC;
  signal decoder_pseudo_trigger : STD_LOGIC;
  signal decoder_pseudo_trigger_i_2_n_0 : STD_LOGIC;
  signal decoder_pseudo_trigger_q : STD_LOGIC;
  signal decoder_pseudo_trigger_reg_n_0 : STD_LOGIC;
  signal decoder_trigger_i_1_n_0 : STD_LOGIC;
  signal decoder_trigger_i_2_n_0 : STD_LOGIC;
  signal decoder_trigger_q : STD_LOGIC;
  signal decoder_trigger_reg_n_0 : STD_LOGIC;
  signal do_waitirq : STD_LOGIC;
  signal do_waitirq_i_10_n_0 : STD_LOGIC;
  signal do_waitirq_i_2_n_0 : STD_LOGIC;
  signal do_waitirq_i_3_n_0 : STD_LOGIC;
  signal do_waitirq_i_4_n_0 : STD_LOGIC;
  signal do_waitirq_i_5_n_0 : STD_LOGIC;
  signal do_waitirq_i_6_n_0 : STD_LOGIC;
  signal do_waitirq_i_7_n_0 : STD_LOGIC;
  signal do_waitirq_i_8_n_0 : STD_LOGIC;
  signal do_waitirq_i_9_n_0 : STD_LOGIC;
  signal do_waitirq_reg_n_0 : STD_LOGIC;
  signal \eoi[0]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[10]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[11]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[12]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[13]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[14]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[15]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[16]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[17]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[18]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[19]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[1]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[20]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[21]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[22]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[23]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[24]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[25]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[26]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[27]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[28]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[29]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[2]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[30]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_2_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_3_n_0\ : STD_LOGIC;
  signal \eoi[3]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[4]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[5]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[6]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[7]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[8]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[9]_i_1_n_0\ : STD_LOGIC;
  signal instr_add : STD_LOGIC;
  signal instr_add0 : STD_LOGIC;
  signal instr_addi : STD_LOGIC;
  signal instr_addi_i_1_n_0 : STD_LOGIC;
  signal instr_and : STD_LOGIC;
  signal instr_and0 : STD_LOGIC;
  signal instr_and_i_2_n_0 : STD_LOGIC;
  signal instr_andi : STD_LOGIC;
  signal instr_andi_i_1_n_0 : STD_LOGIC;
  signal instr_auipc : STD_LOGIC;
  signal instr_auipc_i_1_n_0 : STD_LOGIC;
  signal instr_beq : STD_LOGIC;
  signal instr_beq_i_1_n_0 : STD_LOGIC;
  signal instr_bge : STD_LOGIC;
  signal instr_bge_i_1_n_0 : STD_LOGIC;
  signal instr_bgeu : STD_LOGIC;
  signal instr_bgeu_i_1_n_0 : STD_LOGIC;
  signal instr_blt : STD_LOGIC;
  signal instr_blt0 : STD_LOGIC;
  signal instr_bltu : STD_LOGIC;
  signal instr_bltu0 : STD_LOGIC;
  signal instr_bne : STD_LOGIC;
  signal instr_bne_i_1_n_0 : STD_LOGIC;
  signal instr_getq : STD_LOGIC;
  signal instr_getq0 : STD_LOGIC;
  signal instr_jal : STD_LOGIC;
  signal instr_jal_i_1_n_0 : STD_LOGIC;
  signal instr_jal_i_2_n_0 : STD_LOGIC;
  signal instr_jal_i_3_n_0 : STD_LOGIC;
  signal instr_jal_i_4_n_0 : STD_LOGIC;
  signal instr_jalr : STD_LOGIC;
  signal instr_jalr_i_1_n_0 : STD_LOGIC;
  signal instr_jalr_i_2_n_0 : STD_LOGIC;
  signal instr_jalr_i_3_n_0 : STD_LOGIC;
  signal instr_jalr_i_4_n_0 : STD_LOGIC;
  signal instr_jalr_i_5_n_0 : STD_LOGIC;
  signal instr_lb : STD_LOGIC;
  signal instr_lb_i_1_n_0 : STD_LOGIC;
  signal instr_lbu : STD_LOGIC;
  signal instr_lbu0 : STD_LOGIC;
  signal instr_lh : STD_LOGIC;
  signal instr_lh_i_1_n_0 : STD_LOGIC;
  signal instr_lhu : STD_LOGIC;
  signal instr_lhu_i_1_n_0 : STD_LOGIC;
  signal instr_lui : STD_LOGIC;
  signal instr_lui0 : STD_LOGIC;
  signal instr_lui_i_1_n_0 : STD_LOGIC;
  signal instr_lui_i_2_n_0 : STD_LOGIC;
  signal instr_lui_i_3_n_0 : STD_LOGIC;
  signal instr_lui_i_4_n_0 : STD_LOGIC;
  signal instr_lw : STD_LOGIC;
  signal instr_lw0 : STD_LOGIC;
  signal instr_maskirq : STD_LOGIC;
  signal instr_maskirq0 : STD_LOGIC;
  signal instr_or : STD_LOGIC;
  signal instr_or0 : STD_LOGIC;
  signal instr_ori : STD_LOGIC;
  signal instr_ori0 : STD_LOGIC;
  signal instr_rdcycle : STD_LOGIC;
  signal instr_rdcycle0 : STD_LOGIC;
  signal instr_rdcycle_i_2_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_3_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_4_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_5_n_0 : STD_LOGIC;
  signal instr_rdcycleh : STD_LOGIC;
  signal instr_rdcycleh0 : STD_LOGIC;
  signal instr_rdcycleh_i_2_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_3_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_4_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_5_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_6_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_7_n_0 : STD_LOGIC;
  signal instr_rdinstr : STD_LOGIC;
  signal instr_rdinstr0 : STD_LOGIC;
  signal instr_rdinstr_i_2_n_0 : STD_LOGIC;
  signal instr_rdinstrh : STD_LOGIC;
  signal instr_rdinstrh0 : STD_LOGIC;
  signal instr_rdinstrh_i_2_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_3_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_4_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_5_n_0 : STD_LOGIC;
  signal instr_retirq : STD_LOGIC;
  signal instr_retirq0 : STD_LOGIC;
  signal instr_retirq_i_2_n_0 : STD_LOGIC;
  signal instr_retirq_i_3_n_0 : STD_LOGIC;
  signal instr_retirq_i_4_n_0 : STD_LOGIC;
  signal instr_retirq_i_5_n_0 : STD_LOGIC;
  signal instr_sb : STD_LOGIC;
  signal instr_sb_i_1_n_0 : STD_LOGIC;
  signal instr_setq : STD_LOGIC;
  signal instr_setq0 : STD_LOGIC;
  signal instr_sh : STD_LOGIC;
  signal instr_sh_i_1_n_0 : STD_LOGIC;
  signal instr_sll : STD_LOGIC;
  signal instr_sll0 : STD_LOGIC;
  signal instr_slli : STD_LOGIC;
  signal instr_slli0 : STD_LOGIC;
  signal instr_slt : STD_LOGIC;
  signal instr_slt0 : STD_LOGIC;
  signal instr_slti : STD_LOGIC;
  signal instr_slti0 : STD_LOGIC;
  signal instr_sltiu : STD_LOGIC;
  signal instr_sltiu0 : STD_LOGIC;
  signal instr_sltu : STD_LOGIC;
  signal instr_sltu0 : STD_LOGIC;
  signal instr_sra : STD_LOGIC;
  signal instr_sra0 : STD_LOGIC;
  signal instr_sra_i_2_n_0 : STD_LOGIC;
  signal instr_srai : STD_LOGIC;
  signal instr_srai0 : STD_LOGIC;
  signal instr_srai_i_2_n_0 : STD_LOGIC;
  signal instr_srl : STD_LOGIC;
  signal instr_srl0 : STD_LOGIC;
  signal instr_srli : STD_LOGIC;
  signal instr_srli0 : STD_LOGIC;
  signal instr_srli_i_2_n_0 : STD_LOGIC;
  signal instr_sub : STD_LOGIC;
  signal instr_sub0 : STD_LOGIC;
  signal instr_sw : STD_LOGIC;
  signal instr_sw0 : STD_LOGIC;
  signal instr_timer : STD_LOGIC;
  signal instr_timer0 : STD_LOGIC;
  signal instr_timer_i_2_n_0 : STD_LOGIC;
  signal instr_timer_i_3_n_0 : STD_LOGIC;
  signal instr_timer_i_4_n_0 : STD_LOGIC;
  signal instr_waitirq : STD_LOGIC;
  signal instr_waitirq0 : STD_LOGIC;
  signal instr_xor : STD_LOGIC;
  signal instr_xor0 : STD_LOGIC;
  signal instr_xori : STD_LOGIC;
  signal instr_xori0 : STD_LOGIC;
  signal irq_active_i_1_n_0 : STD_LOGIC;
  signal irq_active_reg_n_0 : STD_LOGIC;
  signal irq_delay_i_1_n_0 : STD_LOGIC;
  signal irq_delay_reg_n_0 : STD_LOGIC;
  signal irq_mask : STD_LOGIC;
  signal \irq_mask[0]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[0]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_15_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_16_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_15_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_16_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_15_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_16_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_13_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_14_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_10_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_11_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_12_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_4_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \irq_mask_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[24]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[25]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[26]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[27]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[28]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[29]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[30]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[31]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[9]\ : STD_LOGIC;
  signal irq_pending : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \irq_pending[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[10]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[11]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[12]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[13]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[14]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[15]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[16]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[17]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[18]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[19]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[1]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[1]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[20]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[21]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[22]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[23]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[24]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[25]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[26]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[27]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[28]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[29]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[30]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_4_n_0\ : STD_LOGIC;
  signal \irq_pending[3]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[4]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[5]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[6]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[7]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[8]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[9]_i_1_n_0\ : STD_LOGIC;
  signal \irq_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \irq_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \irq_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_state_reg_n_0_[1]\ : STD_LOGIC;
  signal is_alu_reg_imm : STD_LOGIC;
  signal is_alu_reg_imm_i_1_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_2_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_3_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_4_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_5_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_6_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_7_n_0 : STD_LOGIC;
  signal is_alu_reg_reg : STD_LOGIC;
  signal is_alu_reg_reg_i_1_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_2_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_3_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_4_n_0 : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0 : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0 : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0 : STD_LOGIC;
  signal is_compare : STD_LOGIC;
  signal is_compare_i_1_n_0 : STD_LOGIC;
  signal is_compare_i_2_n_0 : STD_LOGIC;
  signal is_jalr_addi_slti_sltiu_xori_ori_andi : STD_LOGIC;
  signal is_jalr_addi_slti_sltiu_xori_ori_andi0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_1_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_2_n_0 : STD_LOGIC;
  signal is_lbu_lhu_lw : STD_LOGIC;
  signal is_lbu_lhu_lw_i_1_n_0 : STD_LOGIC;
  signal is_lui_auipc_jal : STD_LOGIC;
  signal is_lui_auipc_jal_i_1_n_0 : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub0 : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0 : STD_LOGIC;
  signal is_sb_sh_sw : STD_LOGIC;
  signal is_sb_sh_sw_i_10_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_11_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_12_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_2_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_3_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_4_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_5_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_6_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_7_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_8_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_9_n_0 : STD_LOGIC;
  signal is_slli_srli_srai : STD_LOGIC;
  signal is_slli_srli_srai0 : STD_LOGIC;
  signal is_slli_srli_srai_i_3_n_0 : STD_LOGIC;
  signal is_slli_srli_srai_i_4_n_0 : STD_LOGIC;
  signal is_slli_srli_srai_i_5_n_0 : STD_LOGIC;
  signal is_slti_blt_slt : STD_LOGIC;
  signal is_slti_blt_slt_i_1_n_0 : STD_LOGIC;
  signal is_sltiu_bltu_sltu : STD_LOGIC;
  signal is_sltiu_bltu_sltu_i_1_n_0 : STD_LOGIC;
  signal last_mem_valid : STD_LOGIC;
  signal last_mem_valid0 : STD_LOGIC;
  signal latched_branch_i_1_n_0 : STD_LOGIC;
  signal latched_branch_i_2_n_0 : STD_LOGIC;
  signal latched_branch_i_3_n_0 : STD_LOGIC;
  signal latched_branch_i_4_n_0 : STD_LOGIC;
  signal latched_branch_reg_n_0 : STD_LOGIC;
  signal latched_compr_i_1_n_0 : STD_LOGIC;
  signal latched_compr_reg_n_0 : STD_LOGIC;
  signal latched_is_lb_i_1_n_0 : STD_LOGIC;
  signal latched_is_lb_reg_n_0 : STD_LOGIC;
  signal latched_is_lh_i_1_n_0 : STD_LOGIC;
  signal latched_is_lh_reg_n_0 : STD_LOGIC;
  signal latched_is_lu_i_1_n_0 : STD_LOGIC;
  signal latched_is_lu_reg_n_0 : STD_LOGIC;
  signal latched_rd : STD_LOGIC;
  signal \latched_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_2_n_0\ : STD_LOGIC;
  signal \latched_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \latched_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \latched_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \latched_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \latched_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \latched_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal latched_stalu_i_1_n_0 : STD_LOGIC;
  signal latched_stalu_reg_n_0 : STD_LOGIC;
  signal latched_store : STD_LOGIC;
  signal latched_store_i_1_n_0 : STD_LOGIC;
  signal latched_store_i_2_n_0 : STD_LOGIC;
  signal latched_store_reg_n_0 : STD_LOGIC;
  signal launch_next_insn : STD_LOGIC;
  signal mem_16bit_buffer : STD_LOGIC;
  signal \mem_16bit_buffer[15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_16bit_buffer[15]_i_3_n_0\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[9]\ : STD_LOGIC;
  signal \mem_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal mem_do_prefetch_i_1_n_0 : STD_LOGIC;
  signal mem_do_prefetch_i_2_n_0 : STD_LOGIC;
  signal mem_do_prefetch_i_3_n_0 : STD_LOGIC;
  signal mem_do_prefetch_reg_n_0 : STD_LOGIC;
  signal mem_do_rdata : STD_LOGIC;
  signal mem_do_rdata_i_1_n_0 : STD_LOGIC;
  signal mem_do_rdata_i_2_n_0 : STD_LOGIC;
  signal mem_do_rinst : STD_LOGIC;
  signal mem_do_rinst4_out : STD_LOGIC;
  signal mem_do_rinst_i_1_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_4_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_5_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_6_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_7_n_0 : STD_LOGIC;
  signal mem_do_rinst_reg_n_0 : STD_LOGIC;
  signal mem_do_wdata : STD_LOGIC;
  signal mem_do_wdata_i_1_n_0 : STD_LOGIC;
  signal \^mem_instr\ : STD_LOGIC;
  signal mem_instr_i_1_n_0 : STD_LOGIC;
  signal mem_instr_i_2_n_0 : STD_LOGIC;
  signal mem_instr_i_3_n_0 : STD_LOGIC;
  signal mem_instr_i_4_n_0 : STD_LOGIC;
  signal \^mem_la_addr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal mem_la_addr0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \mem_la_addr[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[13]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[13]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[13]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[17]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[17]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[17]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[21]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[21]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[21]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[25]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[25]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[25]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[29]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[29]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[29]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[31]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[5]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[5]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[5]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \mem_la_addr[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \mem_la_addr[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mem_la_addr[9]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mem_la_addr[9]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \mem_la_addr[9]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal mem_la_firstword_reg : STD_LOGIC;
  signal mem_la_firstword_reg_reg_n_0 : STD_LOGIC;
  signal \^mem_la_read\ : STD_LOGIC;
  signal mem_la_read_INST_0_i_1_n_0 : STD_LOGIC;
  signal mem_la_read_INST_0_i_2_n_0 : STD_LOGIC;
  signal mem_la_read_INST_0_i_3_n_0 : STD_LOGIC;
  signal mem_la_read_INST_0_i_5_n_0 : STD_LOGIC;
  signal mem_la_secondword : STD_LOGIC;
  signal mem_la_secondword_i_1_n_0 : STD_LOGIC;
  signal \^mem_la_wdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mem_la_wdata[31]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^mem_la_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_rdata_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[10]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[15]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_22_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_23_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_24_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_25_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_26_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_27_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_28_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_29_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_30_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_31_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_32_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[19]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[20]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[21]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[22]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[23]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[9]\ : STD_LOGIC;
  signal mem_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mem_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \mem_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mem_valid\ : STD_LOGIC;
  signal mem_valid12_out : STD_LOGIC;
  signal mem_valid_i_1_n_0 : STD_LOGIC;
  signal mem_valid_i_2_n_0 : STD_LOGIC;
  signal mem_valid_i_3_n_0 : STD_LOGIC;
  signal mem_valid_i_4_n_0 : STD_LOGIC;
  signal mem_valid_i_6_n_0 : STD_LOGIC;
  signal \mem_wdata[31]_i_1_n_0\ : STD_LOGIC;
  signal mem_wordsize : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_wordsize[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_wordsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_wordsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal p_22_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal \^pcpi_rs1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pcpi_rs2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal prefetched_high_word : STD_LOGIC;
  signal prefetched_high_word_i_1_n_0 : STD_LOGIC;
  signal prefetched_high_word_i_3_n_0 : STD_LOGIC;
  signal prefetched_high_word_reg_n_0 : STD_LOGIC;
  signal q_ascii_instr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal q_insn_imm : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q_insn_rd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_insn_rs1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_insn_rs2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reg_next_pc0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_next_pc00_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \reg_next_pc[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_12_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_4_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_4_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_4_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_op1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_op1[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \reg_op2[0]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[0]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_16_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_17_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op2_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_pc[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_pc[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal timer : STD_LOGIC;
  signal \timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \timer[10]_i_1_n_0\ : STD_LOGIC;
  signal \timer[11]_i_1_n_0\ : STD_LOGIC;
  signal \timer[12]_i_1_n_0\ : STD_LOGIC;
  signal \timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \timer[13]_i_1_n_0\ : STD_LOGIC;
  signal \timer[14]_i_1_n_0\ : STD_LOGIC;
  signal \timer[15]_i_1_n_0\ : STD_LOGIC;
  signal \timer[16]_i_1_n_0\ : STD_LOGIC;
  signal \timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \timer[17]_i_1_n_0\ : STD_LOGIC;
  signal \timer[18]_i_1_n_0\ : STD_LOGIC;
  signal \timer[19]_i_1_n_0\ : STD_LOGIC;
  signal \timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer[20]_i_1_n_0\ : STD_LOGIC;
  signal \timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \timer[21]_i_1_n_0\ : STD_LOGIC;
  signal \timer[22]_i_1_n_0\ : STD_LOGIC;
  signal \timer[23]_i_1_n_0\ : STD_LOGIC;
  signal \timer[24]_i_1_n_0\ : STD_LOGIC;
  signal \timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \timer[25]_i_1_n_0\ : STD_LOGIC;
  signal \timer[26]_i_1_n_0\ : STD_LOGIC;
  signal \timer[27]_i_1_n_0\ : STD_LOGIC;
  signal \timer[28]_i_1_n_0\ : STD_LOGIC;
  signal \timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \timer[29]_i_1_n_0\ : STD_LOGIC;
  signal \timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer[30]_i_1_n_0\ : STD_LOGIC;
  signal \timer[31]_i_10_n_0\ : STD_LOGIC;
  signal \timer[31]_i_11_n_0\ : STD_LOGIC;
  signal \timer[31]_i_12_n_0\ : STD_LOGIC;
  signal \timer[31]_i_13_n_0\ : STD_LOGIC;
  signal \timer[31]_i_14_n_0\ : STD_LOGIC;
  signal \timer[31]_i_15_n_0\ : STD_LOGIC;
  signal \timer[31]_i_2_n_0\ : STD_LOGIC;
  signal \timer[31]_i_3_n_0\ : STD_LOGIC;
  signal \timer[31]_i_4_n_0\ : STD_LOGIC;
  signal \timer[31]_i_5_n_0\ : STD_LOGIC;
  signal \timer[31]_i_6_n_0\ : STD_LOGIC;
  signal \timer[31]_i_8_n_0\ : STD_LOGIC;
  signal \timer[31]_i_9_n_0\ : STD_LOGIC;
  signal \timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer[4]_i_1_n_0\ : STD_LOGIC;
  signal \timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \timer[5]_i_1_n_0\ : STD_LOGIC;
  signal \timer[6]_i_1_n_0\ : STD_LOGIC;
  signal \timer[7]_i_1_n_0\ : STD_LOGIC;
  signal \timer[8]_i_1_n_0\ : STD_LOGIC;
  signal \timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \timer[9]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \timer_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \timer_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \timer_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \timer_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg_n_0_[0]\ : STD_LOGIC;
  signal \timer_reg_n_0_[10]\ : STD_LOGIC;
  signal \timer_reg_n_0_[11]\ : STD_LOGIC;
  signal \timer_reg_n_0_[12]\ : STD_LOGIC;
  signal \timer_reg_n_0_[13]\ : STD_LOGIC;
  signal \timer_reg_n_0_[14]\ : STD_LOGIC;
  signal \timer_reg_n_0_[15]\ : STD_LOGIC;
  signal \timer_reg_n_0_[16]\ : STD_LOGIC;
  signal \timer_reg_n_0_[17]\ : STD_LOGIC;
  signal \timer_reg_n_0_[18]\ : STD_LOGIC;
  signal \timer_reg_n_0_[19]\ : STD_LOGIC;
  signal \timer_reg_n_0_[1]\ : STD_LOGIC;
  signal \timer_reg_n_0_[20]\ : STD_LOGIC;
  signal \timer_reg_n_0_[21]\ : STD_LOGIC;
  signal \timer_reg_n_0_[22]\ : STD_LOGIC;
  signal \timer_reg_n_0_[23]\ : STD_LOGIC;
  signal \timer_reg_n_0_[24]\ : STD_LOGIC;
  signal \timer_reg_n_0_[25]\ : STD_LOGIC;
  signal \timer_reg_n_0_[26]\ : STD_LOGIC;
  signal \timer_reg_n_0_[27]\ : STD_LOGIC;
  signal \timer_reg_n_0_[28]\ : STD_LOGIC;
  signal \timer_reg_n_0_[29]\ : STD_LOGIC;
  signal \timer_reg_n_0_[2]\ : STD_LOGIC;
  signal \timer_reg_n_0_[30]\ : STD_LOGIC;
  signal \timer_reg_n_0_[31]\ : STD_LOGIC;
  signal \timer_reg_n_0_[3]\ : STD_LOGIC;
  signal \timer_reg_n_0_[4]\ : STD_LOGIC;
  signal \timer_reg_n_0_[5]\ : STD_LOGIC;
  signal \timer_reg_n_0_[6]\ : STD_LOGIC;
  signal \timer_reg_n_0_[7]\ : STD_LOGIC;
  signal \timer_reg_n_0_[8]\ : STD_LOGIC;
  signal \timer_reg_n_0_[9]\ : STD_LOGIC;
  signal \^trap\ : STD_LOGIC;
  signal \NLW_alu_out_q_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cpuregs_reg[1][31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mem_la_addr[31]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mem_la_addr[31]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_next_pc_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_next_pc_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_next_pc_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_next_pc_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_reg_op1_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_out_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_timer_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_timer_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \alu_out_q[0]_i_23\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \alu_out_q[10]_i_6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \alu_out_q[11]_i_11\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \alu_out_q[12]_i_6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \alu_out_q[13]_i_6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \alu_out_q[14]_i_6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \alu_out_q[15]_i_11\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \alu_out_q[15]_i_15\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \alu_out_q[16]_i_10\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \alu_out_q[16]_i_7\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \alu_out_q[17]_i_10\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \alu_out_q[17]_i_6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \alu_out_q[18]_i_10\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \alu_out_q[18]_i_7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \alu_out_q[19]_i_12\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \alu_out_q[20]_i_6\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \alu_out_q[23]_i_13\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \alu_out_q[27]_i_11\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \alu_out_q[27]_i_15\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \alu_out_q[28]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \alu_out_q[28]_i_9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \alu_out_q[29]_i_8\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \alu_out_q[29]_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \alu_out_q[2]_i_8\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_15\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_16\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_18\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_23\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \alu_out_q[30]_i_7\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \alu_out_q[7]_i_11\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \alu_out_q[8]_i_6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \alu_out_q[9]_i_6\ : label is "soft_lutpair239";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_34\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_39\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_49\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_62\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_72\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cached_ascii_instr[0]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \cached_ascii_instr[0]_i_5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cached_ascii_instr[0]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cached_ascii_instr[0]_i_9\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \cached_ascii_instr[10]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cached_ascii_instr[10]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cached_ascii_instr[10]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cached_ascii_instr[11]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cached_ascii_instr[11]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cached_ascii_instr[11]_i_5\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cached_ascii_instr[11]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cached_ascii_instr[12]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cached_ascii_instr[12]_i_9\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cached_ascii_instr[14]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \cached_ascii_instr[16]_i_10\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \cached_ascii_instr[16]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \cached_ascii_instr[16]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \cached_ascii_instr[16]_i_6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \cached_ascii_instr[16]_i_9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cached_ascii_instr[17]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \cached_ascii_instr[17]_i_4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \cached_ascii_instr[17]_i_6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cached_ascii_instr[17]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cached_ascii_instr[18]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cached_ascii_instr[18]_i_5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cached_ascii_instr[18]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cached_ascii_instr[19]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cached_ascii_instr[19]_i_11\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \cached_ascii_instr[19]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cached_ascii_instr[19]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \cached_ascii_instr[19]_i_6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cached_ascii_instr[19]_i_7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \cached_ascii_instr[1]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \cached_ascii_instr[1]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cached_ascii_instr[20]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \cached_ascii_instr[20]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cached_ascii_instr[20]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cached_ascii_instr[20]_i_6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \cached_ascii_instr[20]_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cached_ascii_instr[20]_i_8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cached_ascii_instr[24]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cached_ascii_instr[24]_i_8\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \cached_ascii_instr[24]_i_9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cached_ascii_instr[25]_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cached_ascii_instr[25]_i_5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cached_ascii_instr[25]_i_6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cached_ascii_instr[25]_i_7\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \cached_ascii_instr[26]_i_9\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \cached_ascii_instr[27]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cached_ascii_instr[28]_i_7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cached_ascii_instr[28]_i_9\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \cached_ascii_instr[2]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \cached_ascii_instr[2]_i_7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cached_ascii_instr[2]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cached_ascii_instr[32]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cached_ascii_instr[32]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cached_ascii_instr[32]_i_8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cached_ascii_instr[33]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \cached_ascii_instr[33]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \cached_ascii_instr[33]_i_5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cached_ascii_instr[33]_i_6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \cached_ascii_instr[35]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cached_ascii_instr[36]_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cached_ascii_instr[36]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \cached_ascii_instr[36]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cached_ascii_instr[36]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cached_ascii_instr[36]_i_7\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \cached_ascii_instr[36]_i_8\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cached_ascii_instr[3]_i_7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cached_ascii_instr[42]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cached_ascii_instr[42]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cached_ascii_instr[44]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cached_ascii_instr[48]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cached_ascii_instr[4]_i_5\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \cached_ascii_instr[4]_i_9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cached_ascii_instr[50]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \cached_ascii_instr[51]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cached_ascii_instr[52]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \cached_ascii_instr[54]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cached_ascii_instr[54]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cached_ascii_instr[62]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cached_ascii_instr[8]_i_10\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cached_ascii_instr[8]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cached_ascii_instr[8]_i_5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \cached_ascii_instr[8]_i_7\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \cached_ascii_instr[9]_i_6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cached_ascii_instr[9]_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of compressed_instr_i_2 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of compressed_instr_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of compressed_instr_i_4 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of compressed_instr_i_5 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of compressed_instr_i_6 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of compressed_instr_i_7 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \cpu_state[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cpu_state[1]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cpu_state[3]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cpu_state[3]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cpu_state[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_4\ : label is "soft_lutpair62";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \cpu_state_reg[5]\ : label is "cpu_state_reg[5]";
  attribute ORIG_CELL_NAME of \cpu_state_reg[5]_rep\ : label is "cpu_state_reg[5]";
  attribute SOFT_HLUTNM of \cpuregs[16][31]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \cpuregs[16][31]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpuregs[16][31]_i_5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \cpuregs[1][0]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cpuregs[1][0]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \cpuregs[1][11]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cpuregs[1][12]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cpuregs[1][13]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \cpuregs[1][14]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \cpuregs[1][15]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \cpuregs[1][16]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cpuregs[1][17]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \cpuregs[1][18]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cpuregs[1][19]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \cpuregs[1][20]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \cpuregs[1][21]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \cpuregs[1][22]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \cpuregs[1][23]_i_4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \cpuregs[1][24]_i_3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \cpuregs[1][25]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cpuregs[1][27]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cpuregs[1][28]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \cpuregs[1][29]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cpuregs[1][2]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cpuregs[1][30]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cpuregs[1][31]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cpuregs[1][3]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \cpuregs[1][5]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cpuregs[1][6]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cpuregs[1][7]_i_4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \cpuregs[1][8]_i_3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \cpuregs[1][9]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \cpuregs[29][31]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \cpuregs[29][31]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \cpuregs[2][31]_i_2\ : label is "soft_lutpair215";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cpuregs_reg[1][7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_66 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_75 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_79 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_80 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_84 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_85 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_88 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of dbg_ascii_instr_inferred_i_89 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of dbg_next_i_10 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of dbg_next_i_11 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of dbg_next_i_12 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of dbg_next_i_14 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of dbg_next_i_15 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of dbg_next_i_17 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of dbg_next_i_18 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of dbg_next_i_19 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of dbg_next_i_3 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of dbg_next_i_9 : label is "soft_lutpair128";
  attribute KEEP : string;
  attribute KEEP of \dbg_rs1val_reg[0]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[10]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[11]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[12]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[13]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[14]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[15]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[16]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[17]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[18]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[19]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[1]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[20]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[21]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[22]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[23]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[24]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[25]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[26]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[27]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[28]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[29]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[2]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[30]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[31]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[3]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[4]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[5]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[6]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[7]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[8]\ : label is "yes";
  attribute KEEP of \dbg_rs1val_reg[9]\ : label is "yes";
  attribute KEEP of dbg_rs1val_valid_reg : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[0]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[10]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[11]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[12]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[13]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[14]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[15]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[16]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[17]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[18]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[19]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[1]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[20]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[21]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[22]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[23]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[24]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[25]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[26]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[27]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[28]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[29]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[2]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[30]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[31]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[3]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[4]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[5]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[6]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[7]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[8]\ : label is "yes";
  attribute KEEP of \dbg_rs2val_reg[9]\ : label is "yes";
  attribute KEEP of dbg_rs2val_valid_reg : label is "yes";
  attribute SOFT_HLUTNM of \decoded_imm[0]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \decoded_imm[17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \decoded_imm[20]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \decoded_imm[21]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \decoded_imm[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \decoded_imm[23]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \decoded_imm[24]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \decoded_imm[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \decoded_imm[26]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \decoded_imm[27]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \decoded_imm[28]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \decoded_imm[29]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \decoded_imm[30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \decoded_imm[31]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \decoded_imm[4]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \decoded_imm[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \decoded_imm_uj[10]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \decoded_imm_uj[11]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \decoded_imm_uj[12]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \decoded_imm_uj[12]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \decoded_imm_uj[13]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \decoded_imm_uj[14]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \decoded_imm_uj[16]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \decoded_imm_uj[17]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \decoded_imm_uj[18]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \decoded_imm_uj[19]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \decoded_imm_uj[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \decoded_imm_uj[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \decoded_imm_uj[31]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \decoded_imm_uj[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \decoded_imm_uj[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \decoded_imm_uj[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \decoded_imm_uj[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \decoded_imm_uj[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \decoded_imm_uj[8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \decoded_imm_uj[9]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_11\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_12\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_13\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_15\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \decoded_rd[1]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \decoded_rd[2]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \decoded_rs1[2]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_8\ : label is "soft_lutpair278";
  attribute ORIG_CELL_NAME of \decoded_rs1_reg[0]\ : label is "decoded_rs1_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs1_reg[0]_rep\ : label is "decoded_rs1_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs1_reg[0]_rep__0\ : label is "decoded_rs1_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs1_reg[1]\ : label is "decoded_rs1_reg[1]";
  attribute ORIG_CELL_NAME of \decoded_rs1_reg[1]_rep\ : label is "decoded_rs1_reg[1]";
  attribute ORIG_CELL_NAME of \decoded_rs1_reg[1]_rep__0\ : label is "decoded_rs1_reg[1]";
  attribute SOFT_HLUTNM of \decoded_rs2[2]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \decoded_rs2[2]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \decoded_rs2[3]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \decoded_rs2[4]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \decoded_rs2[4]_i_3\ : label is "soft_lutpair187";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[0]\ : label is "decoded_rs2_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[0]_rep\ : label is "decoded_rs2_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[0]_rep__0\ : label is "decoded_rs2_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[0]_rep__1\ : label is "decoded_rs2_reg[0]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[1]\ : label is "decoded_rs2_reg[1]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[1]_rep\ : label is "decoded_rs2_reg[1]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[1]_rep__0\ : label is "decoded_rs2_reg[1]";
  attribute ORIG_CELL_NAME of \decoded_rs2_reg[1]_rep__1\ : label is "decoded_rs2_reg[1]";
  attribute SOFT_HLUTNM of decoder_pseudo_trigger_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of decoder_trigger_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of do_waitirq_i_10 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of do_waitirq_i_7 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of do_waitirq_i_8 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of do_waitirq_i_9 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \eoi[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \eoi[10]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \eoi[11]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \eoi[12]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \eoi[13]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \eoi[14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \eoi[15]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \eoi[16]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \eoi[17]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \eoi[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \eoi[19]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \eoi[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \eoi[20]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \eoi[21]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \eoi[22]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \eoi[23]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \eoi[24]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \eoi[25]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \eoi[26]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \eoi[27]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \eoi[28]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \eoi[29]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \eoi[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \eoi[30]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \eoi[31]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \eoi[31]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \eoi[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \eoi[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \eoi[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \eoi[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \eoi[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \eoi[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \eoi[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of instr_add_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of instr_addi_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of instr_and_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of instr_andi_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of instr_beq_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of instr_bge_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of instr_bgeu_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of instr_blt_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of instr_bltu_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of instr_bne_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of instr_jal_i_2 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of instr_jal_i_3 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of instr_jalr_i_3 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of instr_jalr_i_4 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of instr_jalr_i_5 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of instr_lb_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of instr_lbu_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of instr_lh_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of instr_lhu_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of instr_lui_i_2 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of instr_lui_i_4 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of instr_lw_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of instr_maskirq_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of instr_or_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of instr_ori_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of instr_rdcycle_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of instr_rdcycle_i_3 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of instr_rdcycle_i_4 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of instr_rdcycle_i_5 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_3 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_6 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_7 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of instr_rdinstrh_i_4 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of instr_retirq_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of instr_sb_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of instr_setq_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of instr_sh_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of instr_sll_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of instr_slli_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of instr_slt_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of instr_slti_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of instr_sltiu_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of instr_sltu_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of instr_sra_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of instr_srai_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of instr_srai_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of instr_srl_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of instr_srli_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of instr_srli_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of instr_sub_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of instr_sw_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of instr_timer_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of instr_timer_i_3 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of instr_waitirq_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of instr_xor_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of instr_xori_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of irq_active_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \irq_mask[30]_i_11\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \irq_mask[30]_i_6\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \irq_pending[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \irq_pending[2]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \irq_pending[2]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \irq_pending[31]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \irq_state[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \irq_state[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \irq_state[1]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_3 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_4 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_6 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_7 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_2 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_4 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of is_beq_bne_blt_bge_bltu_bgeu_i_2 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of is_beq_bne_blt_bge_bltu_bgeu_i_3 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of is_compare_i_2 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of is_jalr_addi_slti_sltiu_xori_ori_andi_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of is_lb_lh_lw_lbu_lhu_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of is_lbu_lhu_lw_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of is_lui_auipc_jal_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_10 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_11 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_12 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_4 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_7 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_8 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_9 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of is_slli_srli_srai_i_3 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of is_slli_srli_srai_i_4 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of is_slli_srli_srai_i_5 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of is_slti_blt_slt_i_1 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of is_sltiu_bltu_sltu_i_1 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of last_mem_valid_i_1 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of latched_branch_i_2 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of latched_branch_i_3 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of latched_branch_i_4 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \latched_rd[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of latched_stalu_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mem_16bit_buffer[15]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of mem_do_prefetch_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of mem_do_rdata_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of mem_do_rinst_i_4 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of mem_do_rinst_i_5 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of mem_do_rinst_i_7 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of mem_do_wdata_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of mem_instr_i_2 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of mem_instr_i_3 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of mem_instr_i_4 : label is "soft_lutpair272";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[13]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[17]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[21]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[25]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[29]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mem_la_addr[31]_INST_0\ : label is "soft_lutpair155";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[31]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[5]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mem_la_addr[9]_INST_0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of mem_la_read_INST_0 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of mem_la_read_INST_0_i_2 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mem_la_wdata[10]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_la_wdata[11]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_la_wdata[12]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mem_la_wdata[13]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mem_la_wdata[14]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_la_wdata[15]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_la_wdata[24]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mem_la_wdata[25]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_la_wdata[26]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_la_wdata[27]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_la_wdata[28]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mem_la_wdata[29]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mem_la_wdata[30]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_la_wdata[31]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_la_wdata[8]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mem_la_wdata[9]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of mem_la_write_INST_0 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mem_la_wstrb[0]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mem_la_wstrb[1]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mem_la_wstrb[2]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mem_la_wstrb[3]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mem_rdata_q[0]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mem_rdata_q[0]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mem_rdata_q[10]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_rdata_q[10]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mem_rdata_q[11]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mem_rdata_q[11]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mem_rdata_q[13]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mem_rdata_q[14]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mem_rdata_q[14]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mem_rdata_q[15]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mem_rdata_q[15]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_7\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mem_rdata_q[1]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mem_rdata_q[1]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_rdata_q[20]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_21\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mem_rdata_q[22]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mem_rdata_q[22]_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mem_rdata_q[22]_i_7\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mem_rdata_q[22]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_10\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_11\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_9\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_14\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_15\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_17\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_18\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_19\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_7\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_10\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_12\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_13\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_15\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_16\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_17\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_18\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_19\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_20\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_9\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_11\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_10\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_11\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_12\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_13\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_15\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_16\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_17\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_8\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_9\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_10\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_11\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_9\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mem_rdata_q[2]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mem_rdata_q[2]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_7\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_10\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_15\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_16\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_17\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_19\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_20\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_21\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_22\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_23\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_24\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_25\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_27\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_28\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_29\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_30\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_31\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_32\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mem_rdata_q[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_rdata_q[3]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mem_rdata_q[3]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mem_rdata_q[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_rdata_q[4]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mem_rdata_q[4]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mem_rdata_q[7]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mem_rdata_q[8]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_rdata_q[8]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_state[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mem_state[0]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mem_state[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of mem_valid_i_3 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mem_wordsize[1]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of prefetched_high_word_i_3 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \reg_next_pc[0]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_next_pc[0]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \reg_next_pc[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \reg_next_pc[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \reg_next_pc[13]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \reg_next_pc[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \reg_next_pc[31]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \reg_next_pc[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \reg_next_pc[4]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \reg_next_pc[5]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_next_pc[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \reg_next_pc[7]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \reg_next_pc[8]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \reg_next_pc[9]_i_1\ : label is "soft_lutpair222";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[16]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[31]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[4]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[5]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \reg_op2[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \reg_out[14]_i_6\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_out[14]_i_7\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \reg_out[15]_i_12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \reg_out[7]_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \reg_out[7]_i_6\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_pc[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \reg_pc[4]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \timer[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timer[31]_i_12\ : label is "soft_lutpair40";
begin
  mem_instr <= \^mem_instr\;
  mem_la_addr(29 downto 0) <= \^mem_la_addr\(29 downto 0);
  mem_la_read <= \^mem_la_read\;
  mem_la_wdata(7 downto 0) <= \^mem_la_wdata\(7 downto 0);
  \mem_la_wdata[31]\(23 downto 0) <= \^mem_la_wdata[31]\(23 downto 0);
  mem_la_wstrb(3 downto 0) <= \^mem_la_wstrb\(3 downto 0);
  mem_valid <= \^mem_valid\;
  pcpi_rs1(31 downto 0) <= \^pcpi_rs1\(31 downto 0);
  pcpi_rs2(23 downto 0) <= \^pcpi_rs2\(23 downto 0);
  trap <= \^trap\;
\alu_out_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFE2FFE2"
    )
        port map (
      I0 => \alu_out_q[0]_i_2_n_0\,
      I1 => is_compare,
      I2 => \alu_out_q[0]_i_3_n_0\,
      I3 => \alu_out_q[0]_i_4_n_0\,
      I4 => \alu_out_q_reg[3]_i_2_n_7\,
      I5 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => alu_out(0)
    );
\alu_out_q[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(23),
      I1 => \^pcpi_rs1\(31),
      I2 => \^pcpi_rs2\(22),
      I3 => \^pcpi_rs1\(30),
      O => \alu_out_q[0]_i_11_n_0\
    );
\alu_out_q[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(28),
      I1 => \^pcpi_rs2\(20),
      I2 => \^pcpi_rs1\(29),
      I3 => \^pcpi_rs2\(21),
      I4 => \^pcpi_rs2\(19),
      I5 => \^pcpi_rs1\(27),
      O => \alu_out_q[0]_i_12_n_0\
    );
\alu_out_q[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => \^pcpi_rs2\(17),
      I2 => \^pcpi_rs1\(24),
      I3 => \^pcpi_rs2\(16),
      I4 => \^pcpi_rs2\(18),
      I5 => \^pcpi_rs1\(26),
      O => \alu_out_q[0]_i_13_n_0\
    );
\alu_out_q[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pcpi_rs1\(31),
      I1 => \^pcpi_rs2\(23),
      I2 => \^pcpi_rs2\(22),
      I3 => \^pcpi_rs1\(30),
      O => \alu_out_q[0]_i_15_n_0\
    );
\alu_out_q[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(29),
      I1 => \^pcpi_rs2\(21),
      I2 => \^pcpi_rs2\(20),
      I3 => \^pcpi_rs1\(28),
      O => \alu_out_q[0]_i_16_n_0\
    );
\alu_out_q[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(27),
      I1 => \^pcpi_rs2\(19),
      I2 => \^pcpi_rs2\(18),
      I3 => \^pcpi_rs1\(26),
      O => \alu_out_q[0]_i_17_n_0\
    );
\alu_out_q[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => \^pcpi_rs2\(17),
      I2 => \^pcpi_rs2\(16),
      I3 => \^pcpi_rs1\(24),
      O => \alu_out_q[0]_i_18_n_0\
    );
\alu_out_q[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(23),
      I1 => \^pcpi_rs1\(31),
      I2 => \^pcpi_rs2\(22),
      I3 => \^pcpi_rs1\(30),
      O => \alu_out_q[0]_i_19_n_0\
    );
\alu_out_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFEFFFE0000"
    )
        port map (
      I0 => instr_or,
      I1 => instr_ori,
      I2 => instr_xori,
      I3 => instr_xor,
      I4 => \^pcpi_rs1\(0),
      I5 => \^mem_la_wdata\(0),
      O => \alu_out_q[0]_i_2_n_0\
    );
\alu_out_q[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(21),
      I1 => \^pcpi_rs1\(29),
      I2 => \^pcpi_rs2\(20),
      I3 => \^pcpi_rs1\(28),
      O => \alu_out_q[0]_i_20_n_0\
    );
\alu_out_q[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(18),
      I1 => \^pcpi_rs1\(26),
      I2 => \^pcpi_rs2\(19),
      I3 => \^pcpi_rs1\(27),
      O => \alu_out_q[0]_i_21_n_0\
    );
\alu_out_q[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(16),
      I1 => \^pcpi_rs1\(24),
      I2 => \^pcpi_rs2\(17),
      I3 => \^pcpi_rs1\(25),
      O => \alu_out_q[0]_i_22_n_0\
    );
\alu_out_q[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => instr_srai,
      I1 => instr_srli,
      I2 => instr_sra,
      I3 => instr_srl,
      I4 => \alu_out_q[0]_i_48_n_0\,
      O => \alu_out_q[0]_i_23_n_0\
    );
\alu_out_q[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^mem_la_wdata\(1),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(0),
      I4 => \^mem_la_wdata\(2),
      O => \alu_out_q[0]_i_24_n_0\
    );
\alu_out_q[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^pcpi_rs2\(22),
      I1 => \^pcpi_rs1\(30),
      I2 => \^pcpi_rs1\(31),
      I3 => \^pcpi_rs2\(23),
      O => \alu_out_q[0]_i_26_n_0\
    );
\alu_out_q[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(29),
      I1 => \^pcpi_rs2\(21),
      I2 => \^pcpi_rs2\(20),
      I3 => \^pcpi_rs1\(28),
      O => \alu_out_q[0]_i_27_n_0\
    );
\alu_out_q[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(27),
      I1 => \^pcpi_rs2\(19),
      I2 => \^pcpi_rs2\(18),
      I3 => \^pcpi_rs1\(26),
      O => \alu_out_q[0]_i_28_n_0\
    );
\alu_out_q[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => \^pcpi_rs2\(17),
      I2 => \^pcpi_rs2\(16),
      I3 => \^pcpi_rs1\(24),
      O => \alu_out_q[0]_i_29_n_0\
    );
\alu_out_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCE3032CFCE3332"
    )
        port map (
      I0 => \alu_out_q[0]_i_5_n_0\,
      I1 => instr_beq,
      I2 => instr_bne,
      I3 => instr_bge,
      I4 => data0,
      I5 => data4,
      O => \alu_out_q[0]_i_3_n_0\
    );
\alu_out_q[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(23),
      I1 => \^pcpi_rs1\(31),
      I2 => \^pcpi_rs2\(22),
      I3 => \^pcpi_rs1\(30),
      O => \alu_out_q[0]_i_30_n_0\
    );
\alu_out_q[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(21),
      I1 => \^pcpi_rs1\(29),
      I2 => \^pcpi_rs2\(20),
      I3 => \^pcpi_rs1\(28),
      O => \alu_out_q[0]_i_31_n_0\
    );
\alu_out_q[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(18),
      I1 => \^pcpi_rs1\(26),
      I2 => \^pcpi_rs2\(19),
      I3 => \^pcpi_rs1\(27),
      O => \alu_out_q[0]_i_32_n_0\
    );
\alu_out_q[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(16),
      I1 => \^pcpi_rs1\(24),
      I2 => \^pcpi_rs2\(17),
      I3 => \^pcpi_rs1\(25),
      O => \alu_out_q[0]_i_33_n_0\
    );
\alu_out_q[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(22),
      I1 => \^pcpi_rs2\(14),
      I2 => \^pcpi_rs1\(23),
      I3 => \^pcpi_rs2\(15),
      I4 => \^pcpi_rs2\(13),
      I5 => \^pcpi_rs1\(21),
      O => \alu_out_q[0]_i_35_n_0\
    );
\alu_out_q[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(19),
      I1 => \^pcpi_rs2\(11),
      I2 => \^pcpi_rs1\(18),
      I3 => \^pcpi_rs2\(10),
      I4 => \^pcpi_rs2\(12),
      I5 => \^pcpi_rs1\(20),
      O => \alu_out_q[0]_i_36_n_0\
    );
\alu_out_q[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(16),
      I1 => \^pcpi_rs2\(8),
      I2 => \^pcpi_rs1\(17),
      I3 => \^pcpi_rs2\(9),
      I4 => \^pcpi_rs2\(7),
      I5 => \^pcpi_rs1\(15),
      O => \alu_out_q[0]_i_37_n_0\
    );
\alu_out_q[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => \^pcpi_rs2\(5),
      I2 => \^pcpi_rs1\(12),
      I3 => \^pcpi_rs2\(4),
      I4 => \^pcpi_rs2\(6),
      I5 => \^pcpi_rs1\(14),
      O => \alu_out_q[0]_i_38_n_0\
    );
\alu_out_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8888888"
    )
        port map (
      I0 => \alu_out_q[31]_i_3_n_0\,
      I1 => \alu_out_q[0]_i_8_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \^pcpi_rs1\(0),
      I4 => instr_and,
      I5 => instr_andi,
      O => \alu_out_q[0]_i_4_n_0\
    );
\alu_out_q[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(23),
      I1 => \^pcpi_rs2\(15),
      I2 => \^pcpi_rs2\(14),
      I3 => \^pcpi_rs1\(22),
      O => \alu_out_q[0]_i_40_n_0\
    );
\alu_out_q[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(21),
      I1 => \^pcpi_rs2\(13),
      I2 => \^pcpi_rs2\(12),
      I3 => \^pcpi_rs1\(20),
      O => \alu_out_q[0]_i_41_n_0\
    );
\alu_out_q[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(19),
      I1 => \^pcpi_rs2\(11),
      I2 => \^pcpi_rs2\(10),
      I3 => \^pcpi_rs1\(18),
      O => \alu_out_q[0]_i_42_n_0\
    );
\alu_out_q[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(17),
      I1 => \^pcpi_rs2\(9),
      I2 => \^pcpi_rs2\(8),
      I3 => \^pcpi_rs1\(16),
      O => \alu_out_q[0]_i_43_n_0\
    );
\alu_out_q[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(15),
      I1 => \^pcpi_rs1\(23),
      I2 => \^pcpi_rs2\(14),
      I3 => \^pcpi_rs1\(22),
      O => \alu_out_q[0]_i_44_n_0\
    );
\alu_out_q[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(12),
      I1 => \^pcpi_rs1\(20),
      I2 => \^pcpi_rs2\(13),
      I3 => \^pcpi_rs1\(21),
      O => \alu_out_q[0]_i_45_n_0\
    );
\alu_out_q[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(10),
      I1 => \^pcpi_rs1\(18),
      I2 => \^pcpi_rs2\(11),
      I3 => \^pcpi_rs1\(19),
      O => \alu_out_q[0]_i_46_n_0\
    );
\alu_out_q[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(9),
      I1 => \^pcpi_rs1\(17),
      I2 => \^pcpi_rs2\(8),
      I3 => \^pcpi_rs1\(16),
      O => \alu_out_q[0]_i_47_n_0\
    );
\alu_out_q[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF1D001D"
    )
        port map (
      I0 => \alu_out_q[0]_i_71_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[4]_i_8_n_0\,
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[2]_i_8_n_0\,
      I5 => \^mem_la_wdata\(0),
      O => \alu_out_q[0]_i_48_n_0\
    );
\alu_out_q[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF88"
    )
        port map (
      I0 => data4,
      I1 => is_slti_blt_slt,
      I2 => is_sltiu_bltu_sltu,
      I3 => instr_bgeu,
      I4 => data5,
      O => \alu_out_q[0]_i_5_n_0\
    );
\alu_out_q[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(23),
      I1 => \^pcpi_rs2\(15),
      I2 => \^pcpi_rs2\(14),
      I3 => \^pcpi_rs1\(22),
      O => \alu_out_q[0]_i_50_n_0\
    );
\alu_out_q[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(21),
      I1 => \^pcpi_rs2\(13),
      I2 => \^pcpi_rs2\(12),
      I3 => \^pcpi_rs1\(20),
      O => \alu_out_q[0]_i_51_n_0\
    );
\alu_out_q[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(19),
      I1 => \^pcpi_rs2\(11),
      I2 => \^pcpi_rs2\(10),
      I3 => \^pcpi_rs1\(18),
      O => \alu_out_q[0]_i_52_n_0\
    );
\alu_out_q[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(17),
      I1 => \^pcpi_rs2\(9),
      I2 => \^pcpi_rs2\(8),
      I3 => \^pcpi_rs1\(16),
      O => \alu_out_q[0]_i_53_n_0\
    );
\alu_out_q[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(15),
      I1 => \^pcpi_rs1\(23),
      I2 => \^pcpi_rs2\(14),
      I3 => \^pcpi_rs1\(22),
      O => \alu_out_q[0]_i_54_n_0\
    );
\alu_out_q[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(12),
      I1 => \^pcpi_rs1\(20),
      I2 => \^pcpi_rs2\(13),
      I3 => \^pcpi_rs1\(21),
      O => \alu_out_q[0]_i_55_n_0\
    );
\alu_out_q[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(10),
      I1 => \^pcpi_rs1\(18),
      I2 => \^pcpi_rs2\(11),
      I3 => \^pcpi_rs1\(19),
      O => \alu_out_q[0]_i_56_n_0\
    );
\alu_out_q[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(9),
      I1 => \^pcpi_rs1\(17),
      I2 => \^pcpi_rs2\(8),
      I3 => \^pcpi_rs1\(16),
      O => \alu_out_q[0]_i_57_n_0\
    );
\alu_out_q[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(10),
      I1 => \^pcpi_rs2\(2),
      I2 => \^pcpi_rs1\(11),
      I3 => \^pcpi_rs2\(3),
      I4 => \^pcpi_rs2\(1),
      I5 => \^pcpi_rs1\(9),
      O => \alu_out_q[0]_i_58_n_0\
    );
\alu_out_q[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^mem_la_wdata\(7),
      I2 => \^pcpi_rs1\(6),
      I3 => \^mem_la_wdata\(6),
      I4 => \^pcpi_rs2\(0),
      I5 => \^pcpi_rs1\(8),
      O => \alu_out_q[0]_i_59_n_0\
    );
\alu_out_q[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(5),
      I3 => \^mem_la_wdata\(5),
      I4 => \^mem_la_wdata\(3),
      I5 => \^pcpi_rs1\(3),
      O => \alu_out_q[0]_i_60_n_0\
    );
\alu_out_q[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^mem_la_wdata\(1),
      I2 => \^pcpi_rs1\(0),
      I3 => \^mem_la_wdata\(0),
      I4 => \^mem_la_wdata\(2),
      I5 => \^pcpi_rs1\(2),
      O => \alu_out_q[0]_i_61_n_0\
    );
\alu_out_q[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(15),
      I1 => \^pcpi_rs2\(7),
      I2 => \^pcpi_rs2\(6),
      I3 => \^pcpi_rs1\(14),
      O => \alu_out_q[0]_i_63_n_0\
    );
\alu_out_q[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => \^pcpi_rs2\(5),
      I2 => \^pcpi_rs2\(4),
      I3 => \^pcpi_rs1\(12),
      O => \alu_out_q[0]_i_64_n_0\
    );
\alu_out_q[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(11),
      I1 => \^pcpi_rs2\(3),
      I2 => \^pcpi_rs2\(2),
      I3 => \^pcpi_rs1\(10),
      O => \alu_out_q[0]_i_65_n_0\
    );
\alu_out_q[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(9),
      I1 => \^pcpi_rs2\(1),
      I2 => \^pcpi_rs2\(0),
      I3 => \^pcpi_rs1\(8),
      O => \alu_out_q[0]_i_66_n_0\
    );
\alu_out_q[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(6),
      I1 => \^pcpi_rs1\(14),
      I2 => \^pcpi_rs2\(7),
      I3 => \^pcpi_rs1\(15),
      O => \alu_out_q[0]_i_67_n_0\
    );
\alu_out_q[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(4),
      I1 => \^pcpi_rs1\(12),
      I2 => \^pcpi_rs2\(5),
      I3 => \^pcpi_rs1\(13),
      O => \alu_out_q[0]_i_68_n_0\
    );
\alu_out_q[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(3),
      I1 => \^pcpi_rs1\(11),
      I2 => \^pcpi_rs2\(2),
      I3 => \^pcpi_rs1\(10),
      O => \alu_out_q[0]_i_69_n_0\
    );
\alu_out_q[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(0),
      I1 => \^pcpi_rs1\(8),
      I2 => \^pcpi_rs2\(1),
      I3 => \^pcpi_rs1\(9),
      O => \alu_out_q[0]_i_70_n_0\
    );
\alu_out_q[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(24),
      I1 => \^pcpi_rs1\(8),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(16),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(0),
      O => \alu_out_q[0]_i_71_n_0\
    );
\alu_out_q[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(15),
      I1 => \^pcpi_rs2\(7),
      I2 => \^pcpi_rs2\(6),
      I3 => \^pcpi_rs1\(14),
      O => \alu_out_q[0]_i_73_n_0\
    );
\alu_out_q[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => \^pcpi_rs2\(5),
      I2 => \^pcpi_rs2\(4),
      I3 => \^pcpi_rs1\(12),
      O => \alu_out_q[0]_i_74_n_0\
    );
\alu_out_q[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(11),
      I1 => \^pcpi_rs2\(3),
      I2 => \^pcpi_rs2\(2),
      I3 => \^pcpi_rs1\(10),
      O => \alu_out_q[0]_i_75_n_0\
    );
\alu_out_q[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(9),
      I1 => \^pcpi_rs2\(1),
      I2 => \^pcpi_rs2\(0),
      I3 => \^pcpi_rs1\(8),
      O => \alu_out_q[0]_i_76_n_0\
    );
\alu_out_q[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(6),
      I1 => \^pcpi_rs1\(14),
      I2 => \^pcpi_rs2\(7),
      I3 => \^pcpi_rs1\(15),
      O => \alu_out_q[0]_i_77_n_0\
    );
\alu_out_q[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(4),
      I1 => \^pcpi_rs1\(12),
      I2 => \^pcpi_rs2\(5),
      I3 => \^pcpi_rs1\(13),
      O => \alu_out_q[0]_i_78_n_0\
    );
\alu_out_q[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(3),
      I1 => \^pcpi_rs1\(11),
      I2 => \^pcpi_rs2\(2),
      I3 => \^pcpi_rs1\(10),
      O => \alu_out_q[0]_i_79_n_0\
    );
\alu_out_q[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0088000B000800"
    )
        port map (
      I0 => \alu_out_q[0]_i_23_n_0\,
      I1 => \alu_out_q[30]_i_15_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[30]_i_7_n_0\,
      I4 => \alu_out_q[0]_i_24_n_0\,
      I5 => \alu_out_q[1]_i_5_n_0\,
      O => \alu_out_q[0]_i_8_n_0\
    );
\alu_out_q[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^pcpi_rs2\(0),
      I1 => \^pcpi_rs1\(8),
      I2 => \^pcpi_rs2\(1),
      I3 => \^pcpi_rs1\(9),
      O => \alu_out_q[0]_i_80_n_0\
    );
\alu_out_q[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^mem_la_wdata\(7),
      I2 => \^mem_la_wdata\(6),
      I3 => \^pcpi_rs1\(6),
      O => \alu_out_q[0]_i_81_n_0\
    );
\alu_out_q[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \^mem_la_wdata\(5),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(4),
      O => \alu_out_q[0]_i_82_n_0\
    );
\alu_out_q[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(2),
      I3 => \^pcpi_rs1\(2),
      O => \alu_out_q[0]_i_83_n_0\
    );
\alu_out_q[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^mem_la_wdata\(1),
      I2 => \^mem_la_wdata\(0),
      I3 => \^pcpi_rs1\(0),
      O => \alu_out_q[0]_i_84_n_0\
    );
\alu_out_q[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(6),
      I1 => \^pcpi_rs1\(6),
      I2 => \^mem_la_wdata\(7),
      I3 => \^pcpi_rs1\(7),
      O => \alu_out_q[0]_i_85_n_0\
    );
\alu_out_q[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(5),
      I1 => \^pcpi_rs1\(5),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(4),
      O => \alu_out_q[0]_i_86_n_0\
    );
\alu_out_q[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^pcpi_rs1\(2),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(3),
      O => \alu_out_q[0]_i_87_n_0\
    );
\alu_out_q[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(0),
      I1 => \^pcpi_rs1\(0),
      I2 => \^mem_la_wdata\(1),
      I3 => \^pcpi_rs1\(1),
      O => \alu_out_q[0]_i_88_n_0\
    );
\alu_out_q[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^mem_la_wdata\(7),
      I2 => \^mem_la_wdata\(6),
      I3 => \^pcpi_rs1\(6),
      O => \alu_out_q[0]_i_89_n_0\
    );
\alu_out_q[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \^mem_la_wdata\(5),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(4),
      O => \alu_out_q[0]_i_90_n_0\
    );
\alu_out_q[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(2),
      I3 => \^pcpi_rs1\(2),
      O => \alu_out_q[0]_i_91_n_0\
    );
\alu_out_q[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^mem_la_wdata\(1),
      I2 => \^mem_la_wdata\(0),
      I3 => \^pcpi_rs1\(0),
      O => \alu_out_q[0]_i_92_n_0\
    );
\alu_out_q[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(6),
      I1 => \^pcpi_rs1\(6),
      I2 => \^mem_la_wdata\(7),
      I3 => \^pcpi_rs1\(7),
      O => \alu_out_q[0]_i_93_n_0\
    );
\alu_out_q[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(5),
      I1 => \^pcpi_rs1\(5),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(4),
      O => \alu_out_q[0]_i_94_n_0\
    );
\alu_out_q[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^pcpi_rs1\(2),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(3),
      O => \alu_out_q[0]_i_95_n_0\
    );
\alu_out_q[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^mem_la_wdata\(0),
      I1 => \^pcpi_rs1\(0),
      I2 => \^mem_la_wdata\(1),
      I3 => \^pcpi_rs1\(1),
      O => \alu_out_q[0]_i_96_n_0\
    );
\alu_out_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[10]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[10]_i_3_n_0\,
      O => alu_out(10)
    );
\alu_out_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(2),
      I1 => \^pcpi_rs1\(10),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[10]_i_2_n_0\
    );
\alu_out_q[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(10),
      I1 => \^pcpi_rs2\(2),
      I2 => \alu_out_q[10]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[10]_i_5_n_0\,
      O => \alu_out_q[10]_i_3_n_0\
    );
\alu_out_q[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00E00"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[11]_i_11_n_0\,
      I4 => \alu_out_q[10]_i_6_n_0\,
      O => \alu_out_q[10]_i_4_n_0\
    );
\alu_out_q[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4540"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[11]_i_12_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[10]_i_7_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[10]_i_5_n_0\
    );
\alu_out_q[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[10]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[12]_i_8_n_0\,
      O => \alu_out_q[10]_i_6_n_0\
    );
\alu_out_q[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC33FF47474747"
    )
        port map (
      I0 => \alu_out_q[14]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[10]_i_9_n_0\,
      I3 => \alu_out_q[16]_i_8_n_0\,
      I4 => \alu_out_q[12]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[10]_i_7_n_0\
    );
\alu_out_q[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^mem_la_wdata\(2),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(7),
      O => \alu_out_q[10]_i_8_n_0\
    );
\alu_out_q[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(18),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(26),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(10),
      O => \alu_out_q[10]_i_9_n_0\
    );
\alu_out_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[11]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[11]_i_4_n_0\,
      O => alu_out(11)
    );
\alu_out_q[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1510"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[12]_i_7_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[11]_i_12_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[11]_i_10_n_0\
    );
\alu_out_q[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[11]_i_13_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[13]_i_8_n_0\,
      O => \alu_out_q[11]_i_11_n_0\
    );
\alu_out_q[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00FFF35353535"
    )
        port map (
      I0 => \alu_out_q[11]_i_14_n_0\,
      I1 => \alu_out_q[15]_i_14_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \alu_out_q[17]_i_9_n_0\,
      I4 => \alu_out_q[13]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[11]_i_12_n_0\
    );
\alu_out_q[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC47FF47"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \^mem_la_wdata\(2),
      I2 => \^pcpi_rs1\(8),
      I3 => \^mem_la_wdata\(3),
      I4 => \^pcpi_rs1\(0),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[11]_i_13_n_0\
    );
\alu_out_q[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(19),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(27),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(11),
      O => \alu_out_q[11]_i_14_n_0\
    );
\alu_out_q[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(3),
      I1 => \^pcpi_rs1\(11),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[11]_i_3_n_0\
    );
\alu_out_q[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(11),
      I1 => \^pcpi_rs2\(3),
      I2 => \alu_out_q[11]_i_9_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[11]_i_10_n_0\,
      O => \alu_out_q[11]_i_4_n_0\
    );
\alu_out_q[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(3),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(11),
      O => \alu_out_q[11]_i_5_n_0\
    );
\alu_out_q[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(2),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(10),
      O => \alu_out_q[11]_i_6_n_0\
    );
\alu_out_q[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(1),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(9),
      O => \alu_out_q[11]_i_7_n_0\
    );
\alu_out_q[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(0),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(8),
      O => \alu_out_q[11]_i_8_n_0\
    );
\alu_out_q[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \alu_out_q[12]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[11]_i_11_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[11]_i_9_n_0\
    );
\alu_out_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[12]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[12]_i_3_n_0\,
      O => alu_out(12)
    );
\alu_out_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(4),
      I1 => \^pcpi_rs1\(12),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[12]_i_2_n_0\
    );
\alu_out_q[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(12),
      I1 => \^pcpi_rs2\(4),
      I2 => \alu_out_q[12]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[12]_i_5_n_0\,
      O => \alu_out_q[12]_i_3_n_0\
    );
\alu_out_q[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00E00"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[13]_i_6_n_0\,
      I4 => \alu_out_q[12]_i_6_n_0\,
      O => \alu_out_q[12]_i_4_n_0\
    );
\alu_out_q[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[13]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[12]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[12]_i_5_n_0\
    );
\alu_out_q[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[12]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[14]_i_8_n_0\,
      O => \alu_out_q[12]_i_6_n_0\
    );
\alu_out_q[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \alu_out_q[18]_i_8_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[14]_i_9_n_0\,
      I3 => \alu_out_q[16]_i_8_n_0\,
      I4 => \alu_out_q[12]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[12]_i_7_n_0\
    );
\alu_out_q[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFF53FF53"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^pcpi_rs1\(9),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(5),
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[12]_i_8_n_0\
    );
\alu_out_q[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(20),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(28),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(12),
      O => \alu_out_q[12]_i_9_n_0\
    );
\alu_out_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[13]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[13]_i_3_n_0\,
      O => alu_out(13)
    );
\alu_out_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(5),
      I1 => \^pcpi_rs1\(13),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[13]_i_2_n_0\
    );
\alu_out_q[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => \^pcpi_rs2\(5),
      I2 => \alu_out_q[13]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[13]_i_5_n_0\,
      O => \alu_out_q[13]_i_3_n_0\
    );
\alu_out_q[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00E00"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[14]_i_6_n_0\,
      I4 => \alu_out_q[13]_i_6_n_0\,
      O => \alu_out_q[13]_i_4_n_0\
    );
\alu_out_q[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[14]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[13]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[13]_i_5_n_0\
    );
\alu_out_q[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[13]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[15]_i_13_n_0\,
      O => \alu_out_q[13]_i_6_n_0\
    );
\alu_out_q[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \alu_out_q[19]_i_13_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[15]_i_14_n_0\,
      I3 => \alu_out_q[17]_i_9_n_0\,
      I4 => \alu_out_q[13]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[13]_i_7_n_0\
    );
\alu_out_q[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFF53FF53"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => \^pcpi_rs1\(10),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(6),
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[13]_i_8_n_0\
    );
\alu_out_q[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(21),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(29),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(13),
      O => \alu_out_q[13]_i_9_n_0\
    );
\alu_out_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B88888888"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[14]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[14]_i_3_n_0\,
      O => alu_out(14)
    );
\alu_out_q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(6),
      I1 => \^pcpi_rs1\(14),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[14]_i_2_n_0\
    );
\alu_out_q[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF0F0F0F"
    )
        port map (
      I0 => \alu_out_q[14]_i_4_n_0\,
      I1 => \alu_out_q[14]_i_5_n_0\,
      I2 => \alu_out_q[31]_i_3_n_0\,
      I3 => \^pcpi_rs2\(6),
      I4 => \^pcpi_rs1\(14),
      I5 => \alu_out_q[30]_i_7_n_0\,
      O => \alu_out_q[14]_i_3_n_0\
    );
\alu_out_q[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \alu_out_q[15]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[14]_i_6_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[14]_i_4_n_0\
    );
\alu_out_q[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[15]_i_12_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[14]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[14]_i_5_n_0\
    );
\alu_out_q[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \alu_out_q[16]_i_9_n_0\,
      I1 => \alu_out_q[14]_i_8_n_0\,
      I2 => \^mem_la_wdata\(1),
      O => \alu_out_q[14]_i_6_n_0\
    );
\alu_out_q[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \alu_out_q[18]_i_8_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[14]_i_9_n_0\,
      I3 => \alu_out_q[20]_i_9_n_0\,
      I4 => \alu_out_q[16]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[14]_i_7_n_0\
    );
\alu_out_q[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFF53FF53"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^pcpi_rs1\(11),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(7),
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[14]_i_8_n_0\
    );
\alu_out_q[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(22),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(30),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(14),
      O => \alu_out_q[14]_i_9_n_0\
    );
\alu_out_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[15]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[15]_i_4_n_0\,
      O => alu_out(15)
    );
\alu_out_q[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[16]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[15]_i_12_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[15]_i_10_n_0\
    );
\alu_out_q[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \alu_out_q[17]_i_8_n_0\,
      I1 => \alu_out_q[15]_i_13_n_0\,
      I2 => \^mem_la_wdata\(1),
      O => \alu_out_q[15]_i_11_n_0\
    );
\alu_out_q[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \alu_out_q[19]_i_13_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[15]_i_14_n_0\,
      I3 => \alu_out_q[21]_i_8_n_0\,
      I4 => \alu_out_q[17]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[15]_i_12_n_0\
    );
\alu_out_q[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF47FF47"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(12),
      I3 => \^mem_la_wdata\(4),
      I4 => \alu_out_q[15]_i_15_n_0\,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[15]_i_13_n_0\
    );
\alu_out_q[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(23),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(31),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(15),
      O => \alu_out_q[15]_i_14_n_0\
    );
\alu_out_q[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^pcpi_rs1\(8),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(0),
      I3 => \^mem_la_wdata\(4),
      O => \alu_out_q[15]_i_15_n_0\
    );
\alu_out_q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(7),
      I1 => \^pcpi_rs1\(15),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[15]_i_3_n_0\
    );
\alu_out_q[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(15),
      I1 => \^pcpi_rs2\(7),
      I2 => \alu_out_q[15]_i_9_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[15]_i_10_n_0\,
      O => \alu_out_q[15]_i_4_n_0\
    );
\alu_out_q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(7),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(15),
      O => \alu_out_q[15]_i_5_n_0\
    );
\alu_out_q[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(6),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(14),
      O => \alu_out_q[15]_i_6_n_0\
    );
\alu_out_q[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(5),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(13),
      O => \alu_out_q[15]_i_7_n_0\
    );
\alu_out_q[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(4),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(12),
      O => \alu_out_q[15]_i_8_n_0\
    );
\alu_out_q[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A3A300"
    )
        port map (
      I0 => \alu_out_q[15]_i_11_n_0\,
      I1 => \alu_out_q[16]_i_7_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[15]_i_9_n_0\
    );
\alu_out_q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[16]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[16]_i_3_n_0\,
      O => alu_out(16)
    );
\alu_out_q[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(13),
      I3 => \^mem_la_wdata\(4),
      O => \alu_out_q[16]_i_10_n_0\
    );
\alu_out_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(8),
      I1 => \^pcpi_rs1\(16),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[16]_i_2_n_0\
    );
\alu_out_q[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[16]_i_4_n_0\,
      I1 => \alu_out_q[16]_i_5_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(16),
      I5 => \^pcpi_rs2\(8),
      O => \alu_out_q[16]_i_3_n_0\
    );
\alu_out_q[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000053"
    )
        port map (
      I0 => \alu_out_q[17]_i_7_n_0\,
      I1 => \alu_out_q[16]_i_6_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[16]_i_4_n_0\
    );
\alu_out_q[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[17]_i_6_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[16]_i_7_n_0\,
      O => \alu_out_q[16]_i_5_n_0\
    );
\alu_out_q[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \alu_out_q[22]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[18]_i_8_n_0\,
      I3 => \alu_out_q[20]_i_9_n_0\,
      I4 => \alu_out_q[16]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[16]_i_6_n_0\
    );
\alu_out_q[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[16]_i_9_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[18]_i_9_n_0\,
      O => \alu_out_q[16]_i_7_n_0\
    );
\alu_out_q[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4F7"
    )
        port map (
      I0 => \^pcpi_rs1\(24),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(16),
      I4 => \alu_out_q[30]_i_23_n_0\,
      O => \alu_out_q[16]_i_8_n_0\
    );
\alu_out_q[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(9),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[16]_i_10_n_0\,
      O => \alu_out_q[16]_i_9_n_0\
    );
\alu_out_q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[17]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[17]_i_3_n_0\,
      O => alu_out(17)
    );
\alu_out_q[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^pcpi_rs1\(6),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(14),
      I3 => \^mem_la_wdata\(4),
      O => \alu_out_q[17]_i_10_n_0\
    );
\alu_out_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(9),
      I1 => \^pcpi_rs1\(17),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[17]_i_2_n_0\
    );
\alu_out_q[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(17),
      I1 => \^pcpi_rs2\(9),
      I2 => \alu_out_q[17]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[17]_i_5_n_0\,
      O => \alu_out_q[17]_i_3_n_0\
    );
\alu_out_q[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
        port map (
      I0 => \alu_out_q[18]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[17]_i_6_n_0\,
      I3 => instr_slli,
      I4 => instr_sll,
      O => \alu_out_q[17]_i_4_n_0\
    );
\alu_out_q[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4501"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[17]_i_7_n_0\,
      I3 => \alu_out_q[18]_i_6_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[17]_i_5_n_0\
    );
\alu_out_q[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[17]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[19]_i_14_n_0\,
      O => \alu_out_q[17]_i_6_n_0\
    );
\alu_out_q[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAFF0FF000"
    )
        port map (
      I0 => \alu_out_q[19]_i_13_n_0\,
      I1 => \alu_out_q[23]_i_15_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \alu_out_q[21]_i_8_n_0\,
      I4 => \alu_out_q[17]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[17]_i_7_n_0\
    );
\alu_out_q[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(10),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[17]_i_10_n_0\,
      O => \alu_out_q[17]_i_8_n_0\
    );
\alu_out_q[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4F7"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(17),
      I4 => \alu_out_q[30]_i_23_n_0\,
      O => \alu_out_q[17]_i_9_n_0\
    );
\alu_out_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[18]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[18]_i_3_n_0\,
      O => alu_out(18)
    );
\alu_out_q[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(15),
      I3 => \^mem_la_wdata\(4),
      O => \alu_out_q[18]_i_10_n_0\
    );
\alu_out_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(10),
      I1 => \^pcpi_rs1\(18),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[18]_i_2_n_0\
    );
\alu_out_q[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[18]_i_4_n_0\,
      I1 => \alu_out_q[18]_i_5_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(18),
      I5 => \^pcpi_rs2\(10),
      O => \alu_out_q[18]_i_3_n_0\
    );
\alu_out_q[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \alu_out_q[19]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[18]_i_6_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[18]_i_4_n_0\
    );
\alu_out_q[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[19]_i_12_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[18]_i_7_n_0\,
      O => \alu_out_q[18]_i_5_n_0\
    );
\alu_out_q[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1D100CC33FF"
    )
        port map (
      I0 => \alu_out_q[20]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[24]_i_9_n_0\,
      I3 => \alu_out_q[22]_i_9_n_0\,
      I4 => \alu_out_q[18]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[18]_i_6_n_0\
    );
\alu_out_q[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[18]_i_9_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[20]_i_8_n_0\,
      O => \alu_out_q[18]_i_7_n_0\
    );
\alu_out_q[18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4F7"
    )
        port map (
      I0 => \^pcpi_rs1\(26),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(18),
      I4 => \alu_out_q[30]_i_23_n_0\,
      O => \alu_out_q[18]_i_8_n_0\
    );
\alu_out_q[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(11),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[18]_i_10_n_0\,
      O => \alu_out_q[18]_i_9_n_0\
    );
\alu_out_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[19]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[19]_i_4_n_0\,
      O => alu_out(19)
    );
\alu_out_q[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[20]_i_6_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[19]_i_12_n_0\,
      O => \alu_out_q[19]_i_10_n_0\
    );
\alu_out_q[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1D10033CCFF"
    )
        port map (
      I0 => \alu_out_q[21]_i_8_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[25]_i_8_n_0\,
      I3 => \alu_out_q[19]_i_13_n_0\,
      I4 => \alu_out_q[23]_i_15_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[19]_i_11_n_0\
    );
\alu_out_q[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[19]_i_14_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[21]_i_9_n_0\,
      O => \alu_out_q[19]_i_12_n_0\
    );
\alu_out_q[19]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4F7"
    )
        port map (
      I0 => \^pcpi_rs1\(27),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(19),
      I4 => \alu_out_q[30]_i_23_n_0\,
      O => \alu_out_q[19]_i_13_n_0\
    );
\alu_out_q[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(12),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[23]_i_13_n_0\,
      O => \alu_out_q[19]_i_14_n_0\
    );
\alu_out_q[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(11),
      I1 => \^pcpi_rs1\(19),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[19]_i_3_n_0\
    );
\alu_out_q[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[19]_i_9_n_0\,
      I1 => \alu_out_q[19]_i_10_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(19),
      I5 => \^pcpi_rs2\(11),
      O => \alu_out_q[19]_i_4_n_0\
    );
\alu_out_q[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(11),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(19),
      O => \alu_out_q[19]_i_5_n_0\
    );
\alu_out_q[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(10),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(18),
      O => \alu_out_q[19]_i_6_n_0\
    );
\alu_out_q[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(9),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(17),
      O => \alu_out_q[19]_i_7_n_0\
    );
\alu_out_q[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(8),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(16),
      O => \alu_out_q[19]_i_8_n_0\
    );
\alu_out_q[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \alu_out_q[19]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[20]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[19]_i_9_n_0\
    );
\alu_out_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[3]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[1]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[1]_i_3_n_0\,
      O => alu_out(1)
    );
\alu_out_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF100010001FFFF"
    )
        port map (
      I0 => instr_or,
      I1 => instr_ori,
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => \^pcpi_rs1\(1),
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[1]_i_2_n_0\
    );
\alu_out_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA80AA80AA80"
    )
        port map (
      I0 => \alu_out_q[1]_i_4_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \^pcpi_rs1\(1),
      I3 => \alu_out_q[30]_i_7_n_0\,
      I4 => \alu_out_q[30]_i_14_n_0\,
      I5 => \alu_out_q[30]_i_15_n_0\,
      O => \alu_out_q[1]_i_3_n_0\
    );
\alu_out_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00202220"
    )
        port map (
      I0 => \alu_out_q[30]_i_15_n_0\,
      I1 => \alu_out_q[30]_i_14_n_0\,
      I2 => \alu_out_q[1]_i_5_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[2]_i_7_n_0\,
      I5 => \alu_out_q[1]_i_6_n_0\,
      O => \alu_out_q[1]_i_4_n_0\
    );
\alu_out_q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474733FF00CC"
    )
        port map (
      I0 => \alu_out_q[7]_i_14_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[3]_i_13_n_0\,
      I3 => \alu_out_q[5]_i_8_n_0\,
      I4 => \alu_out_q[1]_i_7_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[1]_i_5_n_0\
    );
\alu_out_q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000FFFFFFFF"
    )
        port map (
      I0 => instr_sll,
      I1 => instr_slli,
      I2 => \alu_out_q[0]_i_24_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[2]_i_6_n_0\,
      I5 => \alu_out_q[30]_i_7_n_0\,
      O => \alu_out_q[1]_i_6_n_0\
    );
\alu_out_q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => \^pcpi_rs1\(9),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(17),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(1),
      O => \alu_out_q[1]_i_7_n_0\
    );
\alu_out_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B88888888"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[20]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[20]_i_3_n_0\,
      O => alu_out(20)
    );
\alu_out_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(12),
      I1 => \^pcpi_rs1\(20),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[20]_i_2_n_0\
    );
\alu_out_q[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF0F0F0F"
    )
        port map (
      I0 => \alu_out_q[20]_i_4_n_0\,
      I1 => \alu_out_q[20]_i_5_n_0\,
      I2 => \alu_out_q[31]_i_3_n_0\,
      I3 => \^pcpi_rs2\(12),
      I4 => \^pcpi_rs1\(20),
      I5 => \alu_out_q[30]_i_7_n_0\,
      O => \alu_out_q[20]_i_3_n_0\
    );
\alu_out_q[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
        port map (
      I0 => \alu_out_q[21]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[20]_i_6_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[20]_i_4_n_0\
    );
\alu_out_q[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4540"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[21]_i_6_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[20]_i_7_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[20]_i_5_n_0\
    );
\alu_out_q[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[20]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[22]_i_8_n_0\,
      O => \alu_out_q[20]_i_6_n_0\
    );
\alu_out_q[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1D1CCFF0033"
    )
        port map (
      I0 => \alu_out_q[22]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[26]_i_8_n_0\,
      I3 => \alu_out_q[20]_i_9_n_0\,
      I4 => \alu_out_q[24]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[20]_i_7_n_0\
    );
\alu_out_q[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(13),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[24]_i_8_n_0\,
      O => \alu_out_q[20]_i_8_n_0\
    );
\alu_out_q[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CF00DD"
    )
        port map (
      I0 => \^pcpi_rs1\(20),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(28),
      I3 => \alu_out_q[30]_i_23_n_0\,
      I4 => \^mem_la_wdata\(3),
      O => \alu_out_q[20]_i_9_n_0\
    );
\alu_out_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[21]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[21]_i_3_n_0\,
      O => alu_out(21)
    );
\alu_out_q[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(13),
      I1 => \^pcpi_rs1\(21),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[21]_i_2_n_0\
    );
\alu_out_q[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[21]_i_4_n_0\,
      I1 => \alu_out_q[21]_i_5_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(21),
      I5 => \^pcpi_rs2\(13),
      O => \alu_out_q[21]_i_3_n_0\
    );
\alu_out_q[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000003A"
    )
        port map (
      I0 => \alu_out_q[21]_i_6_n_0\,
      I1 => \alu_out_q[22]_i_7_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[21]_i_4_n_0\
    );
\alu_out_q[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[22]_i_6_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[21]_i_7_n_0\,
      O => \alu_out_q[21]_i_5_n_0\
    );
\alu_out_q[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8BCCFF0033"
    )
        port map (
      I0 => \alu_out_q[23]_i_14_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[23]_i_15_n_0\,
      I3 => \alu_out_q[21]_i_8_n_0\,
      I4 => \alu_out_q[25]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[21]_i_6_n_0\
    );
\alu_out_q[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \alu_out_q[23]_i_13_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[27]_i_14_n_0\,
      I3 => \alu_out_q[21]_i_9_n_0\,
      I4 => \^mem_la_wdata\(1),
      O => \alu_out_q[21]_i_7_n_0\
    );
\alu_out_q[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CF00DD"
    )
        port map (
      I0 => \^pcpi_rs1\(21),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(29),
      I3 => \alu_out_q[30]_i_23_n_0\,
      I4 => \^mem_la_wdata\(3),
      O => \alu_out_q[21]_i_8_n_0\
    );
\alu_out_q[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(6),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(14),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[25]_i_10_n_0\,
      O => \alu_out_q[21]_i_9_n_0\
    );
\alu_out_q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[22]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[22]_i_3_n_0\,
      O => alu_out(22)
    );
\alu_out_q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(14),
      I1 => \^pcpi_rs1\(22),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[22]_i_2_n_0\
    );
\alu_out_q[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(22),
      I1 => \^pcpi_rs2\(14),
      I2 => \alu_out_q[22]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[22]_i_5_n_0\,
      O => \alu_out_q[22]_i_3_n_0\
    );
\alu_out_q[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
        port map (
      I0 => \alu_out_q[23]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[22]_i_6_n_0\,
      I3 => instr_slli,
      I4 => instr_sll,
      O => \alu_out_q[22]_i_4_n_0\
    );
\alu_out_q[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[23]_i_12_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[22]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[22]_i_5_n_0\
    );
\alu_out_q[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \alu_out_q[24]_i_8_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[28]_i_9_n_0\,
      I3 => \alu_out_q[22]_i_8_n_0\,
      I4 => \^mem_la_wdata\(1),
      O => \alu_out_q[22]_i_6_n_0\
    );
\alu_out_q[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C5C5C50F00FFF0"
    )
        port map (
      I0 => \alu_out_q[24]_i_9_n_0\,
      I1 => \alu_out_q[28]_i_8_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \alu_out_q[22]_i_9_n_0\,
      I4 => \alu_out_q[26]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[22]_i_7_n_0\
    );
\alu_out_q[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(15),
      I3 => \^mem_la_wdata\(4),
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[26]_i_10_n_0\,
      O => \alu_out_q[22]_i_8_n_0\
    );
\alu_out_q[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CF00DD"
    )
        port map (
      I0 => \^pcpi_rs1\(22),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(30),
      I3 => \alu_out_q[30]_i_23_n_0\,
      I4 => \^mem_la_wdata\(3),
      O => \alu_out_q[22]_i_9_n_0\
    );
\alu_out_q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B88888888"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[23]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[23]_i_4_n_0\,
      O => alu_out(23)
    );
\alu_out_q[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[24]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[23]_i_12_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[23]_i_10_n_0\
    );
\alu_out_q[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \alu_out_q[23]_i_13_n_0\,
      I1 => \alu_out_q[27]_i_14_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[25]_i_10_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[29]_i_9_n_0\,
      O => \alu_out_q[23]_i_11_n_0\
    );
\alu_out_q[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000F0F5555CCCC"
    )
        port map (
      I0 => \alu_out_q[23]_i_14_n_0\,
      I1 => \alu_out_q[23]_i_15_n_0\,
      I2 => \alu_out_q[25]_i_8_n_0\,
      I3 => \alu_out_q[25]_i_9_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[23]_i_12_n_0\
    );
\alu_out_q[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(8),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(0),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(16),
      O => \alu_out_q[23]_i_13_n_0\
    );
\alu_out_q[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000EEE44444"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(27),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[23]_i_14_n_0\
    );
\alu_out_q[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFF1111BBBB"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(23),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[23]_i_15_n_0\
    );
\alu_out_q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(15),
      I1 => \^pcpi_rs1\(23),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[23]_i_3_n_0\
    );
\alu_out_q[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF0F0F0F"
    )
        port map (
      I0 => \alu_out_q[23]_i_9_n_0\,
      I1 => \alu_out_q[23]_i_10_n_0\,
      I2 => \alu_out_q[31]_i_3_n_0\,
      I3 => \^pcpi_rs2\(15),
      I4 => \^pcpi_rs1\(23),
      I5 => \alu_out_q[30]_i_7_n_0\,
      O => \alu_out_q[23]_i_4_n_0\
    );
\alu_out_q[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(15),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(23),
      O => \alu_out_q[23]_i_5_n_0\
    );
\alu_out_q[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(14),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(22),
      O => \alu_out_q[23]_i_6_n_0\
    );
\alu_out_q[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(13),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(21),
      O => \alu_out_q[23]_i_7_n_0\
    );
\alu_out_q[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(12),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(20),
      O => \alu_out_q[23]_i_8_n_0\
    );
\alu_out_q[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53535300"
    )
        port map (
      I0 => \alu_out_q[23]_i_11_n_0\,
      I1 => \alu_out_q[24]_i_6_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[23]_i_9_n_0\
    );
\alu_out_q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[24]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[24]_i_3_n_0\,
      O => alu_out(24)
    );
\alu_out_q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(16),
      I1 => \^pcpi_rs1\(24),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[24]_i_2_n_0\
    );
\alu_out_q[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(24),
      I1 => \^pcpi_rs2\(16),
      I2 => \alu_out_q[24]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[24]_i_5_n_0\,
      O => \alu_out_q[24]_i_3_n_0\
    );
\alu_out_q[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
        port map (
      I0 => \alu_out_q[25]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[24]_i_6_n_0\,
      I3 => instr_slli,
      I4 => instr_sll,
      O => \alu_out_q[24]_i_4_n_0\
    );
\alu_out_q[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4405"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[25]_i_6_n_0\,
      I2 => \alu_out_q[24]_i_7_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[24]_i_5_n_0\
    );
\alu_out_q[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \alu_out_q[24]_i_8_n_0\,
      I1 => \alu_out_q[28]_i_9_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[26]_i_10_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[30]_i_16_n_0\,
      O => \alu_out_q[24]_i_6_n_0\
    );
\alu_out_q[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0505F505F"
    )
        port map (
      I0 => \alu_out_q[26]_i_8_n_0\,
      I1 => \alu_out_q[29]_i_10_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[24]_i_9_n_0\,
      I4 => \alu_out_q[28]_i_8_n_0\,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[24]_i_7_n_0\
    );
\alu_out_q[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(9),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(1),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(17),
      O => \alu_out_q[24]_i_8_n_0\
    );
\alu_out_q[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000EEE44444"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(24),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[24]_i_9_n_0\
    );
\alu_out_q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[25]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[25]_i_3_n_0\,
      O => alu_out(25)
    );
\alu_out_q[25]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(10),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(2),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(18),
      O => \alu_out_q[25]_i_10_n_0\
    );
\alu_out_q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(17),
      I1 => \^pcpi_rs1\(25),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[25]_i_2_n_0\
    );
\alu_out_q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[25]_i_4_n_0\,
      I1 => \alu_out_q[25]_i_5_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(25),
      I5 => \^pcpi_rs2\(17),
      O => \alu_out_q[25]_i_3_n_0\
    );
\alu_out_q[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \alu_out_q[26]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[25]_i_6_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[25]_i_4_n_0\
    );
\alu_out_q[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[26]_i_7_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[25]_i_7_n_0\,
      O => \alu_out_q[25]_i_5_n_0\
    );
\alu_out_q[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A003A"
    )
        port map (
      I0 => \alu_out_q[25]_i_8_n_0\,
      I1 => \alu_out_q[25]_i_9_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[27]_i_13_n_0\,
      O => \alu_out_q[25]_i_6_n_0\
    );
\alu_out_q[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \alu_out_q[25]_i_10_n_0\,
      I1 => \alu_out_q[29]_i_9_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[27]_i_14_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[30]_i_19_n_0\,
      O => \alu_out_q[25]_i_7_n_0\
    );
\alu_out_q[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000EEE44444"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(25),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[25]_i_8_n_0\
    );
\alu_out_q[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFF111BBBBB"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(29),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[25]_i_9_n_0\
    );
\alu_out_q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[26]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[26]_i_3_n_0\,
      O => alu_out(26)
    );
\alu_out_q[26]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(11),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(19),
      O => \alu_out_q[26]_i_10_n_0\
    );
\alu_out_q[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(18),
      I1 => \^pcpi_rs1\(26),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[26]_i_2_n_0\
    );
\alu_out_q[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[26]_i_4_n_0\,
      I1 => \alu_out_q[26]_i_5_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(26),
      I5 => \^pcpi_rs2\(18),
      O => \alu_out_q[26]_i_3_n_0\
    );
\alu_out_q[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \alu_out_q[27]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[26]_i_6_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[26]_i_4_n_0\
    );
\alu_out_q[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[27]_i_12_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[26]_i_7_n_0\,
      O => \alu_out_q[26]_i_5_n_0\
    );
\alu_out_q[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A003A"
    )
        port map (
      I0 => \alu_out_q[26]_i_8_n_0\,
      I1 => \alu_out_q[29]_i_10_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[26]_i_9_n_0\,
      O => \alu_out_q[26]_i_6_n_0\
    );
\alu_out_q[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \alu_out_q[26]_i_10_n_0\,
      I1 => \alu_out_q[30]_i_16_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[28]_i_9_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[30]_i_24_n_0\,
      O => \alu_out_q[26]_i_7_n_0\
    );
\alu_out_q[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000EEE44444"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(26),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[26]_i_8_n_0\
    );
\alu_out_q[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBA5510"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(28),
      I3 => \alu_out_q[30]_i_23_n_0\,
      I4 => \alu_out_q[30]_i_12_n_0\,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[26]_i_9_n_0\
    );
\alu_out_q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[27]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[27]_i_4_n_0\,
      O => alu_out(27)
    );
\alu_out_q[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[28]_i_7_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[27]_i_12_n_0\,
      O => \alu_out_q[27]_i_10_n_0\
    );
\alu_out_q[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[29]_i_11_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[27]_i_13_n_0\,
      O => \alu_out_q[27]_i_11_n_0\
    );
\alu_out_q[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \alu_out_q[27]_i_14_n_0\,
      I1 => \alu_out_q[30]_i_19_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[29]_i_9_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[30]_i_21_n_0\,
      O => \alu_out_q[27]_i_12_n_0\
    );
\alu_out_q[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000032FE1010"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(27),
      I3 => \alu_out_q[27]_i_15_n_0\,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[27]_i_13_n_0\
    );
\alu_out_q[27]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(12),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(4),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(20),
      O => \alu_out_q[27]_i_14_n_0\
    );
\alu_out_q[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_srai,
      I1 => instr_sra,
      O => \alu_out_q[27]_i_15_n_0\
    );
\alu_out_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(19),
      I1 => \^pcpi_rs1\(27),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[27]_i_3_n_0\
    );
\alu_out_q[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[27]_i_9_n_0\,
      I1 => \alu_out_q[27]_i_10_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(27),
      I5 => \^pcpi_rs2\(19),
      O => \alu_out_q[27]_i_4_n_0\
    );
\alu_out_q[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(19),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(27),
      O => \alu_out_q[27]_i_5_n_0\
    );
\alu_out_q[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(18),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(26),
      O => \alu_out_q[27]_i_6_n_0\
    );
\alu_out_q[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(17),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(25),
      O => \alu_out_q[27]_i_7_n_0\
    );
\alu_out_q[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(16),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(24),
      O => \alu_out_q[27]_i_8_n_0\
    );
\alu_out_q[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \alu_out_q[27]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[28]_i_6_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[27]_i_9_n_0\
    );
\alu_out_q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[31]_i_5_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[28]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[28]_i_3_n_0\,
      O => alu_out(28)
    );
\alu_out_q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(20),
      I1 => \^pcpi_rs1\(28),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[28]_i_2_n_0\
    );
\alu_out_q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000B000B000B"
    )
        port map (
      I0 => \alu_out_q[28]_i_4_n_0\,
      I1 => \alu_out_q[28]_i_5_n_0\,
      I2 => instr_andi,
      I3 => instr_and,
      I4 => \^pcpi_rs1\(28),
      I5 => \^pcpi_rs2\(20),
      O => \alu_out_q[28]_i_3_n_0\
    );
\alu_out_q[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \alu_out_q[28]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[29]_i_8_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[28]_i_4_n_0\
    );
\alu_out_q[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \alu_out_q[29]_i_6_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => \alu_out_q[28]_i_7_n_0\,
      O => \alu_out_q[28]_i_5_n_0\
    );
\alu_out_q[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \alu_out_q[29]_i_10_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[28]_i_8_n_0\,
      I3 => \alu_out_q[30]_i_12_n_0\,
      I4 => \^mem_la_wdata\(2),
      O => \alu_out_q[28]_i_6_n_0\
    );
\alu_out_q[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \alu_out_q[28]_i_9_n_0\,
      I1 => \alu_out_q[30]_i_24_n_0\,
      I2 => \^mem_la_wdata\(1),
      I3 => \alu_out_q[30]_i_16_n_0\,
      I4 => \^mem_la_wdata\(2),
      I5 => \alu_out_q[30]_i_17_n_0\,
      O => \alu_out_q[28]_i_7_n_0\
    );
\alu_out_q[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFF111BBBBB"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(28),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[28]_i_8_n_0\
    );
\alu_out_q[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(5),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(21),
      O => \alu_out_q[28]_i_9_n_0\
    );
\alu_out_q[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[31]_i_5_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[29]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[29]_i_3_n_0\,
      O => alu_out(29)
    );
\alu_out_q[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFF111BBBBB"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(30),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \^mem_la_wdata\(4),
      O => \alu_out_q[29]_i_10_n_0\
    );
\alu_out_q[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBA5510"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(29),
      I3 => \alu_out_q[30]_i_23_n_0\,
      I4 => \alu_out_q[30]_i_12_n_0\,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[29]_i_11_n_0\
    );
\alu_out_q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(21),
      I1 => \^pcpi_rs1\(29),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[29]_i_2_n_0\
    );
\alu_out_q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(29),
      I1 => \^pcpi_rs2\(21),
      I2 => \alu_out_q[29]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[29]_i_5_n_0\,
      O => \alu_out_q[29]_i_3_n_0\
    );
\alu_out_q[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53535300"
    )
        port map (
      I0 => \alu_out_q[29]_i_6_n_0\,
      I1 => \alu_out_q[30]_i_8_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[29]_i_4_n_0\
    );
\alu_out_q[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4540"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[29]_i_7_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[29]_i_8_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[29]_i_5_n_0\
    );
\alu_out_q[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \alu_out_q[29]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[30]_i_21_n_0\,
      I3 => \alu_out_q[30]_i_19_n_0\,
      I4 => \alu_out_q[30]_i_20_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[29]_i_6_n_0\
    );
\alu_out_q[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F000B1B1B111"
    )
        port map (
      I0 => \^mem_la_wdata\(1),
      I1 => \alu_out_q[29]_i_10_n_0\,
      I2 => \^pcpi_rs1\(31),
      I3 => instr_sra,
      I4 => instr_srai,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[29]_i_7_n_0\
    );
\alu_out_q[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[30]_i_13_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[29]_i_11_n_0\,
      O => \alu_out_q[29]_i_8_n_0\
    );
\alu_out_q[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(14),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(6),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(22),
      O => \alu_out_q[29]_i_9_n_0\
    );
\alu_out_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[3]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[2]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[2]_i_3_n_0\,
      O => alu_out(2)
    );
\alu_out_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^pcpi_rs1\(2),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[2]_i_2_n_0\
    );
\alu_out_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[2]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[2]_i_5_n_0\,
      O => \alu_out_q[2]_i_3_n_0\
    );
\alu_out_q[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A3A3A00"
    )
        port map (
      I0 => \alu_out_q[3]_i_11_n_0\,
      I1 => \alu_out_q[2]_i_6_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[2]_i_4_n_0\
    );
\alu_out_q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[3]_i_12_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[2]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[2]_i_5_n_0\
    );
\alu_out_q[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^mem_la_wdata\(1),
      I1 => \^mem_la_wdata\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^pcpi_rs1\(1),
      I4 => \^mem_la_wdata\(2),
      O => \alu_out_q[2]_i_6_n_0\
    );
\alu_out_q[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => \alu_out_q[4]_i_8_n_0\,
      I1 => \alu_out_q[8]_i_9_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[2]_i_8_n_0\,
      O => \alu_out_q[2]_i_7_n_0\
    );
\alu_out_q[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[6]_i_8_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[2]_i_9_n_0\,
      O => \alu_out_q[2]_i_8_n_0\
    );
\alu_out_q[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^pcpi_rs1\(26),
      I1 => \^pcpi_rs1\(10),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(18),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(2),
      O => \alu_out_q[2]_i_9_n_0\
    );
\alu_out_q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AABFAABF"
    )
        port map (
      I0 => \alu_out_q[30]_i_2_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \alu_out_q[30]_i_4_n_0\,
      I3 => \alu_out_q[30]_i_5_n_0\,
      I4 => \alu_out_q_reg[31]_i_5_n_5\,
      I5 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => alu_out(30)
    );
\alu_out_q[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBA5510"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(30),
      I3 => \alu_out_q[30]_i_23_n_0\,
      I4 => \alu_out_q[30]_i_12_n_0\,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[30]_i_10_n_0\
    );
\alu_out_q[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
        port map (
      I0 => instr_srai,
      I1 => instr_srli,
      I2 => instr_sra,
      I3 => instr_srl,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[30]_i_11_n_0\
    );
\alu_out_q[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^pcpi_rs1\(31),
      I1 => instr_sra,
      I2 => instr_srai,
      O => \alu_out_q[30]_i_12_n_0\
    );
\alu_out_q[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F000F0F0F010"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(31),
      I3 => instr_sra,
      I4 => instr_srai,
      I5 => \^mem_la_wdata\(2),
      O => \alu_out_q[30]_i_13_n_0\
    );
\alu_out_q[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_srl,
      I1 => instr_sra,
      I2 => instr_srli,
      I3 => instr_srai,
      O => \alu_out_q[30]_i_14_n_0\
    );
\alu_out_q[30]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_sll,
      I1 => instr_slli,
      O => \alu_out_q[30]_i_15_n_0\
    );
\alu_out_q[30]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pcpi_rs1\(15),
      I1 => \^mem_la_wdata\(3),
      I2 => \^pcpi_rs1\(7),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(23),
      O => \alu_out_q[30]_i_16_n_0\
    );
\alu_out_q[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^pcpi_rs1\(19),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(11),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(27),
      O => \alu_out_q[30]_i_17_n_0\
    );
\alu_out_q[30]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[30]_i_24_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[30]_i_25_n_0\,
      O => \alu_out_q[30]_i_18_n_0\
    );
\alu_out_q[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \^pcpi_rs1\(16),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(8),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(24),
      O => \alu_out_q[30]_i_19_n_0\
    );
\alu_out_q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6E6E606"
    )
        port map (
      I0 => \^pcpi_rs1\(30),
      I1 => \^pcpi_rs2\(22),
      I2 => \alu_out_q[30]_i_6_n_0\,
      I3 => instr_ori,
      I4 => instr_or,
      I5 => is_compare,
      O => \alu_out_q[30]_i_2_n_0\
    );
\alu_out_q[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \^pcpi_rs1\(20),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(12),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(28),
      O => \alu_out_q[30]_i_20_n_0\
    );
\alu_out_q[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => \^pcpi_rs1\(18),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(10),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(26),
      O => \alu_out_q[30]_i_21_n_0\
    );
\alu_out_q[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(6),
      I1 => \^pcpi_rs1\(22),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(14),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(30),
      O => \alu_out_q[30]_i_22_n_0\
    );
\alu_out_q[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^mem_la_wdata\(4),
      I1 => \^pcpi_rs1\(31),
      I2 => instr_sra,
      I3 => instr_srai,
      O => \alu_out_q[30]_i_23_n_0\
    );
\alu_out_q[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^pcpi_rs1\(17),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(9),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(25),
      O => \alu_out_q[30]_i_24_n_0\
    );
\alu_out_q[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \^pcpi_rs1\(21),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(13),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(29),
      O => \alu_out_q[30]_i_25_n_0\
    );
\alu_out_q[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA020202AAAAAA"
    )
        port map (
      I0 => \alu_out_q[30]_i_7_n_0\,
      I1 => instr_sll,
      I2 => instr_slli,
      I3 => \alu_out_q[30]_i_8_n_0\,
      I4 => \^mem_la_wdata\(0),
      I5 => \alu_out_q[30]_i_9_n_0\,
      O => \alu_out_q[30]_i_3_n_0\
    );
\alu_out_q[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDFFCDFCFDFFFD"
    )
        port map (
      I0 => \alu_out_q[30]_i_10_n_0\,
      I1 => \alu_out_q[30]_i_11_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[30]_i_12_n_0\,
      I5 => \alu_out_q[30]_i_13_n_0\,
      O => \alu_out_q[30]_i_4_n_0\
    );
\alu_out_q[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7070707FFFFFFFF"
    )
        port map (
      I0 => \^pcpi_rs2\(22),
      I1 => \^pcpi_rs1\(30),
      I2 => \alu_out_q[30]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => \alu_out_q[30]_i_15_n_0\,
      I5 => \alu_out_q[31]_i_3_n_0\,
      O => \alu_out_q[30]_i_5_n_0\
    );
\alu_out_q[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_xori,
      I1 => instr_xor,
      O => \alu_out_q[30]_i_6_n_0\
    );
\alu_out_q[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_andi,
      I1 => instr_and,
      O => \alu_out_q[30]_i_7_n_0\
    );
\alu_out_q[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \alu_out_q[30]_i_16_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[30]_i_17_n_0\,
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[30]_i_18_n_0\,
      O => \alu_out_q[30]_i_8_n_0\
    );
\alu_out_q[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \alu_out_q[30]_i_19_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[30]_i_20_n_0\,
      I3 => \^mem_la_wdata\(1),
      I4 => \alu_out_q[30]_i_21_n_0\,
      I5 => \alu_out_q[30]_i_22_n_0\,
      O => \alu_out_q[30]_i_9_n_0\
    );
\alu_out_q[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F100F100"
    )
        port map (
      I0 => is_compare,
      I1 => \alu_out_q[31]_i_2_n_0\,
      I2 => \alu_out_q[31]_i_3_n_0\,
      I3 => \alu_out_q[31]_i_4_n_0\,
      I4 => \alu_out_q_reg[31]_i_5_n_4\,
      I5 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => alu_out(31)
    );
\alu_out_q[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(20),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(28),
      O => \alu_out_q[31]_i_10_n_0\
    );
\alu_out_q[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => \^mem_la_wdata\(0),
      I1 => \alu_out_q[31]_i_13_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \alu_out_q[30]_i_17_n_0\,
      I4 => \^mem_la_wdata\(1),
      I5 => \alu_out_q[30]_i_18_n_0\,
      O => \alu_out_q[31]_i_11_n_0\
    );
\alu_out_q[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA22222"
    )
        port map (
      I0 => \alu_out_q[31]_i_14_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => instr_srai,
      I3 => instr_sra,
      I4 => \^pcpi_rs1\(31),
      I5 => \alu_out_q[30]_i_14_n_0\,
      O => \alu_out_q[31]_i_12_n_0\
    );
\alu_out_q[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^pcpi_rs1\(23),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(15),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(31),
      O => \alu_out_q[31]_i_13_n_0\
    );
\alu_out_q[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0010"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(31),
      I3 => \^mem_la_wdata\(3),
      I4 => \alu_out_q[30]_i_12_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[31]_i_14_n_0\
    );
\alu_out_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(23),
      I1 => \^pcpi_rs1\(31),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[31]_i_2_n_0\
    );
\alu_out_q[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_xori,
      I2 => instr_ori,
      I3 => instr_or,
      I4 => is_compare,
      O => \alu_out_q[31]_i_3_n_0\
    );
\alu_out_q[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBBBFBBBBBBB"
    )
        port map (
      I0 => \alu_out_q[31]_i_6_n_0\,
      I1 => \alu_out_q[31]_i_3_n_0\,
      I2 => \^pcpi_rs2\(23),
      I3 => \^pcpi_rs1\(31),
      I4 => instr_and,
      I5 => instr_andi,
      O => \alu_out_q[31]_i_4_n_0\
    );
\alu_out_q[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D5000000D500"
    )
        port map (
      I0 => \alu_out_q[31]_i_11_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[30]_i_9_n_0\,
      I3 => \alu_out_q[30]_i_7_n_0\,
      I4 => \alu_out_q[30]_i_15_n_0\,
      I5 => \alu_out_q[31]_i_12_n_0\,
      O => \alu_out_q[31]_i_6_n_0\
    );
\alu_out_q[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => instr_sub,
      I1 => \^pcpi_rs2\(23),
      I2 => \^pcpi_rs1\(31),
      O => \alu_out_q[31]_i_7_n_0\
    );
\alu_out_q[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(22),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(30),
      O => \alu_out_q[31]_i_8_n_0\
    );
\alu_out_q[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pcpi_rs2\(21),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(29),
      O => \alu_out_q[31]_i_9_n_0\
    );
\alu_out_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[3]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[3]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[3]_i_4_n_0\,
      O => alu_out(3)
    );
\alu_out_q[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[4]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[3]_i_12_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[3]_i_10_n_0\
    );
\alu_out_q[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \^mem_la_wdata\(1),
      I2 => \^mem_la_wdata\(2),
      I3 => \^pcpi_rs1\(2),
      I4 => \^mem_la_wdata\(4),
      I5 => \^mem_la_wdata\(3),
      O => \alu_out_q[3]_i_11_n_0\
    );
\alu_out_q[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \alu_out_q[7]_i_14_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[3]_i_13_n_0\,
      I3 => \alu_out_q[9]_i_9_n_0\,
      I4 => \alu_out_q[5]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[3]_i_12_n_0\
    );
\alu_out_q[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^pcpi_rs1\(27),
      I1 => \^pcpi_rs1\(11),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(19),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(3),
      O => \alu_out_q[3]_i_13_n_0\
    );
\alu_out_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \^pcpi_rs1\(3),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[3]_i_3_n_0\
    );
\alu_out_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \^mem_la_wdata\(3),
      I2 => \alu_out_q[3]_i_9_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[3]_i_10_n_0\,
      O => \alu_out_q[3]_i_4_n_0\
    );
\alu_out_q[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(3),
      O => \alu_out_q[3]_i_5_n_0\
    );
\alu_out_q[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(2),
      O => \alu_out_q[3]_i_6_n_0\
    );
\alu_out_q[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(1),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(1),
      O => \alu_out_q[3]_i_7_n_0\
    );
\alu_out_q[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_la_wdata\(0),
      O => \alu_out_q[3]_i_8_n_0\
    );
\alu_out_q[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00E00"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[4]_i_6_n_0\,
      I4 => \alu_out_q[3]_i_11_n_0\,
      O => \alu_out_q[3]_i_9_n_0\
    );
\alu_out_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888B8B"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[4]_i_2_n_0\,
      I3 => \alu_out_q[4]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      O => alu_out(4)
    );
\alu_out_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAEBEBEBEB"
    )
        port map (
      I0 => is_compare,
      I1 => \^mem_la_wdata\(4),
      I2 => \^pcpi_rs1\(4),
      I3 => instr_ori,
      I4 => instr_or,
      I5 => \alu_out_q[30]_i_6_n_0\,
      O => \alu_out_q[4]_i_2_n_0\
    );
\alu_out_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \^mem_la_wdata\(4),
      I2 => \alu_out_q[4]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[4]_i_5_n_0\,
      O => \alu_out_q[4]_i_3_n_0\
    );
\alu_out_q[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \alu_out_q[5]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[4]_i_6_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[4]_i_4_n_0\
    );
\alu_out_q[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[5]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[4]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[4]_i_5_n_0\
    );
\alu_out_q[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^mem_la_wdata\(1),
      I2 => \^mem_la_wdata\(2),
      I3 => \^pcpi_rs1\(3),
      I4 => \^mem_la_wdata\(4),
      I5 => \^mem_la_wdata\(3),
      O => \alu_out_q[4]_i_6_n_0\
    );
\alu_out_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8CCFF0033"
    )
        port map (
      I0 => \alu_out_q[10]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[6]_i_8_n_0\,
      I3 => \alu_out_q[4]_i_8_n_0\,
      I4 => \alu_out_q[8]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[4]_i_7_n_0\
    );
\alu_out_q[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^pcpi_rs1\(20),
      I1 => \^pcpi_rs1\(4),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(28),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(12),
      O => \alu_out_q[4]_i_8_n_0\
    );
\alu_out_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[5]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[5]_i_3_n_0\,
      O => alu_out(5)
    );
\alu_out_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^mem_la_wdata\(5),
      I1 => \^pcpi_rs1\(5),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[5]_i_2_n_0\
    );
\alu_out_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \^mem_la_wdata\(5),
      I2 => \alu_out_q[5]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[5]_i_5_n_0\,
      O => \alu_out_q[5]_i_3_n_0\
    );
\alu_out_q[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B800"
    )
        port map (
      I0 => \alu_out_q[5]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[6]_i_6_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[5]_i_4_n_0\
    );
\alu_out_q[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[6]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[5]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[5]_i_5_n_0\
    );
\alu_out_q[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^pcpi_rs1\(2),
      I2 => \^mem_la_wdata\(4),
      I3 => \^mem_la_wdata\(3),
      I4 => \^mem_la_wdata\(1),
      I5 => \alu_out_q[7]_i_13_n_0\,
      O => \alu_out_q[5]_i_6_n_0\
    );
\alu_out_q[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \alu_out_q[11]_i_14_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[7]_i_14_n_0\,
      I3 => \alu_out_q[9]_i_9_n_0\,
      I4 => \alu_out_q[5]_i_8_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[5]_i_7_n_0\
    );
\alu_out_q[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
        port map (
      I0 => \^pcpi_rs1\(29),
      I1 => \^pcpi_rs1\(13),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(5),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(21),
      O => \alu_out_q[5]_i_8_n_0\
    );
\alu_out_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[6]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[6]_i_3_n_0\,
      O => alu_out(6)
    );
\alu_out_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^mem_la_wdata\(6),
      I1 => \^pcpi_rs1\(6),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[6]_i_2_n_0\
    );
\alu_out_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(6),
      I1 => \^mem_la_wdata\(6),
      I2 => \alu_out_q[6]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[6]_i_5_n_0\,
      O => \alu_out_q[6]_i_3_n_0\
    );
\alu_out_q[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B800"
    )
        port map (
      I0 => \alu_out_q[6]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[7]_i_11_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[6]_i_4_n_0\
    );
\alu_out_q[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[7]_i_12_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[6]_i_7_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[6]_i_5_n_0\
    );
\alu_out_q[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \^pcpi_rs1\(3),
      I2 => \^mem_la_wdata\(4),
      I3 => \^mem_la_wdata\(3),
      I4 => \^mem_la_wdata\(1),
      I5 => \alu_out_q[8]_i_8_n_0\,
      O => \alu_out_q[6]_i_6_n_0\
    );
\alu_out_q[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \alu_out_q[10]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[6]_i_8_n_0\,
      I3 => \alu_out_q[12]_i_9_n_0\,
      I4 => \alu_out_q[8]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[6]_i_7_n_0\
    );
\alu_out_q[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
        port map (
      I0 => \^pcpi_rs1\(30),
      I1 => \^pcpi_rs1\(14),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(6),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(22),
      O => \alu_out_q[6]_i_8_n_0\
    );
\alu_out_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[7]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[7]_i_4_n_0\,
      O => alu_out(7)
    );
\alu_out_q[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0047"
    )
        port map (
      I0 => \alu_out_q[8]_i_7_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[7]_i_12_n_0\,
      I3 => \alu_out_q[30]_i_14_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[7]_i_10_n_0\
    );
\alu_out_q[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[7]_i_13_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[9]_i_8_n_0\,
      O => \alu_out_q[7]_i_11_n_0\
    );
\alu_out_q[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \alu_out_q[11]_i_14_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[7]_i_14_n_0\,
      I3 => \alu_out_q[13]_i_9_n_0\,
      I4 => \alu_out_q[9]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[7]_i_12_n_0\
    );
\alu_out_q[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \^mem_la_wdata\(2),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(4),
      O => \alu_out_q[7]_i_13_n_0\
    );
\alu_out_q[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
        port map (
      I0 => \^pcpi_rs1\(31),
      I1 => \^pcpi_rs1\(15),
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(7),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(23),
      O => \alu_out_q[7]_i_14_n_0\
    );
\alu_out_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^mem_la_wdata\(7),
      I1 => \^pcpi_rs1\(7),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[7]_i_3_n_0\
    );
\alu_out_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \^mem_la_wdata\(7),
      I2 => \alu_out_q[7]_i_9_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[7]_i_10_n_0\,
      O => \alu_out_q[7]_i_4_n_0\
    );
\alu_out_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(7),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(7),
      O => \alu_out_q[7]_i_5_n_0\
    );
\alu_out_q[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(6),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(6),
      O => \alu_out_q[7]_i_6_n_0\
    );
\alu_out_q[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(5),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(5),
      O => \alu_out_q[7]_i_7_n_0\
    );
\alu_out_q[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^mem_la_wdata\(4),
      I1 => instr_sub,
      I2 => \^pcpi_rs1\(4),
      O => \alu_out_q[7]_i_8_n_0\
    );
\alu_out_q[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00E00"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[8]_i_6_n_0\,
      I4 => \alu_out_q[7]_i_11_n_0\,
      O => \alu_out_q[7]_i_9_n_0\
    );
\alu_out_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[8]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[8]_i_3_n_0\,
      O => alu_out(8)
    );
\alu_out_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(0),
      I1 => \^pcpi_rs1\(8),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[8]_i_2_n_0\
    );
\alu_out_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(8),
      I1 => \^pcpi_rs2\(0),
      I2 => \alu_out_q[8]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[8]_i_5_n_0\,
      O => \alu_out_q[8]_i_3_n_0\
    );
\alu_out_q[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \alu_out_q[9]_i_6_n_0\,
      I1 => \^mem_la_wdata\(0),
      I2 => \alu_out_q[8]_i_6_n_0\,
      I3 => instr_sll,
      I4 => instr_slli,
      O => \alu_out_q[8]_i_4_n_0\
    );
\alu_out_q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4405"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[9]_i_7_n_0\,
      I2 => \alu_out_q[8]_i_7_n_0\,
      I3 => \^mem_la_wdata\(0),
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[8]_i_5_n_0\
    );
\alu_out_q[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[8]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[10]_i_8_n_0\,
      O => \alu_out_q[8]_i_6_n_0\
    );
\alu_out_q[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \alu_out_q[14]_i_9_n_0\,
      I1 => \^mem_la_wdata\(2),
      I2 => \alu_out_q[10]_i_9_n_0\,
      I3 => \alu_out_q[12]_i_9_n_0\,
      I4 => \alu_out_q[8]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[8]_i_7_n_0\
    );
\alu_out_q[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \^mem_la_wdata\(2),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(5),
      O => \alu_out_q[8]_i_8_n_0\
    );
\alu_out_q[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(16),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(24),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(8),
      O => \alu_out_q[8]_i_9_n_0\
    );
\alu_out_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B8888888B"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => is_compare,
      I3 => \alu_out_q[9]_i_2_n_0\,
      I4 => \alu_out_q[31]_i_3_n_0\,
      I5 => \alu_out_q[9]_i_3_n_0\,
      O => alu_out(9)
    );
\alu_out_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999199919991999F"
    )
        port map (
      I0 => \^pcpi_rs2\(1),
      I1 => \^pcpi_rs1\(9),
      I2 => instr_xor,
      I3 => instr_xori,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[9]_i_2_n_0\
    );
\alu_out_q[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880F88888800"
    )
        port map (
      I0 => \^pcpi_rs1\(9),
      I1 => \^pcpi_rs2\(1),
      I2 => \alu_out_q[9]_i_4_n_0\,
      I3 => instr_and,
      I4 => instr_andi,
      I5 => \alu_out_q[9]_i_5_n_0\,
      O => \alu_out_q[9]_i_3_n_0\
    );
\alu_out_q[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EE000"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_sll,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[9]_i_6_n_0\,
      I4 => \alu_out_q[10]_i_6_n_0\,
      O => \alu_out_q[9]_i_4_n_0\
    );
\alu_out_q[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4540"
    )
        port map (
      I0 => \alu_out_q[30]_i_14_n_0\,
      I1 => \alu_out_q[10]_i_7_n_0\,
      I2 => \^mem_la_wdata\(0),
      I3 => \alu_out_q[9]_i_7_n_0\,
      I4 => instr_slli,
      I5 => instr_sll,
      O => \alu_out_q[9]_i_5_n_0\
    );
\alu_out_q[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[9]_i_8_n_0\,
      I1 => \^mem_la_wdata\(1),
      I2 => \alu_out_q[11]_i_13_n_0\,
      O => \alu_out_q[9]_i_6_n_0\
    );
\alu_out_q[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535353500F00FFF"
    )
        port map (
      I0 => \alu_out_q[11]_i_14_n_0\,
      I1 => \alu_out_q[15]_i_14_n_0\,
      I2 => \^mem_la_wdata\(2),
      I3 => \alu_out_q[13]_i_9_n_0\,
      I4 => \alu_out_q[9]_i_9_n_0\,
      I5 => \^mem_la_wdata\(1),
      O => \alu_out_q[9]_i_7_n_0\
    );
\alu_out_q[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => \^mem_la_wdata\(2),
      I2 => \^mem_la_wdata\(3),
      I3 => \^mem_la_wdata\(4),
      I4 => \^pcpi_rs1\(6),
      O => \alu_out_q[9]_i_8_n_0\
    );
\alu_out_q[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \^pcpi_rs1\(17),
      I1 => \alu_out_q[30]_i_23_n_0\,
      I2 => \^mem_la_wdata\(3),
      I3 => \^pcpi_rs1\(25),
      I4 => \^mem_la_wdata\(4),
      I5 => \^pcpi_rs1\(9),
      O => \alu_out_q[9]_i_9_n_0\
    );
\alu_out_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(0),
      Q => alu_out_q(0),
      R => '0'
    );
\alu_out_q_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_34_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_10_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_10_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_10_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_35_n_0\,
      S(2) => \alu_out_q[0]_i_36_n_0\,
      S(1) => \alu_out_q[0]_i_37_n_0\,
      S(0) => \alu_out_q[0]_i_38_n_0\
    );
\alu_out_q_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_39_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_14_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_14_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_14_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_40_n_0\,
      DI(2) => \alu_out_q[0]_i_41_n_0\,
      DI(1) => \alu_out_q[0]_i_42_n_0\,
      DI(0) => \alu_out_q[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_44_n_0\,
      S(2) => \alu_out_q[0]_i_45_n_0\,
      S(1) => \alu_out_q[0]_i_46_n_0\,
      S(0) => \alu_out_q[0]_i_47_n_0\
    );
\alu_out_q_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_49_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_25_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_25_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_25_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_50_n_0\,
      DI(2) => \alu_out_q[0]_i_51_n_0\,
      DI(1) => \alu_out_q[0]_i_52_n_0\,
      DI(0) => \alu_out_q[0]_i_53_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_54_n_0\,
      S(2) => \alu_out_q[0]_i_55_n_0\,
      S(1) => \alu_out_q[0]_i_56_n_0\,
      S(0) => \alu_out_q[0]_i_57_n_0\
    );
\alu_out_q_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_34_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_34_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_34_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_34_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_58_n_0\,
      S(2) => \alu_out_q[0]_i_59_n_0\,
      S(1) => \alu_out_q[0]_i_60_n_0\,
      S(0) => \alu_out_q[0]_i_61_n_0\
    );
\alu_out_q_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_62_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_39_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_39_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_39_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_63_n_0\,
      DI(2) => \alu_out_q[0]_i_64_n_0\,
      DI(1) => \alu_out_q[0]_i_65_n_0\,
      DI(0) => \alu_out_q[0]_i_66_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_67_n_0\,
      S(2) => \alu_out_q[0]_i_68_n_0\,
      S(1) => \alu_out_q[0]_i_69_n_0\,
      S(0) => \alu_out_q[0]_i_70_n_0\
    );
\alu_out_q_reg[0]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_72_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_49_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_49_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_49_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_73_n_0\,
      DI(2) => \alu_out_q[0]_i_74_n_0\,
      DI(1) => \alu_out_q[0]_i_75_n_0\,
      DI(0) => \alu_out_q[0]_i_76_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_77_n_0\,
      S(2) => \alu_out_q[0]_i_78_n_0\,
      S(1) => \alu_out_q[0]_i_79_n_0\,
      S(0) => \alu_out_q[0]_i_80_n_0\
    );
\alu_out_q_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_10_n_0\,
      CO(3) => \NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \alu_out_q_reg[0]_i_6_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \alu_out_q[0]_i_11_n_0\,
      S(1) => \alu_out_q[0]_i_12_n_0\,
      S(0) => \alu_out_q[0]_i_13_n_0\
    );
\alu_out_q_reg[0]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_62_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_62_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_62_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_81_n_0\,
      DI(2) => \alu_out_q[0]_i_82_n_0\,
      DI(1) => \alu_out_q[0]_i_83_n_0\,
      DI(0) => \alu_out_q[0]_i_84_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_85_n_0\,
      S(2) => \alu_out_q[0]_i_86_n_0\,
      S(1) => \alu_out_q[0]_i_87_n_0\,
      S(0) => \alu_out_q[0]_i_88_n_0\
    );
\alu_out_q_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_14_n_0\,
      CO(3) => data4,
      CO(2) => \alu_out_q_reg[0]_i_7_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_7_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_15_n_0\,
      DI(2) => \alu_out_q[0]_i_16_n_0\,
      DI(1) => \alu_out_q[0]_i_17_n_0\,
      DI(0) => \alu_out_q[0]_i_18_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_19_n_0\,
      S(2) => \alu_out_q[0]_i_20_n_0\,
      S(1) => \alu_out_q[0]_i_21_n_0\,
      S(0) => \alu_out_q[0]_i_22_n_0\
    );
\alu_out_q_reg[0]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_72_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_72_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_72_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_89_n_0\,
      DI(2) => \alu_out_q[0]_i_90_n_0\,
      DI(1) => \alu_out_q[0]_i_91_n_0\,
      DI(0) => \alu_out_q[0]_i_92_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_93_n_0\,
      S(2) => \alu_out_q[0]_i_94_n_0\,
      S(1) => \alu_out_q[0]_i_95_n_0\,
      S(0) => \alu_out_q[0]_i_96_n_0\
    );
\alu_out_q_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_25_n_0\,
      CO(3) => data5,
      CO(2) => \alu_out_q_reg[0]_i_9_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_9_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_26_n_0\,
      DI(2) => \alu_out_q[0]_i_27_n_0\,
      DI(1) => \alu_out_q[0]_i_28_n_0\,
      DI(0) => \alu_out_q[0]_i_29_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_30_n_0\,
      S(2) => \alu_out_q[0]_i_31_n_0\,
      S(1) => \alu_out_q[0]_i_32_n_0\,
      S(0) => \alu_out_q[0]_i_33_n_0\
    );
\alu_out_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(10),
      Q => alu_out_q(10),
      R => '0'
    );
\alu_out_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(11),
      Q => alu_out_q(11),
      R => '0'
    );
\alu_out_q_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[7]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[11]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[11]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[11]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(11 downto 8),
      O(3) => \alu_out_q_reg[11]_i_2_n_4\,
      O(2) => \alu_out_q_reg[11]_i_2_n_5\,
      O(1) => \alu_out_q_reg[11]_i_2_n_6\,
      O(0) => \alu_out_q_reg[11]_i_2_n_7\,
      S(3) => \alu_out_q[11]_i_5_n_0\,
      S(2) => \alu_out_q[11]_i_6_n_0\,
      S(1) => \alu_out_q[11]_i_7_n_0\,
      S(0) => \alu_out_q[11]_i_8_n_0\
    );
\alu_out_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(12),
      Q => alu_out_q(12),
      R => '0'
    );
\alu_out_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(13),
      Q => alu_out_q(13),
      R => '0'
    );
\alu_out_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(14),
      Q => alu_out_q(14),
      R => '0'
    );
\alu_out_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(15),
      Q => alu_out_q(15),
      R => '0'
    );
\alu_out_q_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[11]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[15]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[15]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[15]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(15 downto 12),
      O(3) => \alu_out_q_reg[15]_i_2_n_4\,
      O(2) => \alu_out_q_reg[15]_i_2_n_5\,
      O(1) => \alu_out_q_reg[15]_i_2_n_6\,
      O(0) => \alu_out_q_reg[15]_i_2_n_7\,
      S(3) => \alu_out_q[15]_i_5_n_0\,
      S(2) => \alu_out_q[15]_i_6_n_0\,
      S(1) => \alu_out_q[15]_i_7_n_0\,
      S(0) => \alu_out_q[15]_i_8_n_0\
    );
\alu_out_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(16),
      Q => alu_out_q(16),
      R => '0'
    );
\alu_out_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(17),
      Q => alu_out_q(17),
      R => '0'
    );
\alu_out_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(18),
      Q => alu_out_q(18),
      R => '0'
    );
\alu_out_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(19),
      Q => alu_out_q(19),
      R => '0'
    );
\alu_out_q_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[15]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[19]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[19]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[19]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(19 downto 16),
      O(3) => \alu_out_q_reg[19]_i_2_n_4\,
      O(2) => \alu_out_q_reg[19]_i_2_n_5\,
      O(1) => \alu_out_q_reg[19]_i_2_n_6\,
      O(0) => \alu_out_q_reg[19]_i_2_n_7\,
      S(3) => \alu_out_q[19]_i_5_n_0\,
      S(2) => \alu_out_q[19]_i_6_n_0\,
      S(1) => \alu_out_q[19]_i_7_n_0\,
      S(0) => \alu_out_q[19]_i_8_n_0\
    );
\alu_out_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(1),
      Q => alu_out_q(1),
      R => '0'
    );
\alu_out_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(20),
      Q => alu_out_q(20),
      R => '0'
    );
\alu_out_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(21),
      Q => alu_out_q(21),
      R => '0'
    );
\alu_out_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(22),
      Q => alu_out_q(22),
      R => '0'
    );
\alu_out_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(23),
      Q => alu_out_q(23),
      R => '0'
    );
\alu_out_q_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[19]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[23]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[23]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[23]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(23 downto 20),
      O(3) => \alu_out_q_reg[23]_i_2_n_4\,
      O(2) => \alu_out_q_reg[23]_i_2_n_5\,
      O(1) => \alu_out_q_reg[23]_i_2_n_6\,
      O(0) => \alu_out_q_reg[23]_i_2_n_7\,
      S(3) => \alu_out_q[23]_i_5_n_0\,
      S(2) => \alu_out_q[23]_i_6_n_0\,
      S(1) => \alu_out_q[23]_i_7_n_0\,
      S(0) => \alu_out_q[23]_i_8_n_0\
    );
\alu_out_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(24),
      Q => alu_out_q(24),
      R => '0'
    );
\alu_out_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(25),
      Q => alu_out_q(25),
      R => '0'
    );
\alu_out_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(26),
      Q => alu_out_q(26),
      R => '0'
    );
\alu_out_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(27),
      Q => alu_out_q(27),
      R => '0'
    );
\alu_out_q_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[23]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[27]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[27]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[27]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(27 downto 24),
      O(3) => \alu_out_q_reg[27]_i_2_n_4\,
      O(2) => \alu_out_q_reg[27]_i_2_n_5\,
      O(1) => \alu_out_q_reg[27]_i_2_n_6\,
      O(0) => \alu_out_q_reg[27]_i_2_n_7\,
      S(3) => \alu_out_q[27]_i_5_n_0\,
      S(2) => \alu_out_q[27]_i_6_n_0\,
      S(1) => \alu_out_q[27]_i_7_n_0\,
      S(0) => \alu_out_q[27]_i_8_n_0\
    );
\alu_out_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(28),
      Q => alu_out_q(28),
      R => '0'
    );
\alu_out_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(29),
      Q => alu_out_q(29),
      R => '0'
    );
\alu_out_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(2),
      Q => alu_out_q(2),
      R => '0'
    );
\alu_out_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(30),
      Q => alu_out_q(30),
      R => '0'
    );
\alu_out_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(31),
      Q => alu_out_q(31),
      R => '0'
    );
\alu_out_q_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[27]_i_2_n_0\,
      CO(3) => \NLW_alu_out_q_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \alu_out_q_reg[31]_i_5_n_1\,
      CO(1) => \alu_out_q_reg[31]_i_5_n_2\,
      CO(0) => \alu_out_q_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^pcpi_rs1\(30 downto 28),
      O(3) => \alu_out_q_reg[31]_i_5_n_4\,
      O(2) => \alu_out_q_reg[31]_i_5_n_5\,
      O(1) => \alu_out_q_reg[31]_i_5_n_6\,
      O(0) => \alu_out_q_reg[31]_i_5_n_7\,
      S(3) => \alu_out_q[31]_i_7_n_0\,
      S(2) => \alu_out_q[31]_i_8_n_0\,
      S(1) => \alu_out_q[31]_i_9_n_0\,
      S(0) => \alu_out_q[31]_i_10_n_0\
    );
\alu_out_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(3),
      Q => alu_out_q(3),
      R => '0'
    );
\alu_out_q_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[3]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[3]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[3]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[3]_i_2_n_3\,
      CYINIT => \^pcpi_rs1\(0),
      DI(3 downto 1) => \^pcpi_rs1\(3 downto 1),
      DI(0) => instr_sub,
      O(3) => \alu_out_q_reg[3]_i_2_n_4\,
      O(2) => \alu_out_q_reg[3]_i_2_n_5\,
      O(1) => \alu_out_q_reg[3]_i_2_n_6\,
      O(0) => \alu_out_q_reg[3]_i_2_n_7\,
      S(3) => \alu_out_q[3]_i_5_n_0\,
      S(2) => \alu_out_q[3]_i_6_n_0\,
      S(1) => \alu_out_q[3]_i_7_n_0\,
      S(0) => \alu_out_q[3]_i_8_n_0\
    );
\alu_out_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(4),
      Q => alu_out_q(4),
      R => '0'
    );
\alu_out_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(5),
      Q => alu_out_q(5),
      R => '0'
    );
\alu_out_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(6),
      Q => alu_out_q(6),
      R => '0'
    );
\alu_out_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(7),
      Q => alu_out_q(7),
      R => '0'
    );
\alu_out_q_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[3]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[7]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[7]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[7]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(7 downto 4),
      O(3) => \alu_out_q_reg[7]_i_2_n_4\,
      O(2) => \alu_out_q_reg[7]_i_2_n_5\,
      O(1) => \alu_out_q_reg[7]_i_2_n_6\,
      O(0) => \alu_out_q_reg[7]_i_2_n_7\,
      S(3) => \alu_out_q[7]_i_5_n_0\,
      S(2) => \alu_out_q[7]_i_6_n_0\,
      S(1) => \alu_out_q[7]_i_7_n_0\,
      S(0) => \alu_out_q[7]_i_8_n_0\
    );
\alu_out_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(8),
      Q => alu_out_q(8),
      R => '0'
    );
\alu_out_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => alu_out(9),
      Q => alu_out_q(9),
      R => '0'
    );
\cached_ascii_instr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055555555"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[0]_i_2_n_0\,
      I2 => \cached_ascii_instr[33]_i_3_n_0\,
      I3 => instr_rdinstrh,
      I4 => \cached_ascii_instr[0]_i_3_n_0\,
      I5 => \cached_ascii_instr[1]_i_3_n_0\,
      O => \cached_ascii_instr[0]_i_1_n_0\
    );
\cached_ascii_instr[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \cached_ascii_instr[0]_i_12_n_0\,
      I1 => \cached_ascii_instr[25]_i_10_n_0\,
      I2 => \cached_ascii_instr[0]_i_5_n_0\,
      I3 => \cached_ascii_instr[32]_i_8_n_0\,
      I4 => is_lbu_lhu_lw_i_1_n_0,
      I5 => \cached_ascii_instr[20]_i_7_n_0\,
      O => \cached_ascii_instr[0]_i_10_n_0\
    );
\cached_ascii_instr[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => instr_srai,
      I1 => instr_sw,
      I2 => \cached_ascii_instr[24]_i_7_n_0\,
      I3 => \cached_ascii_instr[4]_i_8_n_0\,
      I4 => instr_srli,
      I5 => instr_slli,
      O => \cached_ascii_instr[0]_i_11_n_0\
    );
\cached_ascii_instr[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440404000"
    )
        port map (
      I0 => instr_bge,
      I1 => dbg_ascii_instr_inferred_i_86_n_0,
      I2 => \cached_ascii_instr[0]_i_9_n_0\,
      I3 => instr_jalr,
      I4 => instr_jal,
      I5 => instr_blt,
      O => \cached_ascii_instr[0]_i_12_n_0\
    );
\cached_ascii_instr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \cached_ascii_instr[0]_i_4_n_0\,
      I1 => instr_lw,
      I2 => instr_rdcycle,
      I3 => \cached_ascii_instr[16]_i_6_n_0\,
      I4 => \cached_ascii_instr[0]_i_5_n_0\,
      I5 => \cached_ascii_instr[0]_i_6_n_0\,
      O => \cached_ascii_instr[0]_i_2_n_0\
    );
\cached_ascii_instr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111555155555555"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => \cached_ascii_instr[10]_i_5_n_0\,
      I2 => instr_srl,
      I3 => instr_xor,
      I4 => instr_sra,
      I5 => \cached_ascii_instr[0]_i_7_n_0\,
      O => \cached_ascii_instr[0]_i_3_n_0\
    );
\cached_ascii_instr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_bltu,
      I1 => instr_bgeu,
      I2 => instr_bge,
      O => \cached_ascii_instr[0]_i_4_n_0\
    );
\cached_ascii_instr[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sw,
      I1 => instr_addi,
      I2 => instr_sltiu,
      I3 => instr_slti,
      O => \cached_ascii_instr[0]_i_5_n_0\
    );
\cached_ascii_instr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_75_n_0,
      I1 => instr_sltu,
      I2 => instr_sra,
      I3 => \cached_ascii_instr[19]_i_8_n_0\,
      I4 => \cached_ascii_instr[0]_i_8_n_0\,
      I5 => \cached_ascii_instr[0]_i_9_n_0\,
      O => \cached_ascii_instr[0]_i_6_n_0\
    );
\cached_ascii_instr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEFEEEFEE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_sra,
      I2 => \cached_ascii_instr[0]_i_10_n_0\,
      I3 => \cached_ascii_instr[33]_i_6_n_0\,
      I4 => dbg_ascii_instr_inferred_i_80_n_0,
      I5 => \cached_ascii_instr[0]_i_11_n_0\,
      O => \cached_ascii_instr[0]_i_7_n_0\
    );
\cached_ascii_instr[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      O => \cached_ascii_instr[0]_i_8_n_0\
    );
\cached_ascii_instr[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_bne,
      I1 => instr_beq,
      O => \cached_ascii_instr[0]_i_9_n_0\
    );
\cached_ascii_instr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFAAAAAAAA"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[10]_i_2_n_0\,
      I2 => \cached_ascii_instr[10]_i_3_n_0\,
      I3 => \cached_ascii_instr[10]_i_4_n_0\,
      I4 => \cached_ascii_instr[10]_i_5_n_0\,
      I5 => \cached_ascii_instr[10]_i_6_n_0\,
      O => \cached_ascii_instr[10]_i_1_n_0\
    );
\cached_ascii_instr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFFF"
    )
        port map (
      I0 => instr_srai,
      I1 => \cached_ascii_instr[36]_i_9_n_0\,
      I2 => \cached_ascii_instr[17]_i_6_n_0\,
      I3 => instr_sltu,
      I4 => instr_xor,
      I5 => \cached_ascii_instr[25]_i_7_n_0\,
      O => \cached_ascii_instr[10]_i_2_n_0\
    );
\cached_ascii_instr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0D0F000"
    )
        port map (
      I0 => \cached_ascii_instr[24]_i_10_n_0\,
      I1 => \cached_ascii_instr[10]_i_7_n_0\,
      I2 => \cached_ascii_instr[33]_i_6_n_0\,
      I3 => \cached_ascii_instr[24]_i_8_n_0\,
      I4 => \cached_ascii_instr[24]_i_7_n_0\,
      I5 => \cached_ascii_instr[10]_i_8_n_0\,
      O => \cached_ascii_instr[10]_i_3_n_0\
    );
\cached_ascii_instr[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      I2 => instr_rdinstr,
      I3 => instr_rdcycleh,
      I4 => instr_rdcycle,
      O => \cached_ascii_instr[10]_i_4_n_0\
    );
\cached_ascii_instr[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_and,
      I1 => instr_or,
      O => \cached_ascii_instr[10]_i_5_n_0\
    );
\cached_ascii_instr[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010101"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_maskirq,
      I2 => instr_waitirq,
      I3 => instr_setq,
      I4 => instr_getq,
      I5 => instr_rdinstrh,
      O => \cached_ascii_instr[10]_i_6_n_0\
    );
\cached_ascii_instr[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAA2"
    )
        port map (
      I0 => \cached_ascii_instr[26]_i_4_n_0\,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => instr_jal,
      I4 => instr_bne,
      I5 => \cached_ascii_instr[4]_i_5_n_0\,
      O => \cached_ascii_instr[10]_i_7_n_0\
    );
\cached_ascii_instr[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => instr_andi,
      I1 => instr_slli,
      I2 => instr_xor,
      I3 => instr_sltu,
      I4 => instr_srli,
      O => \cached_ascii_instr[10]_i_8_n_0\
    );
\cached_ascii_instr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B000F000F000"
    )
        port map (
      I0 => \cached_ascii_instr[11]_i_2_n_0\,
      I1 => \cached_ascii_instr[11]_i_3_n_0\,
      I2 => \cached_ascii_instr[62]_i_2_n_0\,
      I3 => \cached_ascii_instr[11]_i_4_n_0\,
      I4 => \cached_ascii_instr[17]_i_2_n_0\,
      I5 => \cached_ascii_instr[11]_i_5_n_0\,
      O => \cached_ascii_instr[11]_i_1_n_0\
    );
\cached_ascii_instr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555550040"
    )
        port map (
      I0 => instr_sltu,
      I1 => \cached_ascii_instr[11]_i_6_n_0\,
      I2 => \cached_ascii_instr[36]_i_9_n_0\,
      I3 => instr_srai,
      I4 => instr_sll,
      I5 => instr_slt,
      O => \cached_ascii_instr[11]_i_2_n_0\
    );
\cached_ascii_instr[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_or,
      I1 => instr_xor,
      O => \cached_ascii_instr[11]_i_3_n_0\
    );
\cached_ascii_instr[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => instr_rdinstr,
      I2 => instr_rdinstrh,
      O => \cached_ascii_instr[11]_i_4_n_0\
    );
\cached_ascii_instr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_and,
      I1 => instr_rdcycle,
      O => \cached_ascii_instr[11]_i_5_n_0\
    );
\cached_ascii_instr[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454445"
    )
        port map (
      I0 => \cached_ascii_instr[11]_i_7_n_0\,
      I1 => instr_lhu,
      I2 => instr_lbu,
      I3 => dbg_ascii_instr_inferred_i_84_n_0,
      I4 => \cached_ascii_instr[11]_i_8_n_0\,
      I5 => \cached_ascii_instr[11]_i_9_n_0\,
      O => \cached_ascii_instr[11]_i_6_n_0\
    );
\cached_ascii_instr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_10_n_0\,
      I1 => instr_andi,
      I2 => instr_ori,
      I3 => instr_xori,
      I4 => instr_slti,
      O => \cached_ascii_instr[11]_i_7_n_0\
    );
\cached_ascii_instr[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440040"
    )
        port map (
      I0 => instr_bge,
      I1 => dbg_ascii_instr_inferred_i_86_n_0,
      I2 => instr_jalr,
      I3 => instr_beq,
      I4 => instr_bne,
      I5 => instr_blt,
      O => \cached_ascii_instr[11]_i_8_n_0\
    );
\cached_ascii_instr[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_srli,
      I2 => instr_xori,
      I3 => instr_sltiu,
      I4 => instr_andi,
      I5 => instr_ori,
      O => \cached_ascii_instr[11]_i_9_n_0\
    );
\cached_ascii_instr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005455555555"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[12]_i_2_n_0\,
      I2 => \cached_ascii_instr[12]_i_3_n_0\,
      I3 => \cached_ascii_instr[12]_i_4_n_0\,
      I4 => \cached_ascii_instr[20]_i_3_n_0\,
      I5 => \cached_ascii_instr[12]_i_5_n_0\,
      O => \cached_ascii_instr[12]_i_1_n_0\
    );
\cached_ascii_instr[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFFFFF04FF"
    )
        port map (
      I0 => instr_sll,
      I1 => instr_sub,
      I2 => instr_slt,
      I3 => \cached_ascii_instr[25]_i_7_n_0\,
      I4 => instr_sltu,
      I5 => instr_xor,
      O => \cached_ascii_instr[12]_i_2_n_0\
    );
\cached_ascii_instr[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0F0F"
    )
        port map (
      I0 => \cached_ascii_instr[12]_i_6_n_0\,
      I1 => instr_slti,
      I2 => \cached_ascii_instr[25]_i_5_n_0\,
      I3 => instr_sltiu,
      I4 => \cached_ascii_instr[16]_i_6_n_0\,
      I5 => \cached_ascii_instr[12]_i_7_n_0\,
      O => \cached_ascii_instr[12]_i_3_n_0\
    );
\cached_ascii_instr[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => instr_bltu,
      I1 => \cached_ascii_instr[18]_i_7_n_0\,
      I2 => \cached_ascii_instr[12]_i_8_n_0\,
      I3 => instr_slti,
      I4 => instr_xori,
      I5 => instr_ori,
      O => \cached_ascii_instr[12]_i_4_n_0\
    );
\cached_ascii_instr[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_maskirq,
      I2 => instr_waitirq,
      I3 => instr_rdinstr,
      I4 => instr_rdinstrh,
      I5 => \cached_ascii_instr[54]_i_2_n_0\,
      O => \cached_ascii_instr[12]_i_5_n_0\
    );
\cached_ascii_instr[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022FF20FF"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_9_n_0\,
      I1 => \cached_ascii_instr[12]_i_9_n_0\,
      I2 => instr_bltu,
      I3 => \cached_ascii_instr[18]_i_7_n_0\,
      I4 => \cached_ascii_instr[18]_i_10_n_0\,
      I5 => instr_addi,
      O => \cached_ascii_instr[12]_i_6_n_0\
    );
\cached_ascii_instr[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => instr_slt,
      I1 => instr_sll,
      I2 => instr_xor,
      I3 => instr_add,
      I4 => instr_andi,
      O => \cached_ascii_instr[12]_i_7_n_0\
    );
\cached_ascii_instr[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_srl,
      I2 => instr_sra,
      I3 => instr_sub,
      I4 => instr_lui,
      I5 => instr_auipc,
      O => \cached_ascii_instr[12]_i_8_n_0\
    );
\cached_ascii_instr[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_lb,
      I1 => instr_bgeu,
      O => \cached_ascii_instr[12]_i_9_n_0\
    );
\cached_ascii_instr[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_73_n_0,
      O => \cached_ascii_instr[14]_i_1_n_0\
    );
\cached_ascii_instr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1FFFFFFFF"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_2_n_0\,
      I1 => \cached_ascii_instr[16]_i_3_n_0\,
      I2 => \cached_ascii_instr[16]_i_4_n_0\,
      I3 => instr_rdinstrh,
      I4 => instr_rdcycleh,
      I5 => \cached_ascii_instr[16]_i_5_n_0\,
      O => \cached_ascii_instr[16]_i_1_n_0\
    );
\cached_ascii_instr[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sw,
      I1 => instr_addi,
      I2 => instr_sh,
      I3 => instr_sb,
      O => \cached_ascii_instr[16]_i_10_n_0\
    );
\cached_ascii_instr[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_xor,
      I2 => instr_or,
      O => \cached_ascii_instr[16]_i_2_n_0\
    );
\cached_ascii_instr[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \cached_ascii_instr[33]_i_6_n_0\,
      I1 => \cached_ascii_instr[16]_i_6_n_0\,
      I2 => instr_slti,
      I3 => instr_sltiu,
      I4 => \cached_ascii_instr[16]_i_7_n_0\,
      I5 => dbg_ascii_instr_inferred_i_75_n_0,
      O => \cached_ascii_instr[16]_i_3_n_0\
    );
\cached_ascii_instr[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0E"
    )
        port map (
      I0 => instr_sra,
      I1 => instr_srl,
      I2 => instr_or,
      I3 => instr_rdcycle,
      I4 => instr_and,
      O => \cached_ascii_instr[16]_i_4_n_0\
    );
\cached_ascii_instr[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
        port map (
      I0 => \cached_ascii_instr[50]_i_3_n_0\,
      I1 => instr_waitirq,
      I2 => instr_timer,
      I3 => instr_maskirq,
      I4 => instr_rdinstrh,
      I5 => instr_rdinstr,
      O => \cached_ascii_instr[16]_i_5_n_0\
    );
\cached_ascii_instr[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_ori,
      I1 => instr_xori,
      O => \cached_ascii_instr[16]_i_6_n_0\
    );
\cached_ascii_instr[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04040404040404"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_8_n_0\,
      I1 => \cached_ascii_instr[16]_i_9_n_0\,
      I2 => \cached_ascii_instr[16]_i_10_n_0\,
      I3 => instr_bgeu,
      I4 => dbg_ascii_instr_inferred_i_84_n_0,
      I5 => \cached_ascii_instr[19]_i_8_n_0\,
      O => \cached_ascii_instr[16]_i_7_n_0\
    );
\cached_ascii_instr[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0D"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_jal,
      I2 => instr_jalr,
      I3 => instr_lb,
      I4 => instr_beq,
      I5 => \cached_ascii_instr[2]_i_7_n_0\,
      O => \cached_ascii_instr[16]_i_8_n_0\
    );
\cached_ascii_instr[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_lbu,
      I1 => instr_lhu,
      I2 => instr_lw,
      I3 => instr_lh,
      O => \cached_ascii_instr[16]_i_9_n_0\
    );
\cached_ascii_instr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF4F0000"
    )
        port map (
      I0 => instr_and,
      I1 => \cached_ascii_instr[17]_i_2_n_0\,
      I2 => \cached_ascii_instr[18]_i_3_n_0\,
      I3 => \cached_ascii_instr[17]_i_3_n_0\,
      I4 => \cached_ascii_instr[62]_i_2_n_0\,
      I5 => \cached_ascii_instr[17]_i_4_n_0\,
      O => \cached_ascii_instr[17]_i_1_n_0\
    );
\cached_ascii_instr[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => instr_or,
      I1 => instr_srl,
      I2 => instr_sra,
      O => \cached_ascii_instr[17]_i_2_n_0\
    );
\cached_ascii_instr[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010001010"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_sltu,
      I2 => \cached_ascii_instr[10]_i_5_n_0\,
      I3 => \cached_ascii_instr[17]_i_5_n_0\,
      I4 => \cached_ascii_instr[17]_i_6_n_0\,
      I5 => instr_sub,
      O => \cached_ascii_instr[17]_i_3_n_0\
    );
\cached_ascii_instr[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => instr_rdinstr,
      I2 => instr_rdcycleh,
      O => \cached_ascii_instr[17]_i_4_n_0\
    );
\cached_ascii_instr[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111333310113333"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_add,
      I2 => \cached_ascii_instr[17]_i_7_n_0\,
      I3 => \cached_ascii_instr[16]_i_6_n_0\,
      I4 => \cached_ascii_instr[20]_i_7_n_0\,
      I5 => instr_andi,
      O => \cached_ascii_instr[17]_i_5_n_0\
    );
\cached_ascii_instr[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_sll,
      I1 => instr_slt,
      O => \cached_ascii_instr[17]_i_6_n_0\
    );
\cached_ascii_instr[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cached_ascii_instr[17]_i_8_n_0\,
      I1 => instr_addi,
      I2 => instr_lb,
      I3 => instr_lh,
      I4 => \cached_ascii_instr[17]_i_9_n_0\,
      O => \cached_ascii_instr[17]_i_7_n_0\
    );
\cached_ascii_instr[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => instr_sltiu,
      I1 => instr_slti,
      I2 => instr_bltu,
      I3 => instr_bgeu,
      I4 => instr_lbu,
      I5 => instr_lw,
      O => \cached_ascii_instr[17]_i_8_n_0\
    );
\cached_ascii_instr[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDFDDDDDDDD"
    )
        port map (
      I0 => \cached_ascii_instr[18]_i_7_n_0\,
      I1 => instr_lhu,
      I2 => instr_bgeu,
      I3 => instr_jalr,
      I4 => instr_jal,
      I5 => \cached_ascii_instr[27]_i_5_n_0\,
      O => \cached_ascii_instr[17]_i_9_n_0\
    );
\cached_ascii_instr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFFAAAAAAAA"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[18]_i_2_n_0\,
      I2 => \cached_ascii_instr[18]_i_3_n_0\,
      I3 => \cached_ascii_instr[24]_i_6_n_0\,
      I4 => \cached_ascii_instr[18]_i_4_n_0\,
      I5 => \cached_ascii_instr[32]_i_3_n_0\,
      O => \cached_ascii_instr[18]_i_1_n_0\
    );
\cached_ascii_instr[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => instr_bge,
      I1 => instr_blt,
      I2 => instr_bne,
      I3 => instr_beq,
      I4 => instr_jalr,
      I5 => instr_jal,
      O => \cached_ascii_instr[18]_i_10_n_0\
    );
\cached_ascii_instr[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1011"
    )
        port map (
      I0 => \cached_ascii_instr[19]_i_3_n_0\,
      I1 => \cached_ascii_instr[18]_i_5_n_0\,
      I2 => \cached_ascii_instr[18]_i_6_n_0\,
      I3 => \cached_ascii_instr[18]_i_7_n_0\,
      I4 => \cached_ascii_instr[18]_i_8_n_0\,
      I5 => \cached_ascii_instr[18]_i_9_n_0\,
      O => \cached_ascii_instr[18]_i_2_n_0\
    );
\cached_ascii_instr[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdcycle,
      O => \cached_ascii_instr[18]_i_3_n_0\
    );
\cached_ascii_instr[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => instr_setq,
      I2 => instr_getq,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      O => \cached_ascii_instr[18]_i_4_n_0\
    );
\cached_ascii_instr[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_slti,
      I1 => instr_addi,
      I2 => instr_sltiu,
      I3 => instr_xori,
      O => \cached_ascii_instr[18]_i_5_n_0\
    );
\cached_ascii_instr[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C8C8C8C8C8C8C"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_86_n_0,
      I1 => \cached_ascii_instr[19]_i_8_n_0\,
      I2 => dbg_ascii_instr_inferred_i_84_n_0,
      I3 => instr_auipc,
      I4 => instr_lui,
      I5 => \cached_ascii_instr[18]_i_10_n_0\,
      O => \cached_ascii_instr[18]_i_6_n_0\
    );
\cached_ascii_instr[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_sb,
      I1 => instr_sh,
      I2 => instr_sw,
      O => \cached_ascii_instr[18]_i_7_n_0\
    );
\cached_ascii_instr[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_xor,
      I2 => instr_or,
      I3 => instr_and,
      I4 => instr_rdcycle,
      I5 => instr_srli,
      O => \cached_ascii_instr[18]_i_8_n_0\
    );
\cached_ascii_instr[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => instr_sub,
      I1 => instr_add,
      I2 => instr_srai,
      I3 => instr_sll,
      I4 => instr_slt,
      I5 => \cached_ascii_instr[25]_i_7_n_0\,
      O => \cached_ascii_instr[18]_i_9_n_0\
    );
\cached_ascii_instr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45550000FFFFFFFF"
    )
        port map (
      I0 => \cached_ascii_instr[19]_i_2_n_0\,
      I1 => \cached_ascii_instr[19]_i_3_n_0\,
      I2 => \decoded_imm[0]_i_2_n_0\,
      I3 => \cached_ascii_instr[19]_i_4_n_0\,
      I4 => \cached_ascii_instr[19]_i_5_n_0\,
      I5 => \cached_ascii_instr[19]_i_6_n_0\,
      O => \cached_ascii_instr[19]_i_1_n_0\
    );
\cached_ascii_instr[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_or,
      I1 => instr_and,
      I2 => instr_rdcycle,
      O => \cached_ascii_instr[19]_i_10_n_0\
    );
\cached_ascii_instr[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => instr_slti,
      I1 => instr_sltiu,
      I2 => instr_xori,
      O => \cached_ascii_instr[19]_i_11_n_0\
    );
\cached_ascii_instr[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => instr_lhu,
      I1 => instr_lbu,
      I2 => \cached_ascii_instr[19]_i_13_n_0\,
      I3 => instr_sltiu,
      I4 => \cached_ascii_instr[18]_i_7_n_0\,
      I5 => instr_addi,
      O => \cached_ascii_instr[19]_i_12_n_0\
    );
\cached_ascii_instr[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100000100"
    )
        port map (
      I0 => instr_lh,
      I1 => instr_lw,
      I2 => \cached_ascii_instr[12]_i_9_n_0\,
      I3 => \cached_ascii_instr[27]_i_5_n_0\,
      I4 => instr_jalr,
      I5 => instr_bltu,
      O => \cached_ascii_instr[19]_i_13_n_0\
    );
\cached_ascii_instr[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      I2 => instr_rdinstrh,
      I3 => instr_rdinstr,
      O => \cached_ascii_instr[19]_i_2_n_0\
    );
\cached_ascii_instr[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_ori,
      I1 => instr_andi,
      I2 => instr_slli,
      O => \cached_ascii_instr[19]_i_3_n_0\
    );
\cached_ascii_instr[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \cached_ascii_instr[19]_i_7_n_0\,
      I1 => \cached_ascii_instr[19]_i_8_n_0\,
      I2 => instr_rdcycleh,
      I3 => instr_bltu,
      I4 => instr_xori,
      I5 => instr_slti,
      O => \cached_ascii_instr[19]_i_4_n_0\
    );
\cached_ascii_instr[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAEAAA"
    )
        port map (
      I0 => \cached_ascii_instr[19]_i_9_n_0\,
      I1 => \cached_ascii_instr[19]_i_10_n_0\,
      I2 => \cached_ascii_instr[25]_i_7_n_0\,
      I3 => instr_xor,
      I4 => instr_sltu,
      I5 => instr_rdcycleh,
      O => \cached_ascii_instr[19]_i_5_n_0\
    );
\cached_ascii_instr[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => instr_retirq,
      O => \cached_ascii_instr[19]_i_6_n_0\
    );
\cached_ascii_instr[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_sltu,
      O => \cached_ascii_instr[19]_i_7_n_0\
    );
\cached_ascii_instr[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_lhu,
      I1 => instr_lbu,
      O => \cached_ascii_instr[19]_i_8_n_0\
    );
\cached_ascii_instr[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FE00000000"
    )
        port map (
      I0 => \cached_ascii_instr[19]_i_3_n_0\,
      I1 => \cached_ascii_instr[19]_i_11_n_0\,
      I2 => \cached_ascii_instr[19]_i_12_n_0\,
      I3 => \cached_ascii_instr[18]_i_9_n_0\,
      I4 => instr_srli,
      I5 => \cached_ascii_instr[19]_i_10_n_0\,
      O => \cached_ascii_instr[19]_i_9_n_0\
    );
\cached_ascii_instr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440004"
    )
        port map (
      I0 => \cached_ascii_instr[1]_i_2_n_0\,
      I1 => \cached_ascii_instr[1]_i_3_n_0\,
      I2 => \cached_ascii_instr[1]_i_4_n_0\,
      I3 => \cached_ascii_instr[17]_i_2_n_0\,
      I4 => \cached_ascii_instr[1]_i_5_n_0\,
      I5 => \cached_ascii_instr[1]_i_6_n_0\,
      O => \cached_ascii_instr[1]_i_1_n_0\
    );
\cached_ascii_instr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => instr_and,
      I2 => instr_rdcycleh,
      I3 => instr_rdinstrh,
      O => \cached_ascii_instr[1]_i_2_n_0\
    );
\cached_ascii_instr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_setq,
      I2 => instr_getq,
      I3 => instr_retirq,
      I4 => instr_maskirq,
      O => \cached_ascii_instr[1]_i_3_n_0\
    );
\cached_ascii_instr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111011"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_or,
      I2 => instr_sll,
      I3 => instr_sub,
      I4 => instr_slt,
      I5 => instr_sltu,
      O => \cached_ascii_instr[1]_i_4_n_0\
    );
\cached_ascii_instr[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \cached_ascii_instr[1]_i_7_n_0\,
      I1 => \cached_ascii_instr[9]_i_3_n_0\,
      I2 => \alu_out_q[30]_i_14_n_0\,
      I3 => instr_add,
      I4 => \cached_ascii_instr[1]_i_8_n_0\,
      O => \cached_ascii_instr[1]_i_5_n_0\
    );
\cached_ascii_instr[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_maskirq,
      I2 => instr_rdinstr,
      I3 => \cached_ascii_instr[50]_i_3_n_0\,
      I4 => instr_waitirq,
      I5 => instr_rdinstrh,
      O => \cached_ascii_instr[1]_i_6_n_0\
    );
\cached_ascii_instr[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => \cached_ascii_instr[1]_i_9_n_0\,
      I1 => instr_lh,
      I2 => instr_lw,
      I3 => \cached_ascii_instr[19]_i_8_n_0\,
      I4 => instr_sw,
      I5 => instr_sb,
      O => \cached_ascii_instr[1]_i_7_n_0\
    );
\cached_ascii_instr[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_andi,
      I2 => instr_ori,
      I3 => instr_xori,
      I4 => instr_sh,
      I5 => instr_sw,
      O => \cached_ascii_instr[1]_i_8_n_0\
    );
\cached_ascii_instr[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F7FFFF"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_86_n_0,
      I1 => instr_auipc,
      I2 => instr_jal,
      I3 => instr_jalr,
      I4 => \cached_ascii_instr[27]_i_5_n_0\,
      I5 => instr_lb,
      O => \cached_ascii_instr[1]_i_9_n_0\
    );
\cached_ascii_instr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080800AAAAAAAA"
    )
        port map (
      I0 => \cached_ascii_instr[62]_i_2_n_0\,
      I1 => \cached_ascii_instr[20]_i_2_n_0\,
      I2 => \cached_ascii_instr[20]_i_3_n_0\,
      I3 => instr_sra,
      I4 => \cached_ascii_instr[20]_i_4_n_0\,
      I5 => \cached_ascii_instr[20]_i_5_n_0\,
      O => \cached_ascii_instr[20]_i_1_n_0\
    );
\cached_ascii_instr[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFFFFFDFFF"
    )
        port map (
      I0 => \cached_ascii_instr[25]_i_7_n_0\,
      I1 => instr_xor,
      I2 => \cached_ascii_instr[20]_i_6_n_0\,
      I3 => \cached_ascii_instr[20]_i_7_n_0\,
      I4 => \cached_ascii_instr[20]_i_8_n_0\,
      I5 => instr_add,
      O => \cached_ascii_instr[20]_i_2_n_0\
    );
\cached_ascii_instr[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => instr_rdcycleh,
      I2 => instr_or,
      I3 => instr_and,
      O => \cached_ascii_instr[20]_i_3_n_0\
    );
\cached_ascii_instr[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => instr_srl,
      I1 => instr_xor,
      I2 => instr_sltu,
      O => \cached_ascii_instr[20]_i_4_n_0\
    );
\cached_ascii_instr[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdinstrh,
      O => \cached_ascii_instr[20]_i_5_n_0\
    );
\cached_ascii_instr[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_slt,
      I1 => instr_sll,
      I2 => instr_sub,
      O => \cached_ascii_instr[20]_i_6_n_0\
    );
\cached_ascii_instr[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_srai,
      I1 => instr_srli,
      O => \cached_ascii_instr[20]_i_7_n_0\
    );
\cached_ascii_instr[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_andi,
      I2 => instr_ori,
      I3 => instr_xori,
      I4 => instr_sltiu,
      O => \cached_ascii_instr[20]_i_8_n_0\
    );
\cached_ascii_instr[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_72_n_0,
      O => \cached_ascii_instr[22]_i_1_n_0\
    );
\cached_ascii_instr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBABAA"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[24]_i_2_n_0\,
      I2 => \cached_ascii_instr[24]_i_3_n_0\,
      I3 => \cached_ascii_instr[24]_i_4_n_0\,
      I4 => \cached_ascii_instr[24]_i_5_n_0\,
      I5 => \cached_ascii_instr[24]_i_6_n_0\,
      O => \cached_ascii_instr[24]_i_1_n_0\
    );
\cached_ascii_instr[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_lbu,
      I1 => instr_sb,
      I2 => instr_sh,
      I3 => instr_sw,
      I4 => instr_lhu,
      O => \cached_ascii_instr[24]_i_10_n_0\
    );
\cached_ascii_instr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECECECFCECECE"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_waitirq,
      I2 => instr_maskirq,
      I3 => instr_rdinstr,
      I4 => \cached_ascii_instr[54]_i_2_n_0\,
      I5 => instr_rdinstrh,
      O => \cached_ascii_instr[24]_i_2_n_0\
    );
\cached_ascii_instr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC08CC88CC88CC88"
    )
        port map (
      I0 => \cached_ascii_instr[24]_i_7_n_0\,
      I1 => dbg_ascii_instr_inferred_i_75_n_0,
      I2 => \cached_ascii_instr[26]_i_4_n_0\,
      I3 => \cached_ascii_instr[24]_i_8_n_0\,
      I4 => \cached_ascii_instr[24]_i_9_n_0\,
      I5 => \cached_ascii_instr[24]_i_10_n_0\,
      O => \cached_ascii_instr[24]_i_3_n_0\
    );
\cached_ascii_instr[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => instr_sll,
      I1 => \cached_ascii_instr[36]_i_9_n_0\,
      I2 => \cached_ascii_instr[25]_i_7_n_0\,
      I3 => \cached_ascii_instr[10]_i_5_n_0\,
      I4 => instr_slt,
      I5 => instr_xor,
      O => \cached_ascii_instr[24]_i_4_n_0\
    );
\cached_ascii_instr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_maskirq,
      I1 => instr_setq,
      I2 => instr_getq,
      I3 => instr_rdcycle,
      I4 => instr_rdinstrh,
      I5 => instr_rdcycleh,
      O => \cached_ascii_instr[24]_i_5_n_0\
    );
\cached_ascii_instr[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => instr_sra,
      I1 => instr_srl,
      I2 => instr_and,
      I3 => instr_or,
      I4 => instr_xor,
      I5 => instr_sltu,
      O => \cached_ascii_instr[24]_i_6_n_0\
    );
\cached_ascii_instr[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_addi,
      I1 => instr_slti,
      O => \cached_ascii_instr[24]_i_7_n_0\
    );
\cached_ascii_instr[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_sltiu,
      I1 => instr_xori,
      I2 => instr_ori,
      O => \cached_ascii_instr[24]_i_8_n_0\
    );
\cached_ascii_instr[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_jal,
      I2 => instr_jalr,
      I3 => instr_bne,
      I4 => instr_beq,
      O => \cached_ascii_instr[24]_i_9_n_0\
    );
\cached_ascii_instr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
        port map (
      I0 => \cached_ascii_instr[25]_i_2_n_0\,
      I1 => \cached_ascii_instr[25]_i_3_n_0\,
      I2 => instr_timer,
      I3 => instr_waitirq,
      I4 => instr_retirq,
      I5 => instr_maskirq,
      O => \cached_ascii_instr[25]_i_1_n_0\
    );
\cached_ascii_instr[25]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_lh,
      I1 => instr_lb,
      O => \cached_ascii_instr[25]_i_10_n_0\
    );
\cached_ascii_instr[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF4FFFFF"
    )
        port map (
      I0 => \cached_ascii_instr[20]_i_4_n_0\,
      I1 => \cached_ascii_instr[36]_i_2_n_0\,
      I2 => \cached_ascii_instr[54]_i_2_n_0\,
      I3 => instr_maskirq,
      I4 => \cached_ascii_instr[33]_i_3_n_0\,
      I5 => instr_rdinstrh,
      O => \cached_ascii_instr[25]_i_2_n_0\
    );
\cached_ascii_instr[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F10000000000"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_80_n_0,
      I1 => \cached_ascii_instr[25]_i_4_n_0\,
      I2 => \cached_ascii_instr[25]_i_5_n_0\,
      I3 => \cached_ascii_instr[33]_i_6_n_0\,
      I4 => \cached_ascii_instr[25]_i_6_n_0\,
      I5 => \cached_ascii_instr[25]_i_7_n_0\,
      O => \cached_ascii_instr[25]_i_3_n_0\
    );
\cached_ascii_instr[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDDDD0"
    )
        port map (
      I0 => \cached_ascii_instr[25]_i_8_n_0\,
      I1 => instr_addi,
      I2 => is_lbu_lhu_lw_i_1_n_0,
      I3 => instr_sb,
      I4 => \cached_ascii_instr[25]_i_9_n_0\,
      I5 => instr_slti,
      O => \cached_ascii_instr[25]_i_4_n_0\
    );
\cached_ascii_instr[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_srli,
      I2 => instr_srai,
      O => \cached_ascii_instr[25]_i_5_n_0\
    );
\cached_ascii_instr[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => instr_and,
      I2 => instr_xor,
      I3 => instr_or,
      O => \cached_ascii_instr[25]_i_6_n_0\
    );
\cached_ascii_instr[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_sra,
      I1 => instr_srl,
      O => \cached_ascii_instr[25]_i_7_n_0\
    );
\cached_ascii_instr[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A8"
    )
        port map (
      I0 => \cached_ascii_instr[24]_i_10_n_0\,
      I1 => instr_bgeu,
      I2 => instr_bltu,
      I3 => instr_lw,
      I4 => instr_lb,
      I5 => instr_lh,
      O => \cached_ascii_instr[25]_i_8_n_0\
    );
\cached_ascii_instr[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => instr_sh,
      I1 => instr_sw,
      I2 => instr_jalr,
      I3 => instr_addi,
      I4 => \cached_ascii_instr[25]_i_10_n_0\,
      I5 => \cached_ascii_instr[27]_i_5_n_0\,
      O => \cached_ascii_instr[25]_i_9_n_0\
    );
\cached_ascii_instr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00000AAA2"
    )
        port map (
      I0 => \cached_ascii_instr[26]_i_2_n_0\,
      I1 => instr_setq,
      I2 => instr_waitirq,
      I3 => instr_retirq,
      I4 => instr_timer,
      I5 => instr_maskirq,
      O => \cached_ascii_instr[26]_i_1_n_0\
    );
\cached_ascii_instr[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \cached_ascii_instr[26]_i_3_n_0\,
      I1 => \cached_ascii_instr[26]_i_4_n_0\,
      I2 => \cached_ascii_instr[26]_i_5_n_0\,
      I3 => instr_sltu,
      I4 => instr_slt,
      I5 => \cached_ascii_instr[26]_i_6_n_0\,
      O => \cached_ascii_instr[26]_i_2_n_0\
    );
\cached_ascii_instr[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => instr_rdinstr,
      I2 => instr_getq,
      I3 => instr_waitirq,
      I4 => instr_retirq,
      I5 => \cached_ascii_instr[26]_i_7_n_0\,
      O => \cached_ascii_instr[26]_i_3_n_0\
    );
\cached_ascii_instr[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => instr_lh,
      I1 => instr_lb,
      I2 => instr_lw,
      I3 => dbg_ascii_instr_inferred_i_86_n_0,
      I4 => instr_bge,
      I5 => instr_blt,
      O => \cached_ascii_instr[26]_i_4_n_0\
    );
\cached_ascii_instr[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_88_n_0,
      I1 => \cached_ascii_instr[32]_i_6_n_0\,
      I2 => instr_auipc,
      I3 => instr_xori,
      I4 => \cached_ascii_instr[24]_i_7_n_0\,
      I5 => \cached_ascii_instr[26]_i_8_n_0\,
      O => \cached_ascii_instr[26]_i_5_n_0\
    );
\cached_ascii_instr[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_srli,
      I2 => instr_srai,
      I3 => instr_add,
      I4 => instr_sub,
      I5 => instr_sll,
      O => \cached_ascii_instr[26]_i_6_n_0\
    );
\cached_ascii_instr[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \cached_ascii_instr[33]_i_6_n_0\,
      I1 => dbg_ascii_instr_inferred_i_75_n_0,
      I2 => \cached_ascii_instr[19]_i_10_n_0\,
      I3 => \cached_ascii_instr[33]_i_5_n_0\,
      I4 => \cached_ascii_instr[33]_i_4_n_0\,
      I5 => \cached_ascii_instr[26]_i_9_n_0\,
      O => \cached_ascii_instr[26]_i_7_n_0\
    );
\cached_ascii_instr[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \cached_ascii_instr[18]_i_7_n_0\,
      I1 => instr_lhu,
      I2 => instr_lbu,
      I3 => instr_ori,
      I4 => instr_andi,
      I5 => \cached_ascii_instr[1]_i_2_n_0\,
      O => \cached_ascii_instr[26]_i_8_n_0\
    );
\cached_ascii_instr[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => instr_rdcycleh,
      O => \cached_ascii_instr[26]_i_9_n_0\
    );
\cached_ascii_instr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \cached_ascii_instr[36]_i_5_n_0\,
      I1 => \cached_ascii_instr[50]_i_2_n_0\,
      I2 => instr_rdinstrh,
      I3 => instr_waitirq,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \cached_ascii_instr[27]_i_2_n_0\,
      O => \cached_ascii_instr[27]_i_1_n_0\
    );
\cached_ascii_instr[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdcycle,
      I2 => \cached_ascii_instr[27]_i_3_n_0\,
      I3 => dbg_ascii_instr_inferred_i_81_n_0,
      I4 => \cached_ascii_instr[36]_i_4_n_0\,
      I5 => \cached_ascii_instr[27]_i_4_n_0\,
      O => \cached_ascii_instr[27]_i_2_n_0\
    );
\cached_ascii_instr[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => \cached_ascii_instr[32]_i_7_n_0\,
      I1 => instr_sltiu,
      I2 => instr_xori,
      I3 => \cached_ascii_instr[19]_i_3_n_0\,
      I4 => \cached_ascii_instr[36]_i_9_n_0\,
      I5 => \cached_ascii_instr[20]_i_7_n_0\,
      O => \cached_ascii_instr[27]_i_3_n_0\
    );
\cached_ascii_instr[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \cached_ascii_instr[10]_i_5_n_0\,
      I1 => instr_sra,
      I2 => \cached_ascii_instr[36]_i_8_n_0\,
      I3 => \cached_ascii_instr[27]_i_5_n_0\,
      I4 => dbg_ascii_instr_inferred_i_79_n_0,
      I5 => instr_jalr,
      O => \cached_ascii_instr[27]_i_4_n_0\
    );
\cached_ascii_instr[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_beq,
      I1 => instr_bne,
      I2 => instr_blt,
      I3 => instr_bge,
      O => \cached_ascii_instr[27]_i_5_n_0\
    );
\cached_ascii_instr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \cached_ascii_instr[28]_i_2_n_0\,
      I1 => instr_setq,
      I2 => instr_retirq,
      I3 => instr_waitirq,
      I4 => instr_rdinstrh,
      I5 => \cached_ascii_instr[28]_i_3_n_0\,
      O => \cached_ascii_instr[28]_i_1_n_0\
    );
\cached_ascii_instr[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000002"
    )
        port map (
      I0 => \cached_ascii_instr[33]_i_3_n_0\,
      I1 => instr_sra,
      I2 => instr_and,
      I3 => instr_or,
      I4 => \cached_ascii_instr[28]_i_4_n_0\,
      I5 => instr_rdcycle,
      O => \cached_ascii_instr[28]_i_2_n_0\
    );
\cached_ascii_instr[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEECCEECCEFCCEE"
    )
        port map (
      I0 => instr_maskirq,
      I1 => instr_timer,
      I2 => instr_retirq,
      I3 => instr_waitirq,
      I4 => instr_getq,
      I5 => instr_setq,
      O => \cached_ascii_instr[28]_i_3_n_0\
    );
\cached_ascii_instr[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFCFDFCFDFDFD"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_xor,
      I2 => instr_srl,
      I3 => \cached_ascii_instr[33]_i_6_n_0\,
      I4 => \cached_ascii_instr[28]_i_5_n_0\,
      I5 => \cached_ascii_instr[28]_i_6_n_0\,
      O => \cached_ascii_instr[28]_i_4_n_0\
    );
\cached_ascii_instr[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFDDDDDDDDD"
    )
        port map (
      I0 => \cached_ascii_instr[20]_i_7_n_0\,
      I1 => instr_slli,
      I2 => instr_slti,
      I3 => instr_sltiu,
      I4 => instr_xori,
      I5 => \cached_ascii_instr[36]_i_10_n_0\,
      O => \cached_ascii_instr[28]_i_5_n_0\
    );
\cached_ascii_instr[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \cached_ascii_instr[28]_i_7_n_0\,
      I1 => \cached_ascii_instr[28]_i_8_n_0\,
      I2 => \cached_ascii_instr[28]_i_9_n_0\,
      I3 => \cached_ascii_instr[4]_i_5_n_0\,
      I4 => instr_jal,
      I5 => instr_auipc,
      O => \cached_ascii_instr[28]_i_6_n_0\
    );
\cached_ascii_instr[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_lh,
      I1 => instr_lw,
      I2 => instr_lhu,
      I3 => instr_lbu,
      I4 => \cached_ascii_instr[16]_i_10_n_0\,
      O => \cached_ascii_instr[28]_i_7_n_0\
    );
\cached_ascii_instr[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => instr_lb,
      I1 => instr_bne,
      I2 => instr_ori,
      I3 => instr_andi,
      I4 => instr_sltiu,
      I5 => dbg_ascii_instr_inferred_i_86_n_0,
      O => \cached_ascii_instr[28]_i_8_n_0\
    );
\cached_ascii_instr[28]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_bge,
      I1 => instr_blt,
      O => \cached_ascii_instr[28]_i_9_n_0\
    );
\cached_ascii_instr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000000000"
    )
        port map (
      I0 => \cached_ascii_instr[11]_i_5_n_0\,
      I1 => \cached_ascii_instr[2]_i_2_n_0\,
      I2 => \cached_ascii_instr[33]_i_3_n_0\,
      I3 => instr_waitirq,
      I4 => instr_rdinstrh,
      I5 => \cached_ascii_instr[35]_i_2_n_0\,
      O => \cached_ascii_instr[2]_i_1_n_0\
    );
\cached_ascii_instr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE00E0"
    )
        port map (
      I0 => \cached_ascii_instr[2]_i_3_n_0\,
      I1 => \cached_ascii_instr[2]_i_4_n_0\,
      I2 => instr_srl,
      I3 => instr_or,
      I4 => \cached_ascii_instr[1]_i_4_n_0\,
      I5 => instr_sra,
      O => \cached_ascii_instr[2]_i_2_n_0\
    );
\cached_ascii_instr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => instr_sltiu,
      I1 => \cached_ascii_instr[20]_i_7_n_0\,
      I2 => \cached_ascii_instr[32]_i_8_n_0\,
      I3 => instr_srl,
      I4 => \cached_ascii_instr[2]_i_5_n_0\,
      I5 => \cached_ascii_instr[2]_i_6_n_0\,
      O => \cached_ascii_instr[2]_i_3_n_0\
    );
\cached_ascii_instr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEFE"
    )
        port map (
      I0 => \cached_ascii_instr[2]_i_7_n_0\,
      I1 => is_lbu_lhu_lw_i_1_n_0,
      I2 => instr_bgeu,
      I3 => \cached_ascii_instr[4]_i_5_n_0\,
      I4 => instr_jal,
      I5 => \cached_ascii_instr[2]_i_8_n_0\,
      O => \cached_ascii_instr[2]_i_4_n_0\
    );
\cached_ascii_instr[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_slt,
      I2 => instr_add,
      I3 => instr_sll,
      O => \cached_ascii_instr[2]_i_5_n_0\
    );
\cached_ascii_instr[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => instr_andi,
      I1 => \cached_ascii_instr[20]_i_7_n_0\,
      I2 => \cached_ascii_instr[16]_i_6_n_0\,
      I3 => instr_sw,
      I4 => instr_slli,
      I5 => \cached_ascii_instr[24]_i_7_n_0\,
      O => \cached_ascii_instr[2]_i_6_n_0\
    );
\cached_ascii_instr[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_bltu,
      I1 => instr_bne,
      I2 => instr_blt,
      I3 => instr_bge,
      O => \cached_ascii_instr[2]_i_7_n_0\
    );
\cached_ascii_instr[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cached_ascii_instr[2]_i_9_n_0\,
      I1 => \cached_ascii_instr[4]_i_9_n_0\,
      I2 => \cached_ascii_instr[24]_i_7_n_0\,
      I3 => \cached_ascii_instr[20]_i_7_n_0\,
      I4 => \cached_ascii_instr[4]_i_8_n_0\,
      I5 => \cached_ascii_instr[16]_i_6_n_0\,
      O => \cached_ascii_instr[2]_i_8_n_0\
    );
\cached_ascii_instr[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_andi,
      O => \cached_ascii_instr[2]_i_9_n_0\
    );
\cached_ascii_instr[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_71_n_0,
      O => \cached_ascii_instr[30]_i_1_n_0\
    );
\cached_ascii_instr[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444455555555"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[42]_i_3_n_0\,
      I2 => \cached_ascii_instr[32]_i_2_n_0\,
      I3 => instr_rdcycle,
      I4 => \cached_ascii_instr[33]_i_3_n_0\,
      I5 => \cached_ascii_instr[32]_i_3_n_0\,
      O => \cached_ascii_instr[32]_i_1_n_0\
    );
\cached_ascii_instr[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200000000"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_slti,
      I2 => instr_addi,
      I3 => \cached_ascii_instr[32]_i_4_n_0\,
      I4 => instr_sltiu,
      I5 => \cached_ascii_instr[32]_i_5_n_0\,
      O => \cached_ascii_instr[32]_i_2_n_0\
    );
\cached_ascii_instr[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_maskirq,
      I2 => instr_retirq,
      O => \cached_ascii_instr[32]_i_3_n_0\
    );
\cached_ascii_instr[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \cached_ascii_instr[24]_i_10_n_0\,
      I1 => dbg_ascii_instr_inferred_i_84_n_0,
      I2 => \cached_ascii_instr[32]_i_6_n_0\,
      I3 => instr_blt,
      I4 => instr_bge,
      I5 => dbg_ascii_instr_inferred_i_86_n_0,
      O => \cached_ascii_instr[32]_i_4_n_0\
    );
\cached_ascii_instr[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \cached_ascii_instr[32]_i_7_n_0\,
      I1 => \cached_ascii_instr[32]_i_8_n_0\,
      I2 => instr_add,
      I3 => instr_sub,
      I4 => instr_srli,
      I5 => instr_srai,
      O => \cached_ascii_instr[32]_i_5_n_0\
    );
\cached_ascii_instr[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_beq,
      I1 => instr_bne,
      I2 => instr_jalr,
      I3 => instr_jal,
      O => \cached_ascii_instr[32]_i_6_n_0\
    );
\cached_ascii_instr[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_sltu,
      I2 => instr_sll,
      I3 => instr_slt,
      I4 => \cached_ascii_instr[25]_i_7_n_0\,
      I5 => \cached_ascii_instr[10]_i_5_n_0\,
      O => \cached_ascii_instr[32]_i_7_n_0\
    );
\cached_ascii_instr[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_xori,
      I1 => instr_ori,
      I2 => instr_andi,
      I3 => instr_slli,
      O => \cached_ascii_instr[32]_i_8_n_0\
    );
\cached_ascii_instr[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888C8C8C888C888"
    )
        port map (
      I0 => instr_maskirq,
      I1 => dbg_ascii_instr_inferred_i_67_n_0,
      I2 => \cached_ascii_instr[50]_i_3_n_0\,
      I3 => instr_rdinstrh,
      I4 => \cached_ascii_instr[33]_i_2_n_0\,
      I5 => \cached_ascii_instr[33]_i_3_n_0\,
      O => \cached_ascii_instr[33]_i_1_n_0\
    );
\cached_ascii_instr[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555555555555"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => \cached_ascii_instr[10]_i_5_n_0\,
      I2 => \cached_ascii_instr[33]_i_4_n_0\,
      I3 => \cached_ascii_instr[33]_i_5_n_0\,
      I4 => dbg_ascii_instr_inferred_i_75_n_0,
      I5 => \cached_ascii_instr[33]_i_6_n_0\,
      O => \cached_ascii_instr[33]_i_2_n_0\
    );
\cached_ascii_instr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdcycleh,
      O => \cached_ascii_instr[33]_i_3_n_0\
    );
\cached_ascii_instr[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_srl,
      I2 => instr_sltu,
      I3 => instr_sra,
      O => \cached_ascii_instr[33]_i_4_n_0\
    );
\cached_ascii_instr[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => instr_xori,
      I1 => instr_ori,
      I2 => instr_sltiu,
      O => \cached_ascii_instr[33]_i_5_n_0\
    );
\cached_ascii_instr[33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_add,
      I1 => instr_sub,
      I2 => instr_slt,
      I3 => instr_sll,
      O => \cached_ascii_instr[33]_i_6_n_0\
    );
\cached_ascii_instr[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1111FFFF1000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => instr_waitirq,
      I2 => instr_rdinstrh,
      I3 => \cached_ascii_instr[54]_i_2_n_0\,
      I4 => instr_timer,
      I5 => instr_retirq,
      O => \cached_ascii_instr[34]_i_1_n_0\
    );
\cached_ascii_instr[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC55005500"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_rdcycleh,
      I2 => instr_rdinstr,
      I3 => instr_waitirq,
      I4 => instr_rdinstrh,
      I5 => \cached_ascii_instr[35]_i_2_n_0\,
      O => \cached_ascii_instr[35]_i_1_n_0\
    );
\cached_ascii_instr[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      I2 => instr_retirq,
      I3 => instr_maskirq,
      I4 => instr_timer,
      O => \cached_ascii_instr[35]_i_2_n_0\
    );
\cached_ascii_instr[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => \cached_ascii_instr[36]_i_2_n_0\,
      I1 => \cached_ascii_instr[36]_i_3_n_0\,
      I2 => \cached_ascii_instr[36]_i_4_n_0\,
      I3 => \cached_ascii_instr[36]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_2_n_0\,
      I5 => \cached_ascii_instr[36]_i_6_n_0\,
      O => \cached_ascii_instr[36]_i_1_n_0\
    );
\cached_ascii_instr[36]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_andi,
      I1 => instr_ori,
      O => \cached_ascii_instr[36]_i_10_n_0\
    );
\cached_ascii_instr[36]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => instr_and,
      I2 => instr_or,
      I3 => instr_sra,
      O => \cached_ascii_instr[36]_i_2_n_0\
    );
\cached_ascii_instr[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_waitirq,
      I2 => instr_rdinstr,
      I3 => \cached_ascii_instr[36]_i_7_n_0\,
      I4 => \cached_ascii_instr[36]_i_8_n_0\,
      I5 => \cached_ascii_instr[42]_i_3_n_0\,
      O => \cached_ascii_instr[36]_i_3_n_0\
    );
\cached_ascii_instr[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => instr_srai,
      I1 => \cached_ascii_instr[36]_i_9_n_0\,
      I2 => instr_sll,
      I3 => \cached_ascii_instr[36]_i_10_n_0\,
      I4 => instr_srli,
      I5 => instr_slli,
      O => \cached_ascii_instr[36]_i_4_n_0\
    );
\cached_ascii_instr[36]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_waitirq,
      I2 => instr_maskirq,
      O => \cached_ascii_instr[36]_i_5_n_0\
    );
\cached_ascii_instr[36]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_setq,
      I2 => instr_getq,
      I3 => instr_waitirq,
      I4 => instr_rdinstrh,
      O => \cached_ascii_instr[36]_i_6_n_0\
    );
\cached_ascii_instr[36]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => instr_xori,
      I1 => instr_sltiu,
      O => \cached_ascii_instr[36]_i_7_n_0\
    );
\cached_ascii_instr[36]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_slt,
      I2 => instr_xor,
      I3 => instr_srl,
      O => \cached_ascii_instr[36]_i_8_n_0\
    );
\cached_ascii_instr[36]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_sub,
      I1 => instr_add,
      O => \cached_ascii_instr[36]_i_9_n_0\
    );
\cached_ascii_instr[38]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_70_n_0,
      O => \cached_ascii_instr[38]_i_1_n_0\
    );
\cached_ascii_instr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_5_n_0\,
      I1 => \cached_ascii_instr[3]_i_2_n_0\,
      I2 => instr_rdcycleh,
      I3 => instr_rdinstrh,
      I4 => \cached_ascii_instr[36]_i_2_n_0\,
      I5 => instr_srl,
      O => \cached_ascii_instr[3]_i_1_n_0\
    );
\cached_ascii_instr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \cached_ascii_instr[3]_i_3_n_0\,
      I1 => \cached_ascii_instr[19]_i_10_n_0\,
      I2 => instr_sltu,
      I3 => instr_slt,
      I4 => instr_xor,
      I5 => instr_sra,
      O => \cached_ascii_instr[3]_i_2_n_0\
    );
\cached_ascii_instr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => instr_sll,
      I1 => \cached_ascii_instr[20]_i_7_n_0\,
      I2 => \cached_ascii_instr[32]_i_8_n_0\,
      I3 => instr_sltiu,
      I4 => \cached_ascii_instr[3]_i_4_n_0\,
      I5 => \cached_ascii_instr[36]_i_9_n_0\,
      O => \cached_ascii_instr[3]_i_3_n_0\
    );
\cached_ascii_instr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFFFFFF4FF"
    )
        port map (
      I0 => is_lbu_lhu_lw_i_1_n_0,
      I1 => \cached_ascii_instr[3]_i_5_n_0\,
      I2 => \cached_ascii_instr[3]_i_6_n_0\,
      I3 => \cached_ascii_instr[32]_i_8_n_0\,
      I4 => instr_sh,
      I5 => instr_sw,
      O => \cached_ascii_instr[3]_i_4_n_0\
    );
\cached_ascii_instr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cached_ascii_instr[4]_i_5_n_0\,
      I1 => instr_sb,
      I2 => instr_bgeu,
      I3 => instr_lb,
      I4 => \cached_ascii_instr[3]_i_7_n_0\,
      I5 => \cached_ascii_instr[2]_i_7_n_0\,
      O => \cached_ascii_instr[3]_i_5_n_0\
    );
\cached_ascii_instr[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => instr_slti,
      I1 => instr_addi,
      I2 => is_lbu_lhu_lw_i_1_n_0,
      I3 => instr_lh,
      I4 => instr_sw,
      I5 => instr_sb,
      O => \cached_ascii_instr[3]_i_6_n_0\
    );
\cached_ascii_instr[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => instr_jal,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \cached_ascii_instr[3]_i_7_n_0\
    );
\cached_ascii_instr[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA0000"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_rdinstr,
      I2 => instr_rdcycleh,
      I3 => \cached_ascii_instr[42]_i_3_n_0\,
      I4 => dbg_ascii_instr_inferred_i_67_n_0,
      I5 => instr_maskirq,
      O => \cached_ascii_instr[41]_i_1_n_0\
    );
\cached_ascii_instr[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005400"
    )
        port map (
      I0 => \cached_ascii_instr[42]_i_2_n_0\,
      I1 => instr_rdcycle,
      I2 => instr_rdinstr,
      I3 => \cached_ascii_instr[42]_i_3_n_0\,
      I4 => instr_rdcycleh,
      I5 => instr_waitirq,
      O => \cached_ascii_instr[42]_i_1_n_0\
    );
\cached_ascii_instr[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_maskirq,
      I2 => instr_retirq,
      O => \cached_ascii_instr[42]_i_2_n_0\
    );
\cached_ascii_instr[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      I2 => instr_rdinstrh,
      O => \cached_ascii_instr[42]_i_3_n_0\
    );
\cached_ascii_instr[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_maskirq,
      I2 => instr_timer,
      I3 => instr_waitirq,
      I4 => \cached_ascii_instr[54]_i_2_n_0\,
      I5 => instr_rdinstrh,
      O => \cached_ascii_instr[43]_i_1_n_0\
    );
\cached_ascii_instr[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => instr_retirq,
      O => \cached_ascii_instr[44]_i_1_n_0\
    );
\cached_ascii_instr[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555545554"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_waitirq,
      I2 => instr_maskirq,
      I3 => instr_retirq,
      I4 => \cached_ascii_instr[54]_i_3_n_0\,
      I5 => \cached_ascii_instr[54]_i_2_n_0\,
      O => \cached_ascii_instr[46]_i_1_n_0\
    );
\cached_ascii_instr[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_waitirq,
      I2 => instr_maskirq,
      O => \cached_ascii_instr[48]_i_1_n_0\
    );
\cached_ascii_instr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFEEFFE0FFE0FF"
    )
        port map (
      I0 => \cached_ascii_instr[4]_i_2_n_0\,
      I1 => \cached_ascii_instr[4]_i_3_n_0\,
      I2 => \cached_ascii_instr[4]_i_4_n_0\,
      I3 => \cached_ascii_instr[62]_i_2_n_0\,
      I4 => instr_rdinstrh,
      I5 => instr_rdinstr,
      O => \cached_ascii_instr[4]_i_1_n_0\
    );
\cached_ascii_instr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFEFFFE"
    )
        port map (
      I0 => is_lbu_lhu_lw_i_1_n_0,
      I1 => instr_sw,
      I2 => instr_blt,
      I3 => \cached_ascii_instr[4]_i_5_n_0\,
      I4 => instr_bne,
      I5 => instr_bge,
      O => \cached_ascii_instr[4]_i_2_n_0\
    );
\cached_ascii_instr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_2_n_0\,
      I1 => instr_bgeu,
      I2 => instr_bltu,
      I3 => instr_sltiu,
      I4 => instr_slt,
      I5 => instr_rdinstr,
      O => \cached_ascii_instr[4]_i_3_n_0\
    );
\cached_ascii_instr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEFE"
    )
        port map (
      I0 => instr_slt,
      I1 => \cached_ascii_instr[16]_i_2_n_0\,
      I2 => \cached_ascii_instr[4]_i_6_n_0\,
      I3 => \cached_ascii_instr[4]_i_7_n_0\,
      I4 => \cached_ascii_instr[17]_i_2_n_0\,
      I5 => \cached_ascii_instr[1]_i_2_n_0\,
      O => \cached_ascii_instr[4]_i_4_n_0\
    );
\cached_ascii_instr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_jalr,
      I1 => instr_beq,
      O => \cached_ascii_instr[4]_i_5_n_0\
    );
\cached_ascii_instr[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => instr_andi,
      I1 => instr_sll,
      I2 => \cached_ascii_instr[36]_i_9_n_0\,
      I3 => instr_srai,
      I4 => instr_srli,
      I5 => instr_slli,
      O => \cached_ascii_instr[4]_i_6_n_0\
    );
\cached_ascii_instr[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00515555FFFFFFFF"
    )
        port map (
      I0 => instr_sltiu,
      I1 => \cached_ascii_instr[4]_i_8_n_0\,
      I2 => \cached_ascii_instr[4]_i_9_n_0\,
      I3 => instr_sw,
      I4 => \cached_ascii_instr[24]_i_7_n_0\,
      I5 => \cached_ascii_instr[16]_i_6_n_0\,
      O => \cached_ascii_instr[4]_i_7_n_0\
    );
\cached_ascii_instr[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_sb,
      I1 => instr_sh,
      O => \cached_ascii_instr[4]_i_8_n_0\
    );
\cached_ascii_instr[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => instr_lb,
      I1 => instr_lh,
      I2 => instr_lbu,
      I3 => instr_lw,
      I4 => instr_lhu,
      O => \cached_ascii_instr[4]_i_9_n_0\
    );
\cached_ascii_instr[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEEEEE"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_maskirq,
      I2 => instr_rdinstrh,
      I3 => \cached_ascii_instr[50]_i_2_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => instr_timer,
      O => \cached_ascii_instr[50]_i_1_n_0\
    );
\cached_ascii_instr[50]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => instr_rdinstr,
      O => \cached_ascii_instr[50]_i_2_n_0\
    );
\cached_ascii_instr[50]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      I2 => instr_retirq,
      O => \cached_ascii_instr[50]_i_3_n_0\
    );
\cached_ascii_instr[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => instr_maskirq,
      I1 => instr_waitirq,
      I2 => instr_timer,
      O => \cached_ascii_instr[51]_i_1_n_0\
    );
\cached_ascii_instr[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_69_n_0,
      I1 => instr_waitirq,
      I2 => instr_timer,
      O => \cached_ascii_instr[52]_i_1_n_0\
    );
\cached_ascii_instr[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333330010"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_timer,
      I2 => \cached_ascii_instr[54]_i_2_n_0\,
      I3 => \cached_ascii_instr[54]_i_3_n_0\,
      I4 => instr_waitirq,
      I5 => instr_maskirq,
      O => \cached_ascii_instr[54]_i_1_n_0\
    );
\cached_ascii_instr[54]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      O => \cached_ascii_instr[54]_i_2_n_0\
    );
\cached_ascii_instr[54]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => instr_rdinstr,
      I2 => instr_rdcycle,
      I3 => instr_rdcycleh,
      O => \cached_ascii_instr[54]_i_3_n_0\
    );
\cached_ascii_instr[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \cached_ascii_instr[62]_i_2_n_0\,
      I1 => instr_rdcycleh,
      I2 => instr_rdinstr,
      I3 => instr_rdinstrh,
      O => \cached_ascii_instr[62]_i_1_n_0\
    );
\cached_ascii_instr[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => instr_maskirq,
      I1 => instr_timer,
      I2 => instr_waitirq,
      I3 => instr_retirq,
      I4 => instr_setq,
      I5 => instr_getq,
      O => \cached_ascii_instr[62]_i_2_n_0\
    );
\cached_ascii_instr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000FF00"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_4_n_0\,
      I1 => \cached_ascii_instr[19]_i_2_n_0\,
      I2 => \cached_ascii_instr[8]_i_2_n_0\,
      I3 => \cached_ascii_instr[32]_i_3_n_0\,
      I4 => \cached_ascii_instr[8]_i_3_n_0\,
      I5 => instr_timer,
      O => \cached_ascii_instr[8]_i_1_n_0\
    );
\cached_ascii_instr[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_bne,
      I1 => instr_blt,
      O => \cached_ascii_instr[8]_i_10_n_0\
    );
\cached_ascii_instr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FD55"
    )
        port map (
      I0 => \cached_ascii_instr[1]_i_4_n_0\,
      I1 => instr_srai,
      I2 => \cached_ascii_instr[8]_i_4_n_0\,
      I3 => \cached_ascii_instr[8]_i_5_n_0\,
      I4 => instr_add,
      I5 => instr_sll,
      O => \cached_ascii_instr[8]_i_2_n_0\
    );
\cached_ascii_instr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdcycleh,
      I2 => instr_rdinstrh,
      I3 => instr_setq,
      I4 => instr_getq,
      O => \cached_ascii_instr[8]_i_3_n_0\
    );
\cached_ascii_instr[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022002202"
    )
        port map (
      I0 => \cached_ascii_instr[8]_i_6_n_0\,
      I1 => instr_xori,
      I2 => instr_slti,
      I3 => instr_sltiu,
      I4 => instr_addi,
      I5 => \cached_ascii_instr[8]_i_7_n_0\,
      O => \cached_ascii_instr[8]_i_4_n_0\
    );
\cached_ascii_instr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_slt,
      I1 => instr_sltu,
      O => \cached_ascii_instr[8]_i_5_n_0\
    );
\cached_ascii_instr[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDDDDDDDDD"
    )
        port map (
      I0 => \cached_ascii_instr[18]_i_7_n_0\,
      I1 => instr_sltiu,
      I2 => \cached_ascii_instr[8]_i_8_n_0\,
      I3 => \cached_ascii_instr[8]_i_9_n_0\,
      I4 => dbg_ascii_instr_inferred_i_84_n_0,
      I5 => \cached_ascii_instr[19]_i_8_n_0\,
      O => \cached_ascii_instr[8]_i_6_n_0\
    );
\cached_ascii_instr[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_srli,
      I2 => instr_ori,
      I3 => instr_andi,
      O => \cached_ascii_instr[8]_i_7_n_0\
    );
\cached_ascii_instr[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFFB"
    )
        port map (
      I0 => instr_bltu,
      I1 => instr_beq,
      I2 => instr_blt,
      I3 => instr_bne,
      I4 => instr_bge,
      I5 => instr_bgeu,
      O => \cached_ascii_instr[8]_i_8_n_0\
    );
\cached_ascii_instr[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000001000"
    )
        port map (
      I0 => instr_jalr,
      I1 => instr_bltu,
      I2 => \cached_ascii_instr[8]_i_10_n_0\,
      I3 => instr_lui,
      I4 => instr_auipc,
      I5 => instr_jal,
      O => \cached_ascii_instr[8]_i_9_n_0\
    );
\cached_ascii_instr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100055555555"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_rdcycle,
      I2 => \cached_ascii_instr[33]_i_3_n_0\,
      I3 => \cached_ascii_instr[54]_i_2_n_0\,
      I4 => \cached_ascii_instr[9]_i_2_n_0\,
      I5 => \cached_ascii_instr[10]_i_6_n_0\,
      O => \cached_ascii_instr[9]_i_1_n_0\
    );
\cached_ascii_instr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_75_n_0,
      I1 => instr_sub,
      I2 => instr_add,
      I3 => \cached_ascii_instr[9]_i_3_n_0\,
      I4 => \cached_ascii_instr[9]_i_4_n_0\,
      I5 => \cached_ascii_instr[9]_i_5_n_0\,
      O => \cached_ascii_instr[9]_i_2_n_0\
    );
\cached_ascii_instr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_sll,
      I1 => instr_slt,
      I2 => instr_sltu,
      I3 => instr_sltiu,
      I4 => instr_slti,
      I5 => instr_addi,
      O => \cached_ascii_instr[9]_i_3_n_0\
    );
\cached_ascii_instr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000EF00"
    )
        port map (
      I0 => \cached_ascii_instr[9]_i_6_n_0\,
      I1 => instr_lw,
      I2 => \cached_ascii_instr[9]_i_7_n_0\,
      I3 => \cached_ascii_instr[18]_i_7_n_0\,
      I4 => instr_lbu,
      I5 => instr_lhu,
      O => \cached_ascii_instr[9]_i_4_n_0\
    );
\cached_ascii_instr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => \cached_ascii_instr[16]_i_6_n_0\,
      I1 => instr_sltu,
      I2 => instr_slt,
      I3 => \cached_ascii_instr[4]_i_6_n_0\,
      I4 => dbg_ascii_instr_inferred_i_88_n_0,
      I5 => instr_and,
      O => \cached_ascii_instr[9]_i_5_n_0\
    );
\cached_ascii_instr[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => instr_bne,
      I1 => instr_blt,
      I2 => instr_bge,
      O => \cached_ascii_instr[9]_i_6_n_0\
    );
\cached_ascii_instr[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_bltu,
      I1 => instr_bgeu,
      I2 => instr_lb,
      I3 => instr_lh,
      O => \cached_ascii_instr[9]_i_7_n_0\
    );
\cached_ascii_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[0]_i_1_n_0\,
      Q => cached_ascii_instr(0),
      R => '0'
    );
\cached_ascii_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[10]_i_1_n_0\,
      Q => cached_ascii_instr(10),
      R => '0'
    );
\cached_ascii_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[11]_i_1_n_0\,
      Q => cached_ascii_instr(11),
      R => '0'
    );
\cached_ascii_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[12]_i_1_n_0\,
      Q => cached_ascii_instr(12),
      R => '0'
    );
\cached_ascii_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[14]_i_1_n_0\,
      Q => cached_ascii_instr(13),
      R => '0'
    );
\cached_ascii_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[14]_i_1_n_0\,
      Q => cached_ascii_instr(14),
      R => '0'
    );
\cached_ascii_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[16]_i_1_n_0\,
      Q => cached_ascii_instr(16),
      R => '0'
    );
\cached_ascii_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[17]_i_1_n_0\,
      Q => cached_ascii_instr(17),
      R => '0'
    );
\cached_ascii_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[18]_i_1_n_0\,
      Q => cached_ascii_instr(18),
      R => '0'
    );
\cached_ascii_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[19]_i_1_n_0\,
      Q => cached_ascii_instr(19),
      R => '0'
    );
\cached_ascii_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[1]_i_1_n_0\,
      Q => cached_ascii_instr(1),
      R => '0'
    );
\cached_ascii_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[20]_i_1_n_0\,
      Q => cached_ascii_instr(20),
      R => '0'
    );
\cached_ascii_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[22]_i_1_n_0\,
      Q => cached_ascii_instr(21),
      R => '0'
    );
\cached_ascii_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[22]_i_1_n_0\,
      Q => cached_ascii_instr(22),
      R => '0'
    );
\cached_ascii_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[24]_i_1_n_0\,
      Q => cached_ascii_instr(24),
      R => '0'
    );
\cached_ascii_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[25]_i_1_n_0\,
      Q => cached_ascii_instr(25),
      R => '0'
    );
\cached_ascii_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[26]_i_1_n_0\,
      Q => cached_ascii_instr(26),
      R => '0'
    );
\cached_ascii_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[27]_i_1_n_0\,
      Q => cached_ascii_instr(27),
      R => '0'
    );
\cached_ascii_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[28]_i_1_n_0\,
      Q => cached_ascii_instr(28),
      R => '0'
    );
\cached_ascii_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[30]_i_1_n_0\,
      Q => cached_ascii_instr(29),
      R => '0'
    );
\cached_ascii_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[2]_i_1_n_0\,
      Q => cached_ascii_instr(2),
      R => '0'
    );
\cached_ascii_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[30]_i_1_n_0\,
      Q => cached_ascii_instr(30),
      R => '0'
    );
\cached_ascii_instr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[32]_i_1_n_0\,
      Q => cached_ascii_instr(32),
      R => '0'
    );
\cached_ascii_instr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[33]_i_1_n_0\,
      Q => cached_ascii_instr(33),
      R => '0'
    );
\cached_ascii_instr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[34]_i_1_n_0\,
      Q => cached_ascii_instr(34),
      R => '0'
    );
\cached_ascii_instr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[35]_i_1_n_0\,
      Q => cached_ascii_instr(35),
      R => '0'
    );
\cached_ascii_instr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[36]_i_1_n_0\,
      Q => cached_ascii_instr(36),
      R => '0'
    );
\cached_ascii_instr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[38]_i_1_n_0\,
      Q => cached_ascii_instr(37),
      R => '0'
    );
\cached_ascii_instr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[38]_i_1_n_0\,
      Q => cached_ascii_instr(38),
      R => '0'
    );
\cached_ascii_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[3]_i_1_n_0\,
      Q => cached_ascii_instr(3),
      R => '0'
    );
\cached_ascii_instr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[50]_i_1_n_0\,
      Q => cached_ascii_instr(40),
      R => '0'
    );
\cached_ascii_instr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[41]_i_1_n_0\,
      Q => cached_ascii_instr(41),
      R => '0'
    );
\cached_ascii_instr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[42]_i_1_n_0\,
      Q => cached_ascii_instr(42),
      R => '0'
    );
\cached_ascii_instr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[43]_i_1_n_0\,
      Q => cached_ascii_instr(43),
      R => '0'
    );
\cached_ascii_instr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[44]_i_1_n_0\,
      Q => cached_ascii_instr(44),
      R => '0'
    );
\cached_ascii_instr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[46]_i_1_n_0\,
      Q => cached_ascii_instr(45),
      R => '0'
    );
\cached_ascii_instr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[46]_i_1_n_0\,
      Q => cached_ascii_instr(46),
      R => '0'
    );
\cached_ascii_instr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[48]_i_1_n_0\,
      Q => cached_ascii_instr(48),
      R => '0'
    );
\cached_ascii_instr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[52]_i_1_n_0\,
      Q => cached_ascii_instr(49),
      R => '0'
    );
\cached_ascii_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[4]_i_1_n_0\,
      Q => cached_ascii_instr(4),
      R => '0'
    );
\cached_ascii_instr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[50]_i_1_n_0\,
      Q => cached_ascii_instr(50),
      R => '0'
    );
\cached_ascii_instr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[51]_i_1_n_0\,
      Q => cached_ascii_instr(51),
      R => '0'
    );
\cached_ascii_instr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[52]_i_1_n_0\,
      Q => cached_ascii_instr(52),
      R => '0'
    );
\cached_ascii_instr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[54]_i_1_n_0\,
      Q => cached_ascii_instr(53),
      R => '0'
    );
\cached_ascii_instr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[54]_i_1_n_0\,
      Q => cached_ascii_instr(54),
      R => '0'
    );
\cached_ascii_instr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[62]_i_1_n_0\,
      Q => cached_ascii_instr(57),
      R => '0'
    );
\cached_ascii_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[14]_i_1_n_0\,
      Q => cached_ascii_instr(5),
      R => '0'
    );
\cached_ascii_instr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[62]_i_1_n_0\,
      Q => cached_ascii_instr(60),
      R => '0'
    );
\cached_ascii_instr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[62]_i_1_n_0\,
      Q => cached_ascii_instr(61),
      R => '0'
    );
\cached_ascii_instr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[62]_i_1_n_0\,
      Q => cached_ascii_instr(62),
      R => '0'
    );
\cached_ascii_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[14]_i_1_n_0\,
      Q => cached_ascii_instr(6),
      R => '0'
    );
\cached_ascii_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[8]_i_1_n_0\,
      Q => cached_ascii_instr(8),
      R => '0'
    );
\cached_ascii_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \cached_ascii_instr[9]_i_1_n_0\,
      Q => cached_ascii_instr(9),
      R => '0'
    );
\cached_insn_imm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[0]\,
      Q => cached_insn_imm(0),
      R => '0'
    );
\cached_insn_imm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[10]\,
      Q => cached_insn_imm(10),
      R => '0'
    );
\cached_insn_imm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[11]\,
      Q => cached_insn_imm(11),
      R => '0'
    );
\cached_insn_imm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[12]\,
      Q => cached_insn_imm(12),
      R => '0'
    );
\cached_insn_imm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[13]\,
      Q => cached_insn_imm(13),
      R => '0'
    );
\cached_insn_imm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[14]\,
      Q => cached_insn_imm(14),
      R => '0'
    );
\cached_insn_imm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[15]\,
      Q => cached_insn_imm(15),
      R => '0'
    );
\cached_insn_imm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[16]\,
      Q => cached_insn_imm(16),
      R => '0'
    );
\cached_insn_imm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[17]\,
      Q => cached_insn_imm(17),
      R => '0'
    );
\cached_insn_imm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[18]\,
      Q => cached_insn_imm(18),
      R => '0'
    );
\cached_insn_imm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[19]\,
      Q => cached_insn_imm(19),
      R => '0'
    );
\cached_insn_imm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[1]\,
      Q => cached_insn_imm(1),
      R => '0'
    );
\cached_insn_imm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[20]\,
      Q => cached_insn_imm(20),
      R => '0'
    );
\cached_insn_imm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[21]\,
      Q => cached_insn_imm(21),
      R => '0'
    );
\cached_insn_imm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[22]\,
      Q => cached_insn_imm(22),
      R => '0'
    );
\cached_insn_imm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[23]\,
      Q => cached_insn_imm(23),
      R => '0'
    );
\cached_insn_imm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[24]\,
      Q => cached_insn_imm(24),
      R => '0'
    );
\cached_insn_imm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[25]\,
      Q => cached_insn_imm(25),
      R => '0'
    );
\cached_insn_imm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[26]\,
      Q => cached_insn_imm(26),
      R => '0'
    );
\cached_insn_imm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[27]\,
      Q => cached_insn_imm(27),
      R => '0'
    );
\cached_insn_imm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[28]\,
      Q => cached_insn_imm(28),
      R => '0'
    );
\cached_insn_imm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[29]\,
      Q => cached_insn_imm(29),
      R => '0'
    );
\cached_insn_imm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[2]\,
      Q => cached_insn_imm(2),
      R => '0'
    );
\cached_insn_imm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[30]\,
      Q => cached_insn_imm(30),
      R => '0'
    );
\cached_insn_imm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[31]\,
      Q => cached_insn_imm(31),
      R => '0'
    );
\cached_insn_imm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[3]\,
      Q => cached_insn_imm(3),
      R => '0'
    );
\cached_insn_imm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[4]\,
      Q => cached_insn_imm(4),
      R => '0'
    );
\cached_insn_imm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[5]\,
      Q => cached_insn_imm(5),
      R => '0'
    );
\cached_insn_imm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[6]\,
      Q => cached_insn_imm(6),
      R => '0'
    );
\cached_insn_imm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[7]\,
      Q => cached_insn_imm(7),
      R => '0'
    );
\cached_insn_imm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[8]\,
      Q => cached_insn_imm(8),
      R => '0'
    );
\cached_insn_imm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_imm_reg_n_0_[9]\,
      Q => cached_insn_imm(9),
      R => '0'
    );
\cached_insn_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rd_reg_n_0_[0]\,
      Q => cached_insn_rd(0),
      R => '0'
    );
\cached_insn_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rd_reg_n_0_[1]\,
      Q => cached_insn_rd(1),
      R => '0'
    );
\cached_insn_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rd_reg_n_0_[2]\,
      Q => cached_insn_rd(2),
      R => '0'
    );
\cached_insn_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rd_reg_n_0_[3]\,
      Q => cached_insn_rd(3),
      R => '0'
    );
\cached_insn_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rd_reg_n_0_[4]\,
      Q => cached_insn_rd(4),
      R => '0'
    );
\cached_insn_rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs1_reg_n_0_[0]\,
      Q => cached_insn_rs1(0),
      R => '0'
    );
\cached_insn_rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs1_reg_n_0_[1]\,
      Q => cached_insn_rs1(1),
      R => '0'
    );
\cached_insn_rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs1_reg_n_0_[2]\,
      Q => cached_insn_rs1(2),
      R => '0'
    );
\cached_insn_rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs1_reg_n_0_[3]\,
      Q => cached_insn_rs1(3),
      R => '0'
    );
\cached_insn_rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs1_reg_n_0_[4]\,
      Q => cached_insn_rs1(4),
      R => '0'
    );
\cached_insn_rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs2_reg_n_0_[0]\,
      Q => cached_insn_rs2(0),
      R => '0'
    );
\cached_insn_rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs2_reg_n_0_[1]\,
      Q => cached_insn_rs2(1),
      R => '0'
    );
\cached_insn_rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs2_reg_n_0_[2]\,
      Q => cached_insn_rs2(2),
      R => '0'
    );
\cached_insn_rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs2_reg_n_0_[3]\,
      Q => cached_insn_rs2(3),
      R => '0'
    );
\cached_insn_rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => decoder_trigger_q,
      D => \decoded_rs2_reg_n_0_[4]\,
      Q => cached_insn_rs2(4),
      R => '0'
    );
clear_prefetched_high_word_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF8FF"
    )
        port map (
      I0 => prefetched_high_word_reg_n_0,
      I1 => clear_prefetched_high_word_q,
      I2 => latched_branch_reg_n_0,
      I3 => resetn,
      I4 => \irq_state_reg_n_0_[1]\,
      I5 => \irq_state_reg_n_0_[0]\,
      O => clear_prefetched_high_word
    );
clear_prefetched_high_word_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => clear_prefetched_high_word,
      Q => clear_prefetched_high_word_q,
      R => '0'
    );
compressed_instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFFFFFBAFFBA"
    )
        port map (
      I0 => compressed_instr_i_2_n_0,
      I1 => compressed_instr_i_3_n_0,
      I2 => compressed_instr_i_4_n_0,
      I3 => compressed_instr_i_5_n_0,
      I4 => compressed_instr_i_6_n_0,
      I5 => compressed_instr_i_7_n_0,
      O => compressed_instr_i_1_n_0
    );
compressed_instr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[0]\,
      O => compressed_instr_i_2_n_0
    );
compressed_instr_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[16]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(16),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => compressed_instr_i_3_n_0
    );
compressed_instr_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(0),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[0]\,
      O => compressed_instr_i_4_n_0
    );
compressed_instr_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[1]\,
      O => compressed_instr_i_5_n_0
    );
compressed_instr_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[17]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(17),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => compressed_instr_i_6_n_0
    );
compressed_instr_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(1),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[1]\,
      O => compressed_instr_i_7_n_0
    );
compressed_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => compressed_instr_i_1_n_0,
      Q => compressed_instr,
      R => '0'
    );
\count_cycle[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_cycle_reg(0),
      O => \count_cycle[0]_i_2_n_0\
    );
\count_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_7\,
      Q => count_cycle_reg(0),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_cycle_reg[0]_i_1_n_0\,
      CO(2) => \count_cycle_reg[0]_i_1_n_1\,
      CO(1) => \count_cycle_reg[0]_i_1_n_2\,
      CO(0) => \count_cycle_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_cycle_reg[0]_i_1_n_4\,
      O(2) => \count_cycle_reg[0]_i_1_n_5\,
      O(1) => \count_cycle_reg[0]_i_1_n_6\,
      O(0) => \count_cycle_reg[0]_i_1_n_7\,
      S(3 downto 1) => count_cycle_reg(3 downto 1),
      S(0) => \count_cycle[0]_i_2_n_0\
    );
\count_cycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_5\,
      Q => count_cycle_reg(10),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_4\,
      Q => count_cycle_reg(11),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_7\,
      Q => count_cycle_reg(12),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[8]_i_1_n_0\,
      CO(3) => \count_cycle_reg[12]_i_1_n_0\,
      CO(2) => \count_cycle_reg[12]_i_1_n_1\,
      CO(1) => \count_cycle_reg[12]_i_1_n_2\,
      CO(0) => \count_cycle_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[12]_i_1_n_4\,
      O(2) => \count_cycle_reg[12]_i_1_n_5\,
      O(1) => \count_cycle_reg[12]_i_1_n_6\,
      O(0) => \count_cycle_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(15 downto 12)
    );
\count_cycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_6\,
      Q => count_cycle_reg(13),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_5\,
      Q => count_cycle_reg(14),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_4\,
      Q => count_cycle_reg(15),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_7\,
      Q => count_cycle_reg(16),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[12]_i_1_n_0\,
      CO(3) => \count_cycle_reg[16]_i_1_n_0\,
      CO(2) => \count_cycle_reg[16]_i_1_n_1\,
      CO(1) => \count_cycle_reg[16]_i_1_n_2\,
      CO(0) => \count_cycle_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[16]_i_1_n_4\,
      O(2) => \count_cycle_reg[16]_i_1_n_5\,
      O(1) => \count_cycle_reg[16]_i_1_n_6\,
      O(0) => \count_cycle_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(19 downto 16)
    );
\count_cycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_6\,
      Q => count_cycle_reg(17),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_5\,
      Q => count_cycle_reg(18),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_4\,
      Q => count_cycle_reg(19),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_6\,
      Q => count_cycle_reg(1),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_7\,
      Q => count_cycle_reg(20),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[16]_i_1_n_0\,
      CO(3) => \count_cycle_reg[20]_i_1_n_0\,
      CO(2) => \count_cycle_reg[20]_i_1_n_1\,
      CO(1) => \count_cycle_reg[20]_i_1_n_2\,
      CO(0) => \count_cycle_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[20]_i_1_n_4\,
      O(2) => \count_cycle_reg[20]_i_1_n_5\,
      O(1) => \count_cycle_reg[20]_i_1_n_6\,
      O(0) => \count_cycle_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(23 downto 20)
    );
\count_cycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_6\,
      Q => count_cycle_reg(21),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_5\,
      Q => count_cycle_reg(22),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_4\,
      Q => count_cycle_reg(23),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_7\,
      Q => count_cycle_reg(24),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[20]_i_1_n_0\,
      CO(3) => \count_cycle_reg[24]_i_1_n_0\,
      CO(2) => \count_cycle_reg[24]_i_1_n_1\,
      CO(1) => \count_cycle_reg[24]_i_1_n_2\,
      CO(0) => \count_cycle_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[24]_i_1_n_4\,
      O(2) => \count_cycle_reg[24]_i_1_n_5\,
      O(1) => \count_cycle_reg[24]_i_1_n_6\,
      O(0) => \count_cycle_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(27 downto 24)
    );
\count_cycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_6\,
      Q => count_cycle_reg(25),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_5\,
      Q => count_cycle_reg(26),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_4\,
      Q => count_cycle_reg(27),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_7\,
      Q => count_cycle_reg(28),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[24]_i_1_n_0\,
      CO(3) => \count_cycle_reg[28]_i_1_n_0\,
      CO(2) => \count_cycle_reg[28]_i_1_n_1\,
      CO(1) => \count_cycle_reg[28]_i_1_n_2\,
      CO(0) => \count_cycle_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[28]_i_1_n_4\,
      O(2) => \count_cycle_reg[28]_i_1_n_5\,
      O(1) => \count_cycle_reg[28]_i_1_n_6\,
      O(0) => \count_cycle_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(31 downto 28)
    );
\count_cycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_6\,
      Q => count_cycle_reg(29),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_5\,
      Q => count_cycle_reg(2),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_5\,
      Q => count_cycle_reg(30),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_4\,
      Q => count_cycle_reg(31),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_7\,
      Q => count_cycle_reg(32),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[28]_i_1_n_0\,
      CO(3) => \count_cycle_reg[32]_i_1_n_0\,
      CO(2) => \count_cycle_reg[32]_i_1_n_1\,
      CO(1) => \count_cycle_reg[32]_i_1_n_2\,
      CO(0) => \count_cycle_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[32]_i_1_n_4\,
      O(2) => \count_cycle_reg[32]_i_1_n_5\,
      O(1) => \count_cycle_reg[32]_i_1_n_6\,
      O(0) => \count_cycle_reg[32]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(35 downto 32)
    );
\count_cycle_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_6\,
      Q => count_cycle_reg(33),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_5\,
      Q => count_cycle_reg(34),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_4\,
      Q => count_cycle_reg(35),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_7\,
      Q => count_cycle_reg(36),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[32]_i_1_n_0\,
      CO(3) => \count_cycle_reg[36]_i_1_n_0\,
      CO(2) => \count_cycle_reg[36]_i_1_n_1\,
      CO(1) => \count_cycle_reg[36]_i_1_n_2\,
      CO(0) => \count_cycle_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[36]_i_1_n_4\,
      O(2) => \count_cycle_reg[36]_i_1_n_5\,
      O(1) => \count_cycle_reg[36]_i_1_n_6\,
      O(0) => \count_cycle_reg[36]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(39 downto 36)
    );
\count_cycle_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_6\,
      Q => count_cycle_reg(37),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_5\,
      Q => count_cycle_reg(38),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_4\,
      Q => count_cycle_reg(39),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_4\,
      Q => count_cycle_reg(3),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_7\,
      Q => count_cycle_reg(40),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[36]_i_1_n_0\,
      CO(3) => \count_cycle_reg[40]_i_1_n_0\,
      CO(2) => \count_cycle_reg[40]_i_1_n_1\,
      CO(1) => \count_cycle_reg[40]_i_1_n_2\,
      CO(0) => \count_cycle_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[40]_i_1_n_4\,
      O(2) => \count_cycle_reg[40]_i_1_n_5\,
      O(1) => \count_cycle_reg[40]_i_1_n_6\,
      O(0) => \count_cycle_reg[40]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(43 downto 40)
    );
\count_cycle_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_6\,
      Q => count_cycle_reg(41),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_5\,
      Q => count_cycle_reg(42),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_4\,
      Q => count_cycle_reg(43),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_7\,
      Q => count_cycle_reg(44),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[40]_i_1_n_0\,
      CO(3) => \count_cycle_reg[44]_i_1_n_0\,
      CO(2) => \count_cycle_reg[44]_i_1_n_1\,
      CO(1) => \count_cycle_reg[44]_i_1_n_2\,
      CO(0) => \count_cycle_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[44]_i_1_n_4\,
      O(2) => \count_cycle_reg[44]_i_1_n_5\,
      O(1) => \count_cycle_reg[44]_i_1_n_6\,
      O(0) => \count_cycle_reg[44]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(47 downto 44)
    );
\count_cycle_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_6\,
      Q => count_cycle_reg(45),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_5\,
      Q => count_cycle_reg(46),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_4\,
      Q => count_cycle_reg(47),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_7\,
      Q => count_cycle_reg(48),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[44]_i_1_n_0\,
      CO(3) => \count_cycle_reg[48]_i_1_n_0\,
      CO(2) => \count_cycle_reg[48]_i_1_n_1\,
      CO(1) => \count_cycle_reg[48]_i_1_n_2\,
      CO(0) => \count_cycle_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[48]_i_1_n_4\,
      O(2) => \count_cycle_reg[48]_i_1_n_5\,
      O(1) => \count_cycle_reg[48]_i_1_n_6\,
      O(0) => \count_cycle_reg[48]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(51 downto 48)
    );
\count_cycle_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_6\,
      Q => count_cycle_reg(49),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_7\,
      Q => count_cycle_reg(4),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[0]_i_1_n_0\,
      CO(3) => \count_cycle_reg[4]_i_1_n_0\,
      CO(2) => \count_cycle_reg[4]_i_1_n_1\,
      CO(1) => \count_cycle_reg[4]_i_1_n_2\,
      CO(0) => \count_cycle_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[4]_i_1_n_4\,
      O(2) => \count_cycle_reg[4]_i_1_n_5\,
      O(1) => \count_cycle_reg[4]_i_1_n_6\,
      O(0) => \count_cycle_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(7 downto 4)
    );
\count_cycle_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_5\,
      Q => count_cycle_reg(50),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_4\,
      Q => count_cycle_reg(51),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_7\,
      Q => count_cycle_reg(52),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[48]_i_1_n_0\,
      CO(3) => \count_cycle_reg[52]_i_1_n_0\,
      CO(2) => \count_cycle_reg[52]_i_1_n_1\,
      CO(1) => \count_cycle_reg[52]_i_1_n_2\,
      CO(0) => \count_cycle_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[52]_i_1_n_4\,
      O(2) => \count_cycle_reg[52]_i_1_n_5\,
      O(1) => \count_cycle_reg[52]_i_1_n_6\,
      O(0) => \count_cycle_reg[52]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(55 downto 52)
    );
\count_cycle_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_6\,
      Q => count_cycle_reg(53),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_5\,
      Q => count_cycle_reg(54),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_4\,
      Q => count_cycle_reg(55),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_7\,
      Q => count_cycle_reg(56),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[52]_i_1_n_0\,
      CO(3) => \count_cycle_reg[56]_i_1_n_0\,
      CO(2) => \count_cycle_reg[56]_i_1_n_1\,
      CO(1) => \count_cycle_reg[56]_i_1_n_2\,
      CO(0) => \count_cycle_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[56]_i_1_n_4\,
      O(2) => \count_cycle_reg[56]_i_1_n_5\,
      O(1) => \count_cycle_reg[56]_i_1_n_6\,
      O(0) => \count_cycle_reg[56]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(59 downto 56)
    );
\count_cycle_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_6\,
      Q => count_cycle_reg(57),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_5\,
      Q => count_cycle_reg(58),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_4\,
      Q => count_cycle_reg(59),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_6\,
      Q => count_cycle_reg(5),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_7\,
      Q => count_cycle_reg(60),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[56]_i_1_n_0\,
      CO(3) => \NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_cycle_reg[60]_i_1_n_1\,
      CO(1) => \count_cycle_reg[60]_i_1_n_2\,
      CO(0) => \count_cycle_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[60]_i_1_n_4\,
      O(2) => \count_cycle_reg[60]_i_1_n_5\,
      O(1) => \count_cycle_reg[60]_i_1_n_6\,
      O(0) => \count_cycle_reg[60]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(63 downto 60)
    );
\count_cycle_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_6\,
      Q => count_cycle_reg(61),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_5\,
      Q => count_cycle_reg(62),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_4\,
      Q => count_cycle_reg(63),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_5\,
      Q => count_cycle_reg(6),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_4\,
      Q => count_cycle_reg(7),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_7\,
      Q => count_cycle_reg(8),
      R => clear_prefetched_high_word2
    );
\count_cycle_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[4]_i_1_n_0\,
      CO(3) => \count_cycle_reg[8]_i_1_n_0\,
      CO(2) => \count_cycle_reg[8]_i_1_n_1\,
      CO(1) => \count_cycle_reg[8]_i_1_n_2\,
      CO(0) => \count_cycle_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[8]_i_1_n_4\,
      O(2) => \count_cycle_reg[8]_i_1_n_5\,
      O(1) => \count_cycle_reg[8]_i_1_n_6\,
      O(0) => \count_cycle_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(11 downto 8)
    );
\count_cycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_6\,
      Q => count_cycle_reg(9),
      R => clear_prefetched_high_word2
    );
\count_instr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      O => \count_instr[0]_i_1_n_0\
    );
\count_instr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000302030203"
    )
        port map (
      I0 => dbg_next_i_2_n_0,
      I1 => \irq_state_reg_n_0_[0]\,
      I2 => \irq_state_reg_n_0_[1]\,
      I3 => decoder_trigger_reg_n_0,
      I4 => do_waitirq_reg_n_0,
      I5 => instr_waitirq,
      O => \count_instr[0]_i_3_n_0\
    );
\count_instr[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_instr_reg_n_0_[0]\,
      O => \count_instr[0]_i_4_n_0\
    );
\count_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[0]_i_2_n_7\,
      Q => \count_instr_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_instr_reg[0]_i_2_n_0\,
      CO(2) => \count_instr_reg[0]_i_2_n_1\,
      CO(1) => \count_instr_reg[0]_i_2_n_2\,
      CO(0) => \count_instr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_instr_reg[0]_i_2_n_4\,
      O(2) => \count_instr_reg[0]_i_2_n_5\,
      O(1) => \count_instr_reg[0]_i_2_n_6\,
      O(0) => \count_instr_reg[0]_i_2_n_7\,
      S(3) => \count_instr_reg_n_0_[3]\,
      S(2) => \count_instr_reg_n_0_[2]\,
      S(1) => \count_instr_reg_n_0_[1]\,
      S(0) => \count_instr[0]_i_4_n_0\
    );
\count_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[8]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[10]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[8]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[11]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[12]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[12]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[8]_i_1_n_0\,
      CO(3) => \count_instr_reg[12]_i_1_n_0\,
      CO(2) => \count_instr_reg[12]_i_1_n_1\,
      CO(1) => \count_instr_reg[12]_i_1_n_2\,
      CO(0) => \count_instr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[12]_i_1_n_4\,
      O(2) => \count_instr_reg[12]_i_1_n_5\,
      O(1) => \count_instr_reg[12]_i_1_n_6\,
      O(0) => \count_instr_reg[12]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[15]\,
      S(2) => \count_instr_reg_n_0_[14]\,
      S(1) => \count_instr_reg_n_0_[13]\,
      S(0) => \count_instr_reg_n_0_[12]\
    );
\count_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[12]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[13]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[12]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[14]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[12]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[15]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[16]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[16]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[12]_i_1_n_0\,
      CO(3) => \count_instr_reg[16]_i_1_n_0\,
      CO(2) => \count_instr_reg[16]_i_1_n_1\,
      CO(1) => \count_instr_reg[16]_i_1_n_2\,
      CO(0) => \count_instr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[16]_i_1_n_4\,
      O(2) => \count_instr_reg[16]_i_1_n_5\,
      O(1) => \count_instr_reg[16]_i_1_n_6\,
      O(0) => \count_instr_reg[16]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[19]\,
      S(2) => \count_instr_reg_n_0_[18]\,
      S(1) => \count_instr_reg_n_0_[17]\,
      S(0) => \count_instr_reg_n_0_[16]\
    );
\count_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[16]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[17]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[16]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[18]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[16]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[19]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[0]_i_2_n_6\,
      Q => \count_instr_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[20]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[20]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[16]_i_1_n_0\,
      CO(3) => \count_instr_reg[20]_i_1_n_0\,
      CO(2) => \count_instr_reg[20]_i_1_n_1\,
      CO(1) => \count_instr_reg[20]_i_1_n_2\,
      CO(0) => \count_instr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[20]_i_1_n_4\,
      O(2) => \count_instr_reg[20]_i_1_n_5\,
      O(1) => \count_instr_reg[20]_i_1_n_6\,
      O(0) => \count_instr_reg[20]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[23]\,
      S(2) => \count_instr_reg_n_0_[22]\,
      S(1) => \count_instr_reg_n_0_[21]\,
      S(0) => \count_instr_reg_n_0_[20]\
    );
\count_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[20]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[21]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[20]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[22]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[20]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[23]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[24]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[24]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[20]_i_1_n_0\,
      CO(3) => \count_instr_reg[24]_i_1_n_0\,
      CO(2) => \count_instr_reg[24]_i_1_n_1\,
      CO(1) => \count_instr_reg[24]_i_1_n_2\,
      CO(0) => \count_instr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[24]_i_1_n_4\,
      O(2) => \count_instr_reg[24]_i_1_n_5\,
      O(1) => \count_instr_reg[24]_i_1_n_6\,
      O(0) => \count_instr_reg[24]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[27]\,
      S(2) => \count_instr_reg_n_0_[26]\,
      S(1) => \count_instr_reg_n_0_[25]\,
      S(0) => \count_instr_reg_n_0_[24]\
    );
\count_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[24]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[25]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[24]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[26]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[24]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[27]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[28]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[28]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[24]_i_1_n_0\,
      CO(3) => \count_instr_reg[28]_i_1_n_0\,
      CO(2) => \count_instr_reg[28]_i_1_n_1\,
      CO(1) => \count_instr_reg[28]_i_1_n_2\,
      CO(0) => \count_instr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[28]_i_1_n_4\,
      O(2) => \count_instr_reg[28]_i_1_n_5\,
      O(1) => \count_instr_reg[28]_i_1_n_6\,
      O(0) => \count_instr_reg[28]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[31]\,
      S(2) => \count_instr_reg_n_0_[30]\,
      S(1) => \count_instr_reg_n_0_[29]\,
      S(0) => \count_instr_reg_n_0_[28]\
    );
\count_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[28]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[29]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[0]_i_2_n_5\,
      Q => \count_instr_reg_n_0_[2]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[28]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[30]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[28]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[31]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[32]_i_1_n_7\,
      Q => data3(0),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[28]_i_1_n_0\,
      CO(3) => \count_instr_reg[32]_i_1_n_0\,
      CO(2) => \count_instr_reg[32]_i_1_n_1\,
      CO(1) => \count_instr_reg[32]_i_1_n_2\,
      CO(0) => \count_instr_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[32]_i_1_n_4\,
      O(2) => \count_instr_reg[32]_i_1_n_5\,
      O(1) => \count_instr_reg[32]_i_1_n_6\,
      O(0) => \count_instr_reg[32]_i_1_n_7\,
      S(3 downto 0) => data3(3 downto 0)
    );
\count_instr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[32]_i_1_n_6\,
      Q => data3(1),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[32]_i_1_n_5\,
      Q => data3(2),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[32]_i_1_n_4\,
      Q => data3(3),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[36]_i_1_n_7\,
      Q => data3(4),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[32]_i_1_n_0\,
      CO(3) => \count_instr_reg[36]_i_1_n_0\,
      CO(2) => \count_instr_reg[36]_i_1_n_1\,
      CO(1) => \count_instr_reg[36]_i_1_n_2\,
      CO(0) => \count_instr_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[36]_i_1_n_4\,
      O(2) => \count_instr_reg[36]_i_1_n_5\,
      O(1) => \count_instr_reg[36]_i_1_n_6\,
      O(0) => \count_instr_reg[36]_i_1_n_7\,
      S(3 downto 0) => data3(7 downto 4)
    );
\count_instr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[36]_i_1_n_6\,
      Q => data3(5),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[36]_i_1_n_5\,
      Q => data3(6),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[36]_i_1_n_4\,
      Q => data3(7),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[0]_i_2_n_4\,
      Q => \count_instr_reg_n_0_[3]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[40]_i_1_n_7\,
      Q => data3(8),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[36]_i_1_n_0\,
      CO(3) => \count_instr_reg[40]_i_1_n_0\,
      CO(2) => \count_instr_reg[40]_i_1_n_1\,
      CO(1) => \count_instr_reg[40]_i_1_n_2\,
      CO(0) => \count_instr_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[40]_i_1_n_4\,
      O(2) => \count_instr_reg[40]_i_1_n_5\,
      O(1) => \count_instr_reg[40]_i_1_n_6\,
      O(0) => \count_instr_reg[40]_i_1_n_7\,
      S(3 downto 0) => data3(11 downto 8)
    );
\count_instr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[40]_i_1_n_6\,
      Q => data3(9),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[40]_i_1_n_5\,
      Q => data3(10),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[40]_i_1_n_4\,
      Q => data3(11),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[44]_i_1_n_7\,
      Q => data3(12),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[40]_i_1_n_0\,
      CO(3) => \count_instr_reg[44]_i_1_n_0\,
      CO(2) => \count_instr_reg[44]_i_1_n_1\,
      CO(1) => \count_instr_reg[44]_i_1_n_2\,
      CO(0) => \count_instr_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[44]_i_1_n_4\,
      O(2) => \count_instr_reg[44]_i_1_n_5\,
      O(1) => \count_instr_reg[44]_i_1_n_6\,
      O(0) => \count_instr_reg[44]_i_1_n_7\,
      S(3 downto 0) => data3(15 downto 12)
    );
\count_instr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[44]_i_1_n_6\,
      Q => data3(13),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[44]_i_1_n_5\,
      Q => data3(14),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[44]_i_1_n_4\,
      Q => data3(15),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[48]_i_1_n_7\,
      Q => data3(16),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[44]_i_1_n_0\,
      CO(3) => \count_instr_reg[48]_i_1_n_0\,
      CO(2) => \count_instr_reg[48]_i_1_n_1\,
      CO(1) => \count_instr_reg[48]_i_1_n_2\,
      CO(0) => \count_instr_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[48]_i_1_n_4\,
      O(2) => \count_instr_reg[48]_i_1_n_5\,
      O(1) => \count_instr_reg[48]_i_1_n_6\,
      O(0) => \count_instr_reg[48]_i_1_n_7\,
      S(3 downto 0) => data3(19 downto 16)
    );
\count_instr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[48]_i_1_n_6\,
      Q => data3(17),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[4]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[4]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[0]_i_2_n_0\,
      CO(3) => \count_instr_reg[4]_i_1_n_0\,
      CO(2) => \count_instr_reg[4]_i_1_n_1\,
      CO(1) => \count_instr_reg[4]_i_1_n_2\,
      CO(0) => \count_instr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[4]_i_1_n_4\,
      O(2) => \count_instr_reg[4]_i_1_n_5\,
      O(1) => \count_instr_reg[4]_i_1_n_6\,
      O(0) => \count_instr_reg[4]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[7]\,
      S(2) => \count_instr_reg_n_0_[6]\,
      S(1) => \count_instr_reg_n_0_[5]\,
      S(0) => \count_instr_reg_n_0_[4]\
    );
\count_instr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[48]_i_1_n_5\,
      Q => data3(18),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[48]_i_1_n_4\,
      Q => data3(19),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[52]_i_1_n_7\,
      Q => data3(20),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[48]_i_1_n_0\,
      CO(3) => \count_instr_reg[52]_i_1_n_0\,
      CO(2) => \count_instr_reg[52]_i_1_n_1\,
      CO(1) => \count_instr_reg[52]_i_1_n_2\,
      CO(0) => \count_instr_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[52]_i_1_n_4\,
      O(2) => \count_instr_reg[52]_i_1_n_5\,
      O(1) => \count_instr_reg[52]_i_1_n_6\,
      O(0) => \count_instr_reg[52]_i_1_n_7\,
      S(3 downto 0) => data3(23 downto 20)
    );
\count_instr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[52]_i_1_n_6\,
      Q => data3(21),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[52]_i_1_n_5\,
      Q => data3(22),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[52]_i_1_n_4\,
      Q => data3(23),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[56]_i_1_n_7\,
      Q => data3(24),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[52]_i_1_n_0\,
      CO(3) => \count_instr_reg[56]_i_1_n_0\,
      CO(2) => \count_instr_reg[56]_i_1_n_1\,
      CO(1) => \count_instr_reg[56]_i_1_n_2\,
      CO(0) => \count_instr_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[56]_i_1_n_4\,
      O(2) => \count_instr_reg[56]_i_1_n_5\,
      O(1) => \count_instr_reg[56]_i_1_n_6\,
      O(0) => \count_instr_reg[56]_i_1_n_7\,
      S(3 downto 0) => data3(27 downto 24)
    );
\count_instr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[56]_i_1_n_6\,
      Q => data3(25),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[56]_i_1_n_5\,
      Q => data3(26),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[56]_i_1_n_4\,
      Q => data3(27),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[4]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[5]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[60]_i_1_n_7\,
      Q => data3(28),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[56]_i_1_n_0\,
      CO(3) => \NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_instr_reg[60]_i_1_n_1\,
      CO(1) => \count_instr_reg[60]_i_1_n_2\,
      CO(0) => \count_instr_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[60]_i_1_n_4\,
      O(2) => \count_instr_reg[60]_i_1_n_5\,
      O(1) => \count_instr_reg[60]_i_1_n_6\,
      O(0) => \count_instr_reg[60]_i_1_n_7\,
      S(3 downto 0) => data3(31 downto 28)
    );
\count_instr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[60]_i_1_n_6\,
      Q => data3(29),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[60]_i_1_n_5\,
      Q => data3(30),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[60]_i_1_n_4\,
      Q => data3(31),
      R => clear_prefetched_high_word2
    );
\count_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[4]_i_1_n_5\,
      Q => \count_instr_reg_n_0_[6]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[4]_i_1_n_4\,
      Q => \count_instr_reg_n_0_[7]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[8]_i_1_n_7\,
      Q => \count_instr_reg_n_0_[8]\,
      R => clear_prefetched_high_word2
    );
\count_instr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[4]_i_1_n_0\,
      CO(3) => \count_instr_reg[8]_i_1_n_0\,
      CO(2) => \count_instr_reg[8]_i_1_n_1\,
      CO(1) => \count_instr_reg[8]_i_1_n_2\,
      CO(0) => \count_instr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[8]_i_1_n_4\,
      O(2) => \count_instr_reg[8]_i_1_n_5\,
      O(1) => \count_instr_reg[8]_i_1_n_6\,
      O(0) => \count_instr_reg[8]_i_1_n_7\,
      S(3) => \count_instr_reg_n_0_[11]\,
      S(2) => \count_instr_reg_n_0_[10]\,
      S(1) => \count_instr_reg_n_0_[9]\,
      S(0) => \count_instr_reg_n_0_[8]\
    );
\count_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_instr[0]_i_1_n_0\,
      D => \count_instr_reg[8]_i_1_n_6\,
      Q => \count_instr_reg_n_0_[9]\,
      R => clear_prefetched_high_word2
    );
\cpu_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cpu_state[0]_i_2_n_0\,
      I1 => \cpu_state[3]_i_4_n_0\,
      O => cpu_state0_out(0)
    );
\cpu_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => dbg_ascii_instr_inferred_i_73_n_0,
      O => \cpu_state[0]_i_2_n_0\
    );
\cpu_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => is_sb_sh_sw,
      I2 => \cpu_state[3]_i_4_n_0\,
      O => cpu_state0_out(1)
    );
\cpu_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => \cpu_state[1]_i_3_n_0\,
      I2 => \cached_ascii_instr[54]_i_2_n_0\,
      I3 => instr_retirq,
      I4 => instr_maskirq,
      I5 => instr_timer,
      O => \cpu_state[1]_i_2_n_0\
    );
\cpu_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \cpu_state[0]_i_2_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_slli_srli_srai,
      O => \cpu_state[1]_i_3_n_0\
    );
\cpu_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002AA"
    )
        port map (
      I0 => \cpu_state[3]_i_2_n_0\,
      I1 => is_sb_sh_sw,
      I2 => is_lb_lh_lw_lbu_lhu,
      I3 => \cpu_state[3]_i_3_n_0\,
      I4 => \cpu_state[3]_i_4_n_0\,
      O => cpu_state0_out(3)
    );
\cpu_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF08"
    )
        port map (
      I0 => \cached_ascii_instr[35]_i_2_n_0\,
      I1 => \cached_ascii_instr[54]_i_3_n_0\,
      I2 => dbg_ascii_instr_inferred_i_73_n_0,
      I3 => is_slli_srli_srai,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => \cpu_state[3]_i_2_n_0\
    );
\cpu_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => is_lui_auipc_jal,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_slli_srli_srai,
      O => \cpu_state[3]_i_3_n_0\
    );
\cpu_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => resetn,
      I1 => \cpu_state[7]_i_6_n_0\,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      O => \cpu_state[3]_i_4_n_0\
    );
\cpu_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => resetn,
      I2 => \cpu_state[7]_i_6_n_0\,
      O => cpu_state0_out(5)
    );
\cpu_state[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => resetn,
      I2 => \cpu_state[7]_i_6_n_0\,
      O => \cpu_state[5]_rep_i_1_n_0\
    );
\cpu_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF45FFFF"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state[6]_i_2_n_0\,
      I2 => \cpu_state[6]_i_3_n_0\,
      I3 => \cpu_state[6]_i_4_n_0\,
      I4 => \cpu_state[6]_i_5_n_0\,
      I5 => \cpu_state[7]_i_6_n_0\,
      O => cpu_state0_out(6)
    );
\cpu_state[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_73_n_0,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => irq_active_reg_n_0,
      O => \cpu_state[6]_i_2_n_0\
    );
\cpu_state[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \cached_ascii_instr[35]_i_2_n_0\,
      I1 => instr_rdcycleh,
      I2 => instr_rdcycle,
      I3 => instr_rdinstr,
      I4 => instr_rdinstrh,
      O => \cpu_state[6]_i_3_n_0\
    );
\cpu_state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[1]\,
      I1 => resetn,
      O => \cpu_state[6]_i_4_n_0\
    );
\cpu_state[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[3]\,
      O => \cpu_state[6]_i_5_n_0\
    );
\cpu_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \cpu_state[7]_i_3_n_0\,
      I1 => instr_jal,
      I2 => \count_instr[0]_i_1_n_0\,
      I3 => \cpu_state[7]_i_4_n_0\,
      I4 => \cpu_state[7]_i_5_n_0\,
      O => \cpu_state[7]_i_1_n_0\
    );
\cpu_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cpu_state[7]_i_6_n_0\,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => irq_active_reg_n_0,
      I3 => resetn,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => dbg_ascii_instr_inferred_i_73_n_0,
      O => cpu_state0_out(7)
    );
\cpu_state[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => decoder_pseudo_trigger_i_2_n_0,
      O => \cpu_state[7]_i_3_n_0\
    );
\cpu_state[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDFD"
    )
        port map (
      I0 => resetn,
      I1 => \cpu_state[7]_i_6_n_0\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => is_beq_bne_blt_bge_bltu_bgeu,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      O => \cpu_state[7]_i_4_n_0\
    );
\cpu_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002AA00000222"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => is_sb_sh_sw_i_4_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => is_sb_sh_sw_i_6_n_0,
      I5 => compressed_instr_i_1_n_0,
      O => \cpu_state[7]_i_5_n_0\
    );
\cpu_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[2]\,
      I1 => irq_active_reg_n_0,
      I2 => resetn,
      I3 => \reg_pc_reg_n_0_[0]\,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \cpu_state[7]_i_7_n_0\,
      O => \cpu_state[7]_i_6_n_0\
    );
\cpu_state[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3130313031300000"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs1\(0),
      I3 => \^pcpi_rs1\(1),
      I4 => mem_do_rdata,
      I5 => mem_do_wdata,
      O => \cpu_state[7]_i_7_n_0\
    );
\cpu_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => cpu_state0_out(0),
      Q => \cpu_state_reg_n_0_[0]\,
      R => '0'
    );
\cpu_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => cpu_state0_out(1),
      Q => \cpu_state_reg_n_0_[1]\,
      R => '0'
    );
\cpu_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => cpu_state0_out(3),
      Q => \cpu_state_reg_n_0_[3]\,
      R => '0'
    );
\cpu_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => cpu_state0_out(5),
      Q => \cpu_state_reg_n_0_[5]\,
      R => '0'
    );
\cpu_state_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => \cpu_state[5]_rep_i_1_n_0\,
      Q => \cpu_state_reg[5]_rep_n_0\,
      R => '0'
    );
\cpu_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => cpu_state0_out(6),
      Q => \cpu_state_reg_n_0_[6]\,
      R => '0'
    );
\cpu_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state[7]_i_1_n_0\,
      D => cpu_state0_out(7),
      Q => \cpu_state_reg_n_0_[7]\,
      R => '0'
    );
\cpuregs[10][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[10][31]_i_1_n_0\
    );
\cpuregs[11][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \cpuregs[2][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \latched_rd_reg_n_0_[2]\,
      I3 => \latched_rd_reg_n_0_[0]\,
      I4 => \latched_rd_reg_n_0_[3]\,
      O => \cpuregs[11][31]_i_1_n_0\
    );
\cpuregs[12][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[12][31]_i_1_n_0\
    );
\cpuregs[13][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \cpuregs[2][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[13][31]_i_1_n_0\
    );
\cpuregs[14][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[14][31]_i_1_n_0\
    );
\cpuregs[15][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cpuregs[2][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[2]\,
      I2 => \latched_rd_reg_n_0_[3]\,
      I3 => \latched_rd_reg_n_0_[0]\,
      I4 => \latched_rd_reg_n_0_[1]\,
      O => \cpuregs[15][31]_i_1_n_0\
    );
\cpuregs[16][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[16][31]_i_1_n_0\
    );
\cpuregs[16][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \cpuregs[16][31]_i_3_n_0\,
      I1 => \latched_rd_reg_n_0_[4]\,
      I2 => \latched_rd_reg_n_0_[5]\,
      O => \cpuregs[16][31]_i_2_n_0\
    );
\cpuregs[16][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555DFFFFFFFFFFFF"
    )
        port map (
      I0 => \cpuregs[16][31]_i_4_n_0\,
      I1 => \cpuregs[16][31]_i_5_n_0\,
      I2 => latched_store_reg_n_0,
      I3 => latched_branch_reg_n_0,
      I4 => resetn,
      I5 => \cpu_state_reg_n_0_[6]\,
      O => \cpuregs[16][31]_i_3_n_0\
    );
\cpuregs[16][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[7]\,
      I1 => \cpu_state_reg_n_0_[3]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[0]\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      O => \cpuregs[16][31]_i_4_n_0\
    );
\cpuregs[16][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[1]\,
      O => \cpuregs[16][31]_i_5_n_0\
    );
\cpuregs[17][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[0]\,
      I3 => \latched_rd_reg_n_0_[1]\,
      I4 => \latched_rd_reg_n_0_[4]\,
      I5 => \latched_rd_reg_n_0_[5]\,
      O => \cpuregs[17][31]_i_1_n_0\
    );
\cpuregs[18][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \cpuregs[16][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[2]\,
      I2 => \latched_rd_reg_n_0_[3]\,
      I3 => \latched_rd_reg_n_0_[0]\,
      I4 => \latched_rd_reg_n_0_[1]\,
      O => \cpuregs[18][31]_i_1_n_0\
    );
\cpuregs[19][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[0]\,
      I3 => \latched_rd_reg_n_0_[1]\,
      I4 => \latched_rd_reg_n_0_[4]\,
      I5 => \latched_rd_reg_n_0_[5]\,
      O => \cpuregs[19][31]_i_1_n_0\
    );
\cpuregs[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB88888"
    )
        port map (
      I0 => \cpuregs_reg[1][3]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_compr_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[0]\,
      I4 => \cpuregs[1][0]_i_2_n_0\,
      I5 => \cpuregs[1][0]_i_3_n_0\,
      O => cpuregs_wrdata(0)
    );
\cpuregs[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      O => \cpuregs[1][0]_i_2_n_0\
    );
\cpuregs[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => alu_out_q(0),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[0]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \cpuregs[1][0]_i_4_n_0\,
      I5 => \eoi[31]_i_3_n_0\,
      O => \cpuregs[1][0]_i_3_n_0\
    );
\cpuregs[1][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \irq_mask_reg_n_0_[0]\,
      O => \cpuregs[1][0]_i_4_n_0\
    );
\cpuregs[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][11]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][10]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][10]_i_3_n_0\,
      O => cpuregs_wrdata(10)
    );
\cpuregs[1][10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(10),
      I1 => \irq_mask_reg_n_0_[10]\,
      O => \cpuregs[1][10]_i_2_n_0\
    );
\cpuregs[1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(10),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[10]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[10]\,
      O => \cpuregs[1][10]_i_3_n_0\
    );
\cpuregs[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][11]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][11]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][11]_i_4_n_0\,
      O => cpuregs_wrdata(11)
    );
\cpuregs[1][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(11),
      I1 => \irq_mask_reg_n_0_[11]\,
      O => \cpuregs[1][11]_i_3_n_0\
    );
\cpuregs[1][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(11),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[11]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[11]\,
      O => \cpuregs[1][11]_i_4_n_0\
    );
\cpuregs[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][15]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][12]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][12]_i_3_n_0\,
      O => cpuregs_wrdata(12)
    );
\cpuregs[1][12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(12),
      I1 => \irq_mask_reg_n_0_[12]\,
      O => \cpuregs[1][12]_i_2_n_0\
    );
\cpuregs[1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(12),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[12]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[12]\,
      O => \cpuregs[1][12]_i_3_n_0\
    );
\cpuregs[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][15]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][13]_i_2_n_0\,
      I3 => \cpuregs[1][13]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(13)
    );
\cpuregs[1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[13]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[13]\,
      I4 => irq_pending(13),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][13]_i_2_n_0\
    );
\cpuregs[1][13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(13),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[13]\,
      O => \cpuregs[1][13]_i_3_n_0\
    );
\cpuregs[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][15]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][14]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][14]_i_3_n_0\,
      O => cpuregs_wrdata(14)
    );
\cpuregs[1][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(14),
      I1 => \irq_mask_reg_n_0_[14]\,
      O => \cpuregs[1][14]_i_2_n_0\
    );
\cpuregs[1][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(14),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[14]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[14]\,
      O => \cpuregs[1][14]_i_3_n_0\
    );
\cpuregs[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][15]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][15]_i_3_n_0\,
      I3 => \cpuregs[1][15]_i_4_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(15)
    );
\cpuregs[1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[15]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[15]\,
      I4 => irq_pending(15),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][15]_i_3_n_0\
    );
\cpuregs[1][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(15),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[15]\,
      O => \cpuregs[1][15]_i_4_n_0\
    );
\cpuregs[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8888888B"
    )
        port map (
      I0 => \cpuregs_reg[1][19]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][16]_i_2_n_0\,
      I3 => \eoi[31]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][16]_i_3_n_0\,
      O => cpuregs_wrdata(16)
    );
\cpuregs[1][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[16]\,
      I1 => irq_pending(16),
      O => \cpuregs[1][16]_i_2_n_0\
    );
\cpuregs[1][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(16),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[16]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[16]\,
      O => \cpuregs[1][16]_i_3_n_0\
    );
\cpuregs[1][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][19]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][17]_i_2_n_0\,
      I3 => \cpuregs[1][17]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(17)
    );
\cpuregs[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[17]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[17]\,
      I4 => irq_pending(17),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][17]_i_2_n_0\
    );
\cpuregs[1][17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(17),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[17]\,
      O => \cpuregs[1][17]_i_3_n_0\
    );
\cpuregs[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][19]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][18]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][18]_i_3_n_0\,
      O => cpuregs_wrdata(18)
    );
\cpuregs[1][18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(18),
      I1 => \irq_mask_reg_n_0_[18]\,
      O => \cpuregs[1][18]_i_2_n_0\
    );
\cpuregs[1][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(18),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[18]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[18]\,
      O => \cpuregs[1][18]_i_3_n_0\
    );
\cpuregs[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][19]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][19]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][19]_i_4_n_0\,
      O => cpuregs_wrdata(19)
    );
\cpuregs[1][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(19),
      I1 => \irq_mask_reg_n_0_[19]\,
      O => \cpuregs[1][19]_i_3_n_0\
    );
\cpuregs[1][19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(19),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[19]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[19]\,
      O => \cpuregs[1][19]_i_4_n_0\
    );
\cpuregs[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][3]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][1]_i_2_n_0\,
      I3 => \cpuregs[1][1]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(1)
    );
\cpuregs[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[1]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[1]\,
      I4 => irq_pending(1),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][1]_i_2_n_0\
    );
\cpuregs[1][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(1),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[1]\,
      O => \cpuregs[1][1]_i_3_n_0\
    );
\cpuregs[1][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][23]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][20]_i_2_n_0\,
      I3 => \cpuregs[1][20]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(20)
    );
\cpuregs[1][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[20]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[20]\,
      I4 => irq_pending(20),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][20]_i_2_n_0\
    );
\cpuregs[1][20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(20),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[20]\,
      O => \cpuregs[1][20]_i_3_n_0\
    );
\cpuregs[1][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][23]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][21]_i_2_n_0\,
      I3 => \cpuregs[1][21]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(21)
    );
\cpuregs[1][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[21]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[21]\,
      I4 => irq_pending(21),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][21]_i_2_n_0\
    );
\cpuregs[1][21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(21),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[21]\,
      O => \cpuregs[1][21]_i_3_n_0\
    );
\cpuregs[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][23]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][22]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][22]_i_3_n_0\,
      O => cpuregs_wrdata(22)
    );
\cpuregs[1][22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(22),
      I1 => \irq_mask_reg_n_0_[22]\,
      O => \cpuregs[1][22]_i_2_n_0\
    );
\cpuregs[1][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(22),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[22]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[22]\,
      O => \cpuregs[1][22]_i_3_n_0\
    );
\cpuregs[1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][23]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][23]_i_3_n_0\,
      I3 => \cpuregs[1][23]_i_4_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(23)
    );
\cpuregs[1][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[23]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[23]\,
      I4 => irq_pending(23),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][23]_i_3_n_0\
    );
\cpuregs[1][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(23),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[23]\,
      O => \cpuregs[1][23]_i_4_n_0\
    );
\cpuregs[1][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][27]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][24]_i_2_n_0\,
      I3 => \cpuregs[1][24]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(24)
    );
\cpuregs[1][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[24]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[24]\,
      I4 => irq_pending(24),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][24]_i_2_n_0\
    );
\cpuregs[1][24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(24),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[24]\,
      O => \cpuregs[1][24]_i_3_n_0\
    );
\cpuregs[1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][27]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][25]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][25]_i_3_n_0\,
      O => cpuregs_wrdata(25)
    );
\cpuregs[1][25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \irq_mask_reg_n_0_[25]\,
      O => \cpuregs[1][25]_i_2_n_0\
    );
\cpuregs[1][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(25),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[25]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[25]\,
      O => \cpuregs[1][25]_i_3_n_0\
    );
\cpuregs[1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][27]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][26]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][26]_i_3_n_0\,
      O => cpuregs_wrdata(26)
    );
\cpuregs[1][26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \irq_mask_reg_n_0_[26]\,
      O => \cpuregs[1][26]_i_2_n_0\
    );
\cpuregs[1][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(26),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[26]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[26]\,
      O => \cpuregs[1][26]_i_3_n_0\
    );
\cpuregs[1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][27]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][27]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][27]_i_4_n_0\,
      O => cpuregs_wrdata(27)
    );
\cpuregs[1][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(27),
      I1 => \irq_mask_reg_n_0_[27]\,
      O => \cpuregs[1][27]_i_3_n_0\
    );
\cpuregs[1][27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(27),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[27]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[27]\,
      O => \cpuregs[1][27]_i_4_n_0\
    );
\cpuregs[1][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][31]_i_4_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][28]_i_2_n_0\,
      I3 => \cpuregs[1][28]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(28)
    );
\cpuregs[1][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[28]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[28]\,
      I4 => irq_pending(28),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][28]_i_2_n_0\
    );
\cpuregs[1][28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(28),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[28]\,
      O => \cpuregs[1][28]_i_3_n_0\
    );
\cpuregs[1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][31]_i_4_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][29]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][29]_i_3_n_0\,
      O => cpuregs_wrdata(29)
    );
\cpuregs[1][29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(29),
      I1 => \irq_mask_reg_n_0_[29]\,
      O => \cpuregs[1][29]_i_2_n_0\
    );
\cpuregs[1][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(29),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[29]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[29]\,
      O => \cpuregs[1][29]_i_3_n_0\
    );
\cpuregs[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][3]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][2]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][2]_i_3_n_0\,
      O => cpuregs_wrdata(2)
    );
\cpuregs[1][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \irq_mask_reg_n_0_[2]\,
      O => \cpuregs[1][2]_i_2_n_0\
    );
\cpuregs[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(2),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[2]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[2]\,
      O => \cpuregs[1][2]_i_3_n_0\
    );
\cpuregs[1][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][31]_i_4_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][30]_i_2_n_0\,
      I3 => \cpuregs[1][30]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(30)
    );
\cpuregs[1][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[30]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[30]\,
      I4 => irq_pending(30),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][30]_i_2_n_0\
    );
\cpuregs[1][30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(30),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[30]\,
      O => \cpuregs[1][30]_i_3_n_0\
    );
\cpuregs[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[4]\,
      I3 => \latched_rd_reg_n_0_[5]\,
      I4 => \latched_rd_reg_n_0_[0]\,
      I5 => \latched_rd_reg_n_0_[1]\,
      O => \cpuregs[1][31]_i_1_n_0\
    );
\cpuregs[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][31]_i_4_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][31]_i_5_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][31]_i_6_n_0\,
      O => cpuregs_wrdata(31)
    );
\cpuregs[1][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[3]\,
      I1 => \cpuregs[29][31]_i_2_n_0\,
      O => \cpuregs[1][31]_i_3_n_0\
    );
\cpuregs[1][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \irq_mask_reg_n_0_[31]\,
      O => \cpuregs[1][31]_i_5_n_0\
    );
\cpuregs[1][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(31),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[31]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[31]\,
      O => \cpuregs[1][31]_i_6_n_0\
    );
\cpuregs[1][31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => latched_store_reg_n_0,
      I1 => latched_branch_reg_n_0,
      O => \cpuregs[1][31]_i_7_n_0\
    );
\cpuregs[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][3]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][3]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][3]_i_4_n_0\,
      O => cpuregs_wrdata(3)
    );
\cpuregs[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(3),
      I1 => \irq_mask_reg_n_0_[3]\,
      O => \cpuregs[1][3]_i_3_n_0\
    );
\cpuregs[1][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(3),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[3]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[3]\,
      O => \cpuregs[1][3]_i_4_n_0\
    );
\cpuregs[1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => latched_compr_reg_n_0,
      O => \cpuregs[1][3]_i_5_n_0\
    );
\cpuregs[1][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => latched_compr_reg_n_0,
      O => \cpuregs[1][3]_i_6_n_0\
    );
\cpuregs[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][7]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][4]_i_2_n_0\,
      I3 => \reg_pc[4]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(4)
    );
\cpuregs[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[4]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[4]\,
      I4 => irq_pending(4),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][4]_i_2_n_0\
    );
\cpuregs[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][7]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][5]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][5]_i_3_n_0\,
      O => cpuregs_wrdata(5)
    );
\cpuregs[1][5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \irq_mask_reg_n_0_[5]\,
      O => \cpuregs[1][5]_i_2_n_0\
    );
\cpuregs[1][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(5),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[5]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[5]\,
      O => \cpuregs[1][5]_i_3_n_0\
    );
\cpuregs[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][7]_i_2_n_5\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][6]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][6]_i_3_n_0\,
      O => cpuregs_wrdata(6)
    );
\cpuregs[1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(6),
      I1 => \irq_mask_reg_n_0_[6]\,
      O => \cpuregs[1][6]_i_2_n_0\
    );
\cpuregs[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(6),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[6]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[6]\,
      O => \cpuregs[1][6]_i_3_n_0\
    );
\cpuregs[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][7]_i_2_n_4\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][7]_i_3_n_0\,
      I3 => \cpuregs[1][7]_i_4_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(7)
    );
\cpuregs[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[7]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[7]\,
      I4 => irq_pending(7),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][7]_i_3_n_0\
    );
\cpuregs[1][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(7),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[7]\,
      O => \cpuregs[1][7]_i_4_n_0\
    );
\cpuregs[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \cpuregs_reg[1][11]_i_2_n_7\,
      I1 => latched_branch_reg_n_0,
      I2 => \cpuregs[1][8]_i_2_n_0\,
      I3 => \cpuregs[1][8]_i_3_n_0\,
      I4 => latched_store_reg_n_0,
      O => cpuregs_wrdata(8)
    );
\cpuregs[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0ACA0A0"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[8]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_mask_reg_n_0_[8]\,
      I4 => irq_pending(8),
      I5 => \cpuregs[1][31]_i_7_n_0\,
      O => \cpuregs[1][8]_i_2_n_0\
    );
\cpuregs[1][8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(8),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[8]\,
      O => \cpuregs[1][8]_i_3_n_0\
    );
\cpuregs[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \cpuregs_reg[1][11]_i_2_n_6\,
      I1 => latched_branch_reg_n_0,
      I2 => \eoi[31]_i_3_n_0\,
      I3 => \cpuregs[1][9]_i_2_n_0\,
      I4 => latched_store_reg_n_0,
      I5 => \cpuregs[1][9]_i_3_n_0\,
      O => cpuregs_wrdata(9)
    );
\cpuregs[1][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(9),
      I1 => \irq_mask_reg_n_0_[9]\,
      O => \cpuregs[1][9]_i_2_n_0\
    );
\cpuregs[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => alu_out_q(9),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[9]\,
      I3 => \cpuregs[1][31]_i_7_n_0\,
      I4 => \irq_state_reg_n_0_[0]\,
      I5 => \reg_next_pc_reg_n_0_[9]\,
      O => \cpuregs[1][9]_i_3_n_0\
    );
\cpuregs[20][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[20][31]_i_1_n_0\
    );
\cpuregs[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \latched_rd_reg_n_0_[5]\,
      I5 => \latched_rd_reg_n_0_[4]\,
      O => \cpuregs[21][31]_i_1_n_0\
    );
\cpuregs[22][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \cpuregs[16][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[2]\,
      I2 => \latched_rd_reg_n_0_[3]\,
      I3 => \latched_rd_reg_n_0_[0]\,
      I4 => \latched_rd_reg_n_0_[1]\,
      O => \cpuregs[22][31]_i_1_n_0\
    );
\cpuregs[23][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \latched_rd_reg_n_0_[4]\,
      I5 => \latched_rd_reg_n_0_[5]\,
      O => \cpuregs[23][31]_i_1_n_0\
    );
\cpuregs[24][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[24][31]_i_1_n_0\
    );
\cpuregs[25][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \latched_rd_reg_n_0_[3]\,
      O => \cpuregs[25][31]_i_1_n_0\
    );
\cpuregs[26][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \latched_rd_reg_n_0_[3]\,
      O => \cpuregs[26][31]_i_1_n_0\
    );
\cpuregs[27][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \latched_rd_reg_n_0_[3]\,
      O => \cpuregs[27][31]_i_1_n_0\
    );
\cpuregs[28][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \cpuregs[16][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[28][31]_i_1_n_0\
    );
\cpuregs[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \cpuregs[29][31]_i_2_n_0\,
      I1 => \cpuregs[29][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[2]\,
      I3 => \latched_rd_reg_n_0_[1]\,
      I4 => \latched_rd_reg_n_0_[0]\,
      I5 => \latched_rd_reg_n_0_[3]\,
      O => \cpuregs[29][31]_i_1_n_0\
    );
\cpuregs[29][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \latched_rd_reg_n_0_[3]\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \cpuregs[29][31]_i_4_n_0\,
      I5 => \cpuregs[16][31]_i_3_n_0\,
      O => \cpuregs[29][31]_i_2_n_0\
    );
\cpuregs[29][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[5]\,
      I1 => \latched_rd_reg_n_0_[4]\,
      O => \cpuregs[29][31]_i_3_n_0\
    );
\cpuregs[29][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[5]\,
      I1 => \latched_rd_reg_n_0_[4]\,
      O => \cpuregs[29][31]_i_4_n_0\
    );
\cpuregs[2][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[2][31]_i_1_n_0\
    );
\cpuregs[2][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[4]\,
      I1 => \latched_rd_reg_n_0_[5]\,
      I2 => \cpuregs[29][31]_i_2_n_0\,
      O => \cpuregs[2][31]_i_2_n_0\
    );
\cpuregs[30][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \cpuregs[16][31]_i_2_n_0\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[2]\,
      I4 => \latched_rd_reg_n_0_[3]\,
      O => \cpuregs[30][31]_i_1_n_0\
    );
\cpuregs[31][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \latched_rd_reg_n_0_[3]\,
      I2 => \latched_rd_reg_n_0_[0]\,
      I3 => \latched_rd_reg_n_0_[1]\,
      I4 => \cpuregs[16][31]_i_2_n_0\,
      O => \cpuregs[31][31]_i_1_n_0\
    );
\cpuregs[32][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[0]\,
      I3 => \latched_rd_reg_n_0_[4]\,
      I4 => \latched_rd_reg_n_0_[1]\,
      I5 => \latched_rd_reg_n_0_[5]\,
      O => \cpuregs[32][31]_i_1_n_0\
    );
\cpuregs[33][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[5]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      I5 => \latched_rd_reg_n_0_[4]\,
      O => \cpuregs[33][31]_i_1_n_0\
    );
\cpuregs[34][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \cpuregs[1][31]_i_3_n_0\,
      I1 => \latched_rd_reg_n_0_[5]\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[0]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      I5 => \latched_rd_reg_n_0_[4]\,
      O => \cpuregs[34][31]_i_1_n_0\
    );
\cpuregs[35][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \cpuregs[1][31]_i_3_n_0\,
      I1 => \latched_rd_reg_n_0_[5]\,
      I2 => \latched_rd_reg_n_0_[0]\,
      I3 => \latched_rd_reg_n_0_[1]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      I5 => \latched_rd_reg_n_0_[4]\,
      O => \cpuregs[35][31]_i_1_n_0\
    );
\cpuregs[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[4]\,
      I3 => \latched_rd_reg_n_0_[5]\,
      I4 => \latched_rd_reg_n_0_[0]\,
      I5 => \latched_rd_reg_n_0_[1]\,
      O => \cpuregs[3][31]_i_1_n_0\
    );
\cpuregs[4][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[4][31]_i_1_n_0\
    );
\cpuregs[5][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \cpuregs[2][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[5][31]_i_1_n_0\
    );
\cpuregs[6][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[6][31]_i_1_n_0\
    );
\cpuregs[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \cpuregs[1][31]_i_3_n_0\,
      I2 => \latched_rd_reg_n_0_[4]\,
      I3 => \latched_rd_reg_n_0_[5]\,
      I4 => \latched_rd_reg_n_0_[1]\,
      I5 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[7][31]_i_1_n_0\
    );
\cpuregs[8][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[0]\,
      I1 => \latched_rd_reg_n_0_[1]\,
      I2 => \cpuregs[2][31]_i_2_n_0\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[8][31]_i_1_n_0\
    );
\cpuregs[9][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \cpuregs[2][31]_i_2_n_0\,
      I1 => \latched_rd_reg_n_0_[0]\,
      I2 => \latched_rd_reg_n_0_[1]\,
      I3 => \latched_rd_reg_n_0_[3]\,
      I4 => \latched_rd_reg_n_0_[2]\,
      O => \cpuregs[9][31]_i_1_n_0\
    );
\cpuregs_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[10]_9\(0),
      R => '0'
    );
\cpuregs_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[10]_9\(10),
      R => '0'
    );
\cpuregs_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[10]_9\(11),
      R => '0'
    );
\cpuregs_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[10]_9\(12),
      R => '0'
    );
\cpuregs_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[10]_9\(13),
      R => '0'
    );
\cpuregs_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[10]_9\(14),
      R => '0'
    );
\cpuregs_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[10]_9\(15),
      R => '0'
    );
\cpuregs_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[10]_9\(16),
      R => '0'
    );
\cpuregs_reg[10][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[10]_9\(17),
      R => '0'
    );
\cpuregs_reg[10][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[10]_9\(18),
      R => '0'
    );
\cpuregs_reg[10][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[10]_9\(19),
      R => '0'
    );
\cpuregs_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[10]_9\(1),
      R => '0'
    );
\cpuregs_reg[10][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[10]_9\(20),
      R => '0'
    );
\cpuregs_reg[10][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[10]_9\(21),
      R => '0'
    );
\cpuregs_reg[10][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[10]_9\(22),
      R => '0'
    );
\cpuregs_reg[10][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[10]_9\(23),
      R => '0'
    );
\cpuregs_reg[10][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[10]_9\(24),
      R => '0'
    );
\cpuregs_reg[10][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[10]_9\(25),
      R => '0'
    );
\cpuregs_reg[10][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[10]_9\(26),
      R => '0'
    );
\cpuregs_reg[10][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[10]_9\(27),
      R => '0'
    );
\cpuregs_reg[10][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[10]_9\(28),
      R => '0'
    );
\cpuregs_reg[10][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[10]_9\(29),
      R => '0'
    );
\cpuregs_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[10]_9\(2),
      R => '0'
    );
\cpuregs_reg[10][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[10]_9\(30),
      R => '0'
    );
\cpuregs_reg[10][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[10]_9\(31),
      R => '0'
    );
\cpuregs_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[10]_9\(3),
      R => '0'
    );
\cpuregs_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[10]_9\(4),
      R => '0'
    );
\cpuregs_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[10]_9\(5),
      R => '0'
    );
\cpuregs_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[10]_9\(6),
      R => '0'
    );
\cpuregs_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[10]_9\(7),
      R => '0'
    );
\cpuregs_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[10]_9\(8),
      R => '0'
    );
\cpuregs_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[10][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[10]_9\(9),
      R => '0'
    );
\cpuregs_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[11]_10\(0),
      R => '0'
    );
\cpuregs_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[11]_10\(10),
      R => '0'
    );
\cpuregs_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[11]_10\(11),
      R => '0'
    );
\cpuregs_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[11]_10\(12),
      R => '0'
    );
\cpuregs_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[11]_10\(13),
      R => '0'
    );
\cpuregs_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[11]_10\(14),
      R => '0'
    );
\cpuregs_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[11]_10\(15),
      R => '0'
    );
\cpuregs_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[11]_10\(16),
      R => '0'
    );
\cpuregs_reg[11][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[11]_10\(17),
      R => '0'
    );
\cpuregs_reg[11][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[11]_10\(18),
      R => '0'
    );
\cpuregs_reg[11][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[11]_10\(19),
      R => '0'
    );
\cpuregs_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[11]_10\(1),
      R => '0'
    );
\cpuregs_reg[11][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[11]_10\(20),
      R => '0'
    );
\cpuregs_reg[11][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[11]_10\(21),
      R => '0'
    );
\cpuregs_reg[11][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[11]_10\(22),
      R => '0'
    );
\cpuregs_reg[11][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[11]_10\(23),
      R => '0'
    );
\cpuregs_reg[11][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[11]_10\(24),
      R => '0'
    );
\cpuregs_reg[11][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[11]_10\(25),
      R => '0'
    );
\cpuregs_reg[11][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[11]_10\(26),
      R => '0'
    );
\cpuregs_reg[11][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[11]_10\(27),
      R => '0'
    );
\cpuregs_reg[11][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[11]_10\(28),
      R => '0'
    );
\cpuregs_reg[11][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[11]_10\(29),
      R => '0'
    );
\cpuregs_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[11]_10\(2),
      R => '0'
    );
\cpuregs_reg[11][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[11]_10\(30),
      R => '0'
    );
\cpuregs_reg[11][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[11]_10\(31),
      R => '0'
    );
\cpuregs_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[11]_10\(3),
      R => '0'
    );
\cpuregs_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[11]_10\(4),
      R => '0'
    );
\cpuregs_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[11]_10\(5),
      R => '0'
    );
\cpuregs_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[11]_10\(6),
      R => '0'
    );
\cpuregs_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[11]_10\(7),
      R => '0'
    );
\cpuregs_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[11]_10\(8),
      R => '0'
    );
\cpuregs_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[11][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[11]_10\(9),
      R => '0'
    );
\cpuregs_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[12]_11\(0),
      R => '0'
    );
\cpuregs_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[12]_11\(10),
      R => '0'
    );
\cpuregs_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[12]_11\(11),
      R => '0'
    );
\cpuregs_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[12]_11\(12),
      R => '0'
    );
\cpuregs_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[12]_11\(13),
      R => '0'
    );
\cpuregs_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[12]_11\(14),
      R => '0'
    );
\cpuregs_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[12]_11\(15),
      R => '0'
    );
\cpuregs_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[12]_11\(16),
      R => '0'
    );
\cpuregs_reg[12][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[12]_11\(17),
      R => '0'
    );
\cpuregs_reg[12][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[12]_11\(18),
      R => '0'
    );
\cpuregs_reg[12][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[12]_11\(19),
      R => '0'
    );
\cpuregs_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[12]_11\(1),
      R => '0'
    );
\cpuregs_reg[12][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[12]_11\(20),
      R => '0'
    );
\cpuregs_reg[12][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[12]_11\(21),
      R => '0'
    );
\cpuregs_reg[12][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[12]_11\(22),
      R => '0'
    );
\cpuregs_reg[12][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[12]_11\(23),
      R => '0'
    );
\cpuregs_reg[12][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[12]_11\(24),
      R => '0'
    );
\cpuregs_reg[12][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[12]_11\(25),
      R => '0'
    );
\cpuregs_reg[12][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[12]_11\(26),
      R => '0'
    );
\cpuregs_reg[12][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[12]_11\(27),
      R => '0'
    );
\cpuregs_reg[12][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[12]_11\(28),
      R => '0'
    );
\cpuregs_reg[12][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[12]_11\(29),
      R => '0'
    );
\cpuregs_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[12]_11\(2),
      R => '0'
    );
\cpuregs_reg[12][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[12]_11\(30),
      R => '0'
    );
\cpuregs_reg[12][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[12]_11\(31),
      R => '0'
    );
\cpuregs_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[12]_11\(3),
      R => '0'
    );
\cpuregs_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[12]_11\(4),
      R => '0'
    );
\cpuregs_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[12]_11\(5),
      R => '0'
    );
\cpuregs_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[12]_11\(6),
      R => '0'
    );
\cpuregs_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[12]_11\(7),
      R => '0'
    );
\cpuregs_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[12]_11\(8),
      R => '0'
    );
\cpuregs_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[12][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[12]_11\(9),
      R => '0'
    );
\cpuregs_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[13]_12\(0),
      R => '0'
    );
\cpuregs_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[13]_12\(10),
      R => '0'
    );
\cpuregs_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[13]_12\(11),
      R => '0'
    );
\cpuregs_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[13]_12\(12),
      R => '0'
    );
\cpuregs_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[13]_12\(13),
      R => '0'
    );
\cpuregs_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[13]_12\(14),
      R => '0'
    );
\cpuregs_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[13]_12\(15),
      R => '0'
    );
\cpuregs_reg[13][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[13]_12\(16),
      R => '0'
    );
\cpuregs_reg[13][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[13]_12\(17),
      R => '0'
    );
\cpuregs_reg[13][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[13]_12\(18),
      R => '0'
    );
\cpuregs_reg[13][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[13]_12\(19),
      R => '0'
    );
\cpuregs_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[13]_12\(1),
      R => '0'
    );
\cpuregs_reg[13][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[13]_12\(20),
      R => '0'
    );
\cpuregs_reg[13][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[13]_12\(21),
      R => '0'
    );
\cpuregs_reg[13][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[13]_12\(22),
      R => '0'
    );
\cpuregs_reg[13][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[13]_12\(23),
      R => '0'
    );
\cpuregs_reg[13][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[13]_12\(24),
      R => '0'
    );
\cpuregs_reg[13][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[13]_12\(25),
      R => '0'
    );
\cpuregs_reg[13][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[13]_12\(26),
      R => '0'
    );
\cpuregs_reg[13][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[13]_12\(27),
      R => '0'
    );
\cpuregs_reg[13][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[13]_12\(28),
      R => '0'
    );
\cpuregs_reg[13][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[13]_12\(29),
      R => '0'
    );
\cpuregs_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[13]_12\(2),
      R => '0'
    );
\cpuregs_reg[13][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[13]_12\(30),
      R => '0'
    );
\cpuregs_reg[13][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[13]_12\(31),
      R => '0'
    );
\cpuregs_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[13]_12\(3),
      R => '0'
    );
\cpuregs_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[13]_12\(4),
      R => '0'
    );
\cpuregs_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[13]_12\(5),
      R => '0'
    );
\cpuregs_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[13]_12\(6),
      R => '0'
    );
\cpuregs_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[13]_12\(7),
      R => '0'
    );
\cpuregs_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[13]_12\(8),
      R => '0'
    );
\cpuregs_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[13][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[13]_12\(9),
      R => '0'
    );
\cpuregs_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[14]_13\(0),
      R => '0'
    );
\cpuregs_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[14]_13\(10),
      R => '0'
    );
\cpuregs_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[14]_13\(11),
      R => '0'
    );
\cpuregs_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[14]_13\(12),
      R => '0'
    );
\cpuregs_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[14]_13\(13),
      R => '0'
    );
\cpuregs_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[14]_13\(14),
      R => '0'
    );
\cpuregs_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[14]_13\(15),
      R => '0'
    );
\cpuregs_reg[14][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[14]_13\(16),
      R => '0'
    );
\cpuregs_reg[14][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[14]_13\(17),
      R => '0'
    );
\cpuregs_reg[14][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[14]_13\(18),
      R => '0'
    );
\cpuregs_reg[14][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[14]_13\(19),
      R => '0'
    );
\cpuregs_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[14]_13\(1),
      R => '0'
    );
\cpuregs_reg[14][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[14]_13\(20),
      R => '0'
    );
\cpuregs_reg[14][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[14]_13\(21),
      R => '0'
    );
\cpuregs_reg[14][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[14]_13\(22),
      R => '0'
    );
\cpuregs_reg[14][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[14]_13\(23),
      R => '0'
    );
\cpuregs_reg[14][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[14]_13\(24),
      R => '0'
    );
\cpuregs_reg[14][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[14]_13\(25),
      R => '0'
    );
\cpuregs_reg[14][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[14]_13\(26),
      R => '0'
    );
\cpuregs_reg[14][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[14]_13\(27),
      R => '0'
    );
\cpuregs_reg[14][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[14]_13\(28),
      R => '0'
    );
\cpuregs_reg[14][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[14]_13\(29),
      R => '0'
    );
\cpuregs_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[14]_13\(2),
      R => '0'
    );
\cpuregs_reg[14][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[14]_13\(30),
      R => '0'
    );
\cpuregs_reg[14][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[14]_13\(31),
      R => '0'
    );
\cpuregs_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[14]_13\(3),
      R => '0'
    );
\cpuregs_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[14]_13\(4),
      R => '0'
    );
\cpuregs_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[14]_13\(5),
      R => '0'
    );
\cpuregs_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[14]_13\(6),
      R => '0'
    );
\cpuregs_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[14]_13\(7),
      R => '0'
    );
\cpuregs_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[14]_13\(8),
      R => '0'
    );
\cpuregs_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[14][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[14]_13\(9),
      R => '0'
    );
\cpuregs_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[15]_14\(0),
      R => '0'
    );
\cpuregs_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[15]_14\(10),
      R => '0'
    );
\cpuregs_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[15]_14\(11),
      R => '0'
    );
\cpuregs_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[15]_14\(12),
      R => '0'
    );
\cpuregs_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[15]_14\(13),
      R => '0'
    );
\cpuregs_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[15]_14\(14),
      R => '0'
    );
\cpuregs_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[15]_14\(15),
      R => '0'
    );
\cpuregs_reg[15][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[15]_14\(16),
      R => '0'
    );
\cpuregs_reg[15][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[15]_14\(17),
      R => '0'
    );
\cpuregs_reg[15][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[15]_14\(18),
      R => '0'
    );
\cpuregs_reg[15][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[15]_14\(19),
      R => '0'
    );
\cpuregs_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[15]_14\(1),
      R => '0'
    );
\cpuregs_reg[15][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[15]_14\(20),
      R => '0'
    );
\cpuregs_reg[15][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[15]_14\(21),
      R => '0'
    );
\cpuregs_reg[15][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[15]_14\(22),
      R => '0'
    );
\cpuregs_reg[15][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[15]_14\(23),
      R => '0'
    );
\cpuregs_reg[15][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[15]_14\(24),
      R => '0'
    );
\cpuregs_reg[15][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[15]_14\(25),
      R => '0'
    );
\cpuregs_reg[15][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[15]_14\(26),
      R => '0'
    );
\cpuregs_reg[15][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[15]_14\(27),
      R => '0'
    );
\cpuregs_reg[15][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[15]_14\(28),
      R => '0'
    );
\cpuregs_reg[15][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[15]_14\(29),
      R => '0'
    );
\cpuregs_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[15]_14\(2),
      R => '0'
    );
\cpuregs_reg[15][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[15]_14\(30),
      R => '0'
    );
\cpuregs_reg[15][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[15]_14\(31),
      R => '0'
    );
\cpuregs_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[15]_14\(3),
      R => '0'
    );
\cpuregs_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[15]_14\(4),
      R => '0'
    );
\cpuregs_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[15]_14\(5),
      R => '0'
    );
\cpuregs_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[15]_14\(6),
      R => '0'
    );
\cpuregs_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[15]_14\(7),
      R => '0'
    );
\cpuregs_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[15]_14\(8),
      R => '0'
    );
\cpuregs_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[15][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[15]_14\(9),
      R => '0'
    );
\cpuregs_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[16]_15\(0),
      R => '0'
    );
\cpuregs_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[16]_15\(10),
      R => '0'
    );
\cpuregs_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[16]_15\(11),
      R => '0'
    );
\cpuregs_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[16]_15\(12),
      R => '0'
    );
\cpuregs_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[16]_15\(13),
      R => '0'
    );
\cpuregs_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[16]_15\(14),
      R => '0'
    );
\cpuregs_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[16]_15\(15),
      R => '0'
    );
\cpuregs_reg[16][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[16]_15\(16),
      R => '0'
    );
\cpuregs_reg[16][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[16]_15\(17),
      R => '0'
    );
\cpuregs_reg[16][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[16]_15\(18),
      R => '0'
    );
\cpuregs_reg[16][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[16]_15\(19),
      R => '0'
    );
\cpuregs_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[16]_15\(1),
      R => '0'
    );
\cpuregs_reg[16][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[16]_15\(20),
      R => '0'
    );
\cpuregs_reg[16][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[16]_15\(21),
      R => '0'
    );
\cpuregs_reg[16][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[16]_15\(22),
      R => '0'
    );
\cpuregs_reg[16][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[16]_15\(23),
      R => '0'
    );
\cpuregs_reg[16][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[16]_15\(24),
      R => '0'
    );
\cpuregs_reg[16][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[16]_15\(25),
      R => '0'
    );
\cpuregs_reg[16][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[16]_15\(26),
      R => '0'
    );
\cpuregs_reg[16][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[16]_15\(27),
      R => '0'
    );
\cpuregs_reg[16][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[16]_15\(28),
      R => '0'
    );
\cpuregs_reg[16][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[16]_15\(29),
      R => '0'
    );
\cpuregs_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[16]_15\(2),
      R => '0'
    );
\cpuregs_reg[16][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[16]_15\(30),
      R => '0'
    );
\cpuregs_reg[16][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[16]_15\(31),
      R => '0'
    );
\cpuregs_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[16]_15\(3),
      R => '0'
    );
\cpuregs_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[16]_15\(4),
      R => '0'
    );
\cpuregs_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[16]_15\(5),
      R => '0'
    );
\cpuregs_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[16]_15\(6),
      R => '0'
    );
\cpuregs_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[16]_15\(7),
      R => '0'
    );
\cpuregs_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[16]_15\(8),
      R => '0'
    );
\cpuregs_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[16][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[16]_15\(9),
      R => '0'
    );
\cpuregs_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[17]_16\(0),
      R => '0'
    );
\cpuregs_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[17]_16\(10),
      R => '0'
    );
\cpuregs_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[17]_16\(11),
      R => '0'
    );
\cpuregs_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[17]_16\(12),
      R => '0'
    );
\cpuregs_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[17]_16\(13),
      R => '0'
    );
\cpuregs_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[17]_16\(14),
      R => '0'
    );
\cpuregs_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[17]_16\(15),
      R => '0'
    );
\cpuregs_reg[17][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[17]_16\(16),
      R => '0'
    );
\cpuregs_reg[17][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[17]_16\(17),
      R => '0'
    );
\cpuregs_reg[17][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[17]_16\(18),
      R => '0'
    );
\cpuregs_reg[17][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[17]_16\(19),
      R => '0'
    );
\cpuregs_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[17]_16\(1),
      R => '0'
    );
\cpuregs_reg[17][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[17]_16\(20),
      R => '0'
    );
\cpuregs_reg[17][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[17]_16\(21),
      R => '0'
    );
\cpuregs_reg[17][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[17]_16\(22),
      R => '0'
    );
\cpuregs_reg[17][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[17]_16\(23),
      R => '0'
    );
\cpuregs_reg[17][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[17]_16\(24),
      R => '0'
    );
\cpuregs_reg[17][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[17]_16\(25),
      R => '0'
    );
\cpuregs_reg[17][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[17]_16\(26),
      R => '0'
    );
\cpuregs_reg[17][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[17]_16\(27),
      R => '0'
    );
\cpuregs_reg[17][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[17]_16\(28),
      R => '0'
    );
\cpuregs_reg[17][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[17]_16\(29),
      R => '0'
    );
\cpuregs_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[17]_16\(2),
      R => '0'
    );
\cpuregs_reg[17][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[17]_16\(30),
      R => '0'
    );
\cpuregs_reg[17][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[17]_16\(31),
      R => '0'
    );
\cpuregs_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[17]_16\(3),
      R => '0'
    );
\cpuregs_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[17]_16\(4),
      R => '0'
    );
\cpuregs_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[17]_16\(5),
      R => '0'
    );
\cpuregs_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[17]_16\(6),
      R => '0'
    );
\cpuregs_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[17]_16\(7),
      R => '0'
    );
\cpuregs_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[17]_16\(8),
      R => '0'
    );
\cpuregs_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[17][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[17]_16\(9),
      R => '0'
    );
\cpuregs_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[18]_17\(0),
      R => '0'
    );
\cpuregs_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[18]_17\(10),
      R => '0'
    );
\cpuregs_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[18]_17\(11),
      R => '0'
    );
\cpuregs_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[18]_17\(12),
      R => '0'
    );
\cpuregs_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[18]_17\(13),
      R => '0'
    );
\cpuregs_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[18]_17\(14),
      R => '0'
    );
\cpuregs_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[18]_17\(15),
      R => '0'
    );
\cpuregs_reg[18][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[18]_17\(16),
      R => '0'
    );
\cpuregs_reg[18][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[18]_17\(17),
      R => '0'
    );
\cpuregs_reg[18][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[18]_17\(18),
      R => '0'
    );
\cpuregs_reg[18][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[18]_17\(19),
      R => '0'
    );
\cpuregs_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[18]_17\(1),
      R => '0'
    );
\cpuregs_reg[18][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[18]_17\(20),
      R => '0'
    );
\cpuregs_reg[18][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[18]_17\(21),
      R => '0'
    );
\cpuregs_reg[18][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[18]_17\(22),
      R => '0'
    );
\cpuregs_reg[18][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[18]_17\(23),
      R => '0'
    );
\cpuregs_reg[18][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[18]_17\(24),
      R => '0'
    );
\cpuregs_reg[18][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[18]_17\(25),
      R => '0'
    );
\cpuregs_reg[18][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[18]_17\(26),
      R => '0'
    );
\cpuregs_reg[18][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[18]_17\(27),
      R => '0'
    );
\cpuregs_reg[18][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[18]_17\(28),
      R => '0'
    );
\cpuregs_reg[18][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[18]_17\(29),
      R => '0'
    );
\cpuregs_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[18]_17\(2),
      R => '0'
    );
\cpuregs_reg[18][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[18]_17\(30),
      R => '0'
    );
\cpuregs_reg[18][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[18]_17\(31),
      R => '0'
    );
\cpuregs_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[18]_17\(3),
      R => '0'
    );
\cpuregs_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[18]_17\(4),
      R => '0'
    );
\cpuregs_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[18]_17\(5),
      R => '0'
    );
\cpuregs_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[18]_17\(6),
      R => '0'
    );
\cpuregs_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[18]_17\(7),
      R => '0'
    );
\cpuregs_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[18]_17\(8),
      R => '0'
    );
\cpuregs_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[18][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[18]_17\(9),
      R => '0'
    );
\cpuregs_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[19]_18\(0),
      R => '0'
    );
\cpuregs_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[19]_18\(10),
      R => '0'
    );
\cpuregs_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[19]_18\(11),
      R => '0'
    );
\cpuregs_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[19]_18\(12),
      R => '0'
    );
\cpuregs_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[19]_18\(13),
      R => '0'
    );
\cpuregs_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[19]_18\(14),
      R => '0'
    );
\cpuregs_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[19]_18\(15),
      R => '0'
    );
\cpuregs_reg[19][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[19]_18\(16),
      R => '0'
    );
\cpuregs_reg[19][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[19]_18\(17),
      R => '0'
    );
\cpuregs_reg[19][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[19]_18\(18),
      R => '0'
    );
\cpuregs_reg[19][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[19]_18\(19),
      R => '0'
    );
\cpuregs_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[19]_18\(1),
      R => '0'
    );
\cpuregs_reg[19][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[19]_18\(20),
      R => '0'
    );
\cpuregs_reg[19][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[19]_18\(21),
      R => '0'
    );
\cpuregs_reg[19][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[19]_18\(22),
      R => '0'
    );
\cpuregs_reg[19][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[19]_18\(23),
      R => '0'
    );
\cpuregs_reg[19][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[19]_18\(24),
      R => '0'
    );
\cpuregs_reg[19][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[19]_18\(25),
      R => '0'
    );
\cpuregs_reg[19][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[19]_18\(26),
      R => '0'
    );
\cpuregs_reg[19][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[19]_18\(27),
      R => '0'
    );
\cpuregs_reg[19][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[19]_18\(28),
      R => '0'
    );
\cpuregs_reg[19][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[19]_18\(29),
      R => '0'
    );
\cpuregs_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[19]_18\(2),
      R => '0'
    );
\cpuregs_reg[19][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[19]_18\(30),
      R => '0'
    );
\cpuregs_reg[19][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[19]_18\(31),
      R => '0'
    );
\cpuregs_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[19]_18\(3),
      R => '0'
    );
\cpuregs_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[19]_18\(4),
      R => '0'
    );
\cpuregs_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[19]_18\(5),
      R => '0'
    );
\cpuregs_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[19]_18\(6),
      R => '0'
    );
\cpuregs_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[19]_18\(7),
      R => '0'
    );
\cpuregs_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[19]_18\(8),
      R => '0'
    );
\cpuregs_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[19][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[19]_18\(9),
      R => '0'
    );
\cpuregs_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[1]_0\(0),
      R => '0'
    );
\cpuregs_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[1]_0\(10),
      R => '0'
    );
\cpuregs_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[1]_0\(11),
      R => '0'
    );
\cpuregs_reg[1][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][7]_i_2_n_0\,
      CO(3) => \cpuregs_reg[1][11]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][11]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][11]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][11]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][11]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][11]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][11]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[11]\,
      S(2) => \reg_pc_reg_n_0_[10]\,
      S(1) => \reg_pc_reg_n_0_[9]\,
      S(0) => \reg_pc_reg_n_0_[8]\
    );
\cpuregs_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[1]_0\(12),
      R => '0'
    );
\cpuregs_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[1]_0\(13),
      R => '0'
    );
\cpuregs_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[1]_0\(14),
      R => '0'
    );
\cpuregs_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[1]_0\(15),
      R => '0'
    );
\cpuregs_reg[1][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][11]_i_2_n_0\,
      CO(3) => \cpuregs_reg[1][15]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][15]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][15]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][15]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][15]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][15]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][15]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[15]\,
      S(2) => \reg_pc_reg_n_0_[14]\,
      S(1) => \reg_pc_reg_n_0_[13]\,
      S(0) => \reg_pc_reg_n_0_[12]\
    );
\cpuregs_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[1]_0\(16),
      R => '0'
    );
\cpuregs_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[1]_0\(17),
      R => '0'
    );
\cpuregs_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[1]_0\(18),
      R => '0'
    );
\cpuregs_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[1]_0\(19),
      R => '0'
    );
\cpuregs_reg[1][19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][15]_i_2_n_0\,
      CO(3) => \cpuregs_reg[1][19]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][19]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][19]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][19]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][19]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][19]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][19]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[19]\,
      S(2) => \reg_pc_reg_n_0_[18]\,
      S(1) => \reg_pc_reg_n_0_[17]\,
      S(0) => \reg_pc_reg_n_0_[16]\
    );
\cpuregs_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[1]_0\(1),
      R => '0'
    );
\cpuregs_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[1]_0\(20),
      R => '0'
    );
\cpuregs_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[1]_0\(21),
      R => '0'
    );
\cpuregs_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[1]_0\(22),
      R => '0'
    );
\cpuregs_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[1]_0\(23),
      R => '0'
    );
\cpuregs_reg[1][23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][19]_i_2_n_0\,
      CO(3) => \cpuregs_reg[1][23]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][23]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][23]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][23]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][23]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][23]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][23]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[23]\,
      S(2) => \reg_pc_reg_n_0_[22]\,
      S(1) => \reg_pc_reg_n_0_[21]\,
      S(0) => \reg_pc_reg_n_0_[20]\
    );
\cpuregs_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[1]_0\(24),
      R => '0'
    );
\cpuregs_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[1]_0\(25),
      R => '0'
    );
\cpuregs_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[1]_0\(26),
      R => '0'
    );
\cpuregs_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[1]_0\(27),
      R => '0'
    );
\cpuregs_reg[1][27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][23]_i_2_n_0\,
      CO(3) => \cpuregs_reg[1][27]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][27]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][27]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][27]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][27]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][27]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][27]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[27]\,
      S(2) => \reg_pc_reg_n_0_[26]\,
      S(1) => \reg_pc_reg_n_0_[25]\,
      S(0) => \reg_pc_reg_n_0_[24]\
    );
\cpuregs_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[1]_0\(28),
      R => '0'
    );
\cpuregs_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[1]_0\(29),
      R => '0'
    );
\cpuregs_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[1]_0\(2),
      R => '0'
    );
\cpuregs_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[1]_0\(30),
      R => '0'
    );
\cpuregs_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[1]_0\(31),
      R => '0'
    );
\cpuregs_reg[1][31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][27]_i_2_n_0\,
      CO(3) => \NLW_cpuregs_reg[1][31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \cpuregs_reg[1][31]_i_4_n_1\,
      CO(1) => \cpuregs_reg[1][31]_i_4_n_2\,
      CO(0) => \cpuregs_reg[1][31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][31]_i_4_n_4\,
      O(2) => \cpuregs_reg[1][31]_i_4_n_5\,
      O(1) => \cpuregs_reg[1][31]_i_4_n_6\,
      O(0) => \cpuregs_reg[1][31]_i_4_n_7\,
      S(3) => \reg_pc_reg_n_0_[31]\,
      S(2) => \reg_pc_reg_n_0_[30]\,
      S(1) => \reg_pc_reg_n_0_[29]\,
      S(0) => \reg_pc_reg_n_0_[28]\
    );
\cpuregs_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[1]_0\(3),
      R => '0'
    );
\cpuregs_reg[1][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpuregs_reg[1][3]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][3]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][3]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_pc_reg_n_0_[2]\,
      DI(1) => \reg_pc_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \cpuregs_reg[1][3]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][3]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][3]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][3]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[3]\,
      S(2) => \cpuregs[1][3]_i_5_n_0\,
      S(1) => \cpuregs[1][3]_i_6_n_0\,
      S(0) => \reg_pc_reg_n_0_[0]\
    );
\cpuregs_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[1]_0\(4),
      R => '0'
    );
\cpuregs_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[1]_0\(5),
      R => '0'
    );
\cpuregs_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[1]_0\(6),
      R => '0'
    );
\cpuregs_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[1]_0\(7),
      R => '0'
    );
\cpuregs_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpuregs_reg[1][3]_i_2_n_0\,
      CO(3) => \cpuregs_reg[1][7]_i_2_n_0\,
      CO(2) => \cpuregs_reg[1][7]_i_2_n_1\,
      CO(1) => \cpuregs_reg[1][7]_i_2_n_2\,
      CO(0) => \cpuregs_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpuregs_reg[1][7]_i_2_n_4\,
      O(2) => \cpuregs_reg[1][7]_i_2_n_5\,
      O(1) => \cpuregs_reg[1][7]_i_2_n_6\,
      O(0) => \cpuregs_reg[1][7]_i_2_n_7\,
      S(3) => \reg_pc_reg_n_0_[7]\,
      S(2) => \reg_pc_reg_n_0_[6]\,
      S(1) => \reg_pc_reg_n_0_[5]\,
      S(0) => \reg_pc_reg_n_0_[4]\
    );
\cpuregs_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[1]_0\(8),
      R => '0'
    );
\cpuregs_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[1][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[1]_0\(9),
      R => '0'
    );
\cpuregs_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[20]_19\(0),
      R => '0'
    );
\cpuregs_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[20]_19\(10),
      R => '0'
    );
\cpuregs_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[20]_19\(11),
      R => '0'
    );
\cpuregs_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[20]_19\(12),
      R => '0'
    );
\cpuregs_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[20]_19\(13),
      R => '0'
    );
\cpuregs_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[20]_19\(14),
      R => '0'
    );
\cpuregs_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[20]_19\(15),
      R => '0'
    );
\cpuregs_reg[20][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[20]_19\(16),
      R => '0'
    );
\cpuregs_reg[20][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[20]_19\(17),
      R => '0'
    );
\cpuregs_reg[20][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[20]_19\(18),
      R => '0'
    );
\cpuregs_reg[20][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[20]_19\(19),
      R => '0'
    );
\cpuregs_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[20]_19\(1),
      R => '0'
    );
\cpuregs_reg[20][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[20]_19\(20),
      R => '0'
    );
\cpuregs_reg[20][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[20]_19\(21),
      R => '0'
    );
\cpuregs_reg[20][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[20]_19\(22),
      R => '0'
    );
\cpuregs_reg[20][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[20]_19\(23),
      R => '0'
    );
\cpuregs_reg[20][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[20]_19\(24),
      R => '0'
    );
\cpuregs_reg[20][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[20]_19\(25),
      R => '0'
    );
\cpuregs_reg[20][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[20]_19\(26),
      R => '0'
    );
\cpuregs_reg[20][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[20]_19\(27),
      R => '0'
    );
\cpuregs_reg[20][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[20]_19\(28),
      R => '0'
    );
\cpuregs_reg[20][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[20]_19\(29),
      R => '0'
    );
\cpuregs_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[20]_19\(2),
      R => '0'
    );
\cpuregs_reg[20][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[20]_19\(30),
      R => '0'
    );
\cpuregs_reg[20][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[20]_19\(31),
      R => '0'
    );
\cpuregs_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[20]_19\(3),
      R => '0'
    );
\cpuregs_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[20]_19\(4),
      R => '0'
    );
\cpuregs_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[20]_19\(5),
      R => '0'
    );
\cpuregs_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[20]_19\(6),
      R => '0'
    );
\cpuregs_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[20]_19\(7),
      R => '0'
    );
\cpuregs_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[20]_19\(8),
      R => '0'
    );
\cpuregs_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[20][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[20]_19\(9),
      R => '0'
    );
\cpuregs_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[21]_20\(0),
      R => '0'
    );
\cpuregs_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[21]_20\(10),
      R => '0'
    );
\cpuregs_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[21]_20\(11),
      R => '0'
    );
\cpuregs_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[21]_20\(12),
      R => '0'
    );
\cpuregs_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[21]_20\(13),
      R => '0'
    );
\cpuregs_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[21]_20\(14),
      R => '0'
    );
\cpuregs_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[21]_20\(15),
      R => '0'
    );
\cpuregs_reg[21][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[21]_20\(16),
      R => '0'
    );
\cpuregs_reg[21][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[21]_20\(17),
      R => '0'
    );
\cpuregs_reg[21][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[21]_20\(18),
      R => '0'
    );
\cpuregs_reg[21][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[21]_20\(19),
      R => '0'
    );
\cpuregs_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[21]_20\(1),
      R => '0'
    );
\cpuregs_reg[21][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[21]_20\(20),
      R => '0'
    );
\cpuregs_reg[21][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[21]_20\(21),
      R => '0'
    );
\cpuregs_reg[21][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[21]_20\(22),
      R => '0'
    );
\cpuregs_reg[21][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[21]_20\(23),
      R => '0'
    );
\cpuregs_reg[21][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[21]_20\(24),
      R => '0'
    );
\cpuregs_reg[21][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[21]_20\(25),
      R => '0'
    );
\cpuregs_reg[21][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[21]_20\(26),
      R => '0'
    );
\cpuregs_reg[21][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[21]_20\(27),
      R => '0'
    );
\cpuregs_reg[21][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[21]_20\(28),
      R => '0'
    );
\cpuregs_reg[21][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[21]_20\(29),
      R => '0'
    );
\cpuregs_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[21]_20\(2),
      R => '0'
    );
\cpuregs_reg[21][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[21]_20\(30),
      R => '0'
    );
\cpuregs_reg[21][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[21]_20\(31),
      R => '0'
    );
\cpuregs_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[21]_20\(3),
      R => '0'
    );
\cpuregs_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[21]_20\(4),
      R => '0'
    );
\cpuregs_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[21]_20\(5),
      R => '0'
    );
\cpuregs_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[21]_20\(6),
      R => '0'
    );
\cpuregs_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[21]_20\(7),
      R => '0'
    );
\cpuregs_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[21]_20\(8),
      R => '0'
    );
\cpuregs_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[21][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[21]_20\(9),
      R => '0'
    );
\cpuregs_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[22]_21\(0),
      R => '0'
    );
\cpuregs_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[22]_21\(10),
      R => '0'
    );
\cpuregs_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[22]_21\(11),
      R => '0'
    );
\cpuregs_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[22]_21\(12),
      R => '0'
    );
\cpuregs_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[22]_21\(13),
      R => '0'
    );
\cpuregs_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[22]_21\(14),
      R => '0'
    );
\cpuregs_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[22]_21\(15),
      R => '0'
    );
\cpuregs_reg[22][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[22]_21\(16),
      R => '0'
    );
\cpuregs_reg[22][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[22]_21\(17),
      R => '0'
    );
\cpuregs_reg[22][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[22]_21\(18),
      R => '0'
    );
\cpuregs_reg[22][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[22]_21\(19),
      R => '0'
    );
\cpuregs_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[22]_21\(1),
      R => '0'
    );
\cpuregs_reg[22][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[22]_21\(20),
      R => '0'
    );
\cpuregs_reg[22][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[22]_21\(21),
      R => '0'
    );
\cpuregs_reg[22][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[22]_21\(22),
      R => '0'
    );
\cpuregs_reg[22][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[22]_21\(23),
      R => '0'
    );
\cpuregs_reg[22][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[22]_21\(24),
      R => '0'
    );
\cpuregs_reg[22][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[22]_21\(25),
      R => '0'
    );
\cpuregs_reg[22][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[22]_21\(26),
      R => '0'
    );
\cpuregs_reg[22][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[22]_21\(27),
      R => '0'
    );
\cpuregs_reg[22][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[22]_21\(28),
      R => '0'
    );
\cpuregs_reg[22][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[22]_21\(29),
      R => '0'
    );
\cpuregs_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[22]_21\(2),
      R => '0'
    );
\cpuregs_reg[22][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[22]_21\(30),
      R => '0'
    );
\cpuregs_reg[22][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[22]_21\(31),
      R => '0'
    );
\cpuregs_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[22]_21\(3),
      R => '0'
    );
\cpuregs_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[22]_21\(4),
      R => '0'
    );
\cpuregs_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[22]_21\(5),
      R => '0'
    );
\cpuregs_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[22]_21\(6),
      R => '0'
    );
\cpuregs_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[22]_21\(7),
      R => '0'
    );
\cpuregs_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[22]_21\(8),
      R => '0'
    );
\cpuregs_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[22][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[22]_21\(9),
      R => '0'
    );
\cpuregs_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[23]_22\(0),
      R => '0'
    );
\cpuregs_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[23]_22\(10),
      R => '0'
    );
\cpuregs_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[23]_22\(11),
      R => '0'
    );
\cpuregs_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[23]_22\(12),
      R => '0'
    );
\cpuregs_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[23]_22\(13),
      R => '0'
    );
\cpuregs_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[23]_22\(14),
      R => '0'
    );
\cpuregs_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[23]_22\(15),
      R => '0'
    );
\cpuregs_reg[23][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[23]_22\(16),
      R => '0'
    );
\cpuregs_reg[23][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[23]_22\(17),
      R => '0'
    );
\cpuregs_reg[23][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[23]_22\(18),
      R => '0'
    );
\cpuregs_reg[23][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[23]_22\(19),
      R => '0'
    );
\cpuregs_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[23]_22\(1),
      R => '0'
    );
\cpuregs_reg[23][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[23]_22\(20),
      R => '0'
    );
\cpuregs_reg[23][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[23]_22\(21),
      R => '0'
    );
\cpuregs_reg[23][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[23]_22\(22),
      R => '0'
    );
\cpuregs_reg[23][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[23]_22\(23),
      R => '0'
    );
\cpuregs_reg[23][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[23]_22\(24),
      R => '0'
    );
\cpuregs_reg[23][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[23]_22\(25),
      R => '0'
    );
\cpuregs_reg[23][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[23]_22\(26),
      R => '0'
    );
\cpuregs_reg[23][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[23]_22\(27),
      R => '0'
    );
\cpuregs_reg[23][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[23]_22\(28),
      R => '0'
    );
\cpuregs_reg[23][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[23]_22\(29),
      R => '0'
    );
\cpuregs_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[23]_22\(2),
      R => '0'
    );
\cpuregs_reg[23][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[23]_22\(30),
      R => '0'
    );
\cpuregs_reg[23][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[23]_22\(31),
      R => '0'
    );
\cpuregs_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[23]_22\(3),
      R => '0'
    );
\cpuregs_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[23]_22\(4),
      R => '0'
    );
\cpuregs_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[23]_22\(5),
      R => '0'
    );
\cpuregs_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[23]_22\(6),
      R => '0'
    );
\cpuregs_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[23]_22\(7),
      R => '0'
    );
\cpuregs_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[23]_22\(8),
      R => '0'
    );
\cpuregs_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[23][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[23]_22\(9),
      R => '0'
    );
\cpuregs_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[24]_23\(0),
      R => '0'
    );
\cpuregs_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[24]_23\(10),
      R => '0'
    );
\cpuregs_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[24]_23\(11),
      R => '0'
    );
\cpuregs_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[24]_23\(12),
      R => '0'
    );
\cpuregs_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[24]_23\(13),
      R => '0'
    );
\cpuregs_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[24]_23\(14),
      R => '0'
    );
\cpuregs_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[24]_23\(15),
      R => '0'
    );
\cpuregs_reg[24][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[24]_23\(16),
      R => '0'
    );
\cpuregs_reg[24][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[24]_23\(17),
      R => '0'
    );
\cpuregs_reg[24][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[24]_23\(18),
      R => '0'
    );
\cpuregs_reg[24][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[24]_23\(19),
      R => '0'
    );
\cpuregs_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[24]_23\(1),
      R => '0'
    );
\cpuregs_reg[24][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[24]_23\(20),
      R => '0'
    );
\cpuregs_reg[24][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[24]_23\(21),
      R => '0'
    );
\cpuregs_reg[24][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[24]_23\(22),
      R => '0'
    );
\cpuregs_reg[24][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[24]_23\(23),
      R => '0'
    );
\cpuregs_reg[24][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[24]_23\(24),
      R => '0'
    );
\cpuregs_reg[24][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[24]_23\(25),
      R => '0'
    );
\cpuregs_reg[24][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[24]_23\(26),
      R => '0'
    );
\cpuregs_reg[24][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[24]_23\(27),
      R => '0'
    );
\cpuregs_reg[24][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[24]_23\(28),
      R => '0'
    );
\cpuregs_reg[24][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[24]_23\(29),
      R => '0'
    );
\cpuregs_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[24]_23\(2),
      R => '0'
    );
\cpuregs_reg[24][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[24]_23\(30),
      R => '0'
    );
\cpuregs_reg[24][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[24]_23\(31),
      R => '0'
    );
\cpuregs_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[24]_23\(3),
      R => '0'
    );
\cpuregs_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[24]_23\(4),
      R => '0'
    );
\cpuregs_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[24]_23\(5),
      R => '0'
    );
\cpuregs_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[24]_23\(6),
      R => '0'
    );
\cpuregs_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[24]_23\(7),
      R => '0'
    );
\cpuregs_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[24]_23\(8),
      R => '0'
    );
\cpuregs_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[24][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[24]_23\(9),
      R => '0'
    );
\cpuregs_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[25]_24\(0),
      R => '0'
    );
\cpuregs_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[25]_24\(10),
      R => '0'
    );
\cpuregs_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[25]_24\(11),
      R => '0'
    );
\cpuregs_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[25]_24\(12),
      R => '0'
    );
\cpuregs_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[25]_24\(13),
      R => '0'
    );
\cpuregs_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[25]_24\(14),
      R => '0'
    );
\cpuregs_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[25]_24\(15),
      R => '0'
    );
\cpuregs_reg[25][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[25]_24\(16),
      R => '0'
    );
\cpuregs_reg[25][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[25]_24\(17),
      R => '0'
    );
\cpuregs_reg[25][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[25]_24\(18),
      R => '0'
    );
\cpuregs_reg[25][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[25]_24\(19),
      R => '0'
    );
\cpuregs_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[25]_24\(1),
      R => '0'
    );
\cpuregs_reg[25][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[25]_24\(20),
      R => '0'
    );
\cpuregs_reg[25][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[25]_24\(21),
      R => '0'
    );
\cpuregs_reg[25][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[25]_24\(22),
      R => '0'
    );
\cpuregs_reg[25][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[25]_24\(23),
      R => '0'
    );
\cpuregs_reg[25][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[25]_24\(24),
      R => '0'
    );
\cpuregs_reg[25][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[25]_24\(25),
      R => '0'
    );
\cpuregs_reg[25][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[25]_24\(26),
      R => '0'
    );
\cpuregs_reg[25][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[25]_24\(27),
      R => '0'
    );
\cpuregs_reg[25][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[25]_24\(28),
      R => '0'
    );
\cpuregs_reg[25][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[25]_24\(29),
      R => '0'
    );
\cpuregs_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[25]_24\(2),
      R => '0'
    );
\cpuregs_reg[25][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[25]_24\(30),
      R => '0'
    );
\cpuregs_reg[25][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[25]_24\(31),
      R => '0'
    );
\cpuregs_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[25]_24\(3),
      R => '0'
    );
\cpuregs_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[25]_24\(4),
      R => '0'
    );
\cpuregs_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[25]_24\(5),
      R => '0'
    );
\cpuregs_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[25]_24\(6),
      R => '0'
    );
\cpuregs_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[25]_24\(7),
      R => '0'
    );
\cpuregs_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[25]_24\(8),
      R => '0'
    );
\cpuregs_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[25][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[25]_24\(9),
      R => '0'
    );
\cpuregs_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[26]_25\(0),
      R => '0'
    );
\cpuregs_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[26]_25\(10),
      R => '0'
    );
\cpuregs_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[26]_25\(11),
      R => '0'
    );
\cpuregs_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[26]_25\(12),
      R => '0'
    );
\cpuregs_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[26]_25\(13),
      R => '0'
    );
\cpuregs_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[26]_25\(14),
      R => '0'
    );
\cpuregs_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[26]_25\(15),
      R => '0'
    );
\cpuregs_reg[26][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[26]_25\(16),
      R => '0'
    );
\cpuregs_reg[26][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[26]_25\(17),
      R => '0'
    );
\cpuregs_reg[26][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[26]_25\(18),
      R => '0'
    );
\cpuregs_reg[26][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[26]_25\(19),
      R => '0'
    );
\cpuregs_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[26]_25\(1),
      R => '0'
    );
\cpuregs_reg[26][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[26]_25\(20),
      R => '0'
    );
\cpuregs_reg[26][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[26]_25\(21),
      R => '0'
    );
\cpuregs_reg[26][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[26]_25\(22),
      R => '0'
    );
\cpuregs_reg[26][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[26]_25\(23),
      R => '0'
    );
\cpuregs_reg[26][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[26]_25\(24),
      R => '0'
    );
\cpuregs_reg[26][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[26]_25\(25),
      R => '0'
    );
\cpuregs_reg[26][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[26]_25\(26),
      R => '0'
    );
\cpuregs_reg[26][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[26]_25\(27),
      R => '0'
    );
\cpuregs_reg[26][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[26]_25\(28),
      R => '0'
    );
\cpuregs_reg[26][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[26]_25\(29),
      R => '0'
    );
\cpuregs_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[26]_25\(2),
      R => '0'
    );
\cpuregs_reg[26][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[26]_25\(30),
      R => '0'
    );
\cpuregs_reg[26][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[26]_25\(31),
      R => '0'
    );
\cpuregs_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[26]_25\(3),
      R => '0'
    );
\cpuregs_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[26]_25\(4),
      R => '0'
    );
\cpuregs_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[26]_25\(5),
      R => '0'
    );
\cpuregs_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[26]_25\(6),
      R => '0'
    );
\cpuregs_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[26]_25\(7),
      R => '0'
    );
\cpuregs_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[26]_25\(8),
      R => '0'
    );
\cpuregs_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[26][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[26]_25\(9),
      R => '0'
    );
\cpuregs_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[27]_26\(0),
      R => '0'
    );
\cpuregs_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[27]_26\(10),
      R => '0'
    );
\cpuregs_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[27]_26\(11),
      R => '0'
    );
\cpuregs_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[27]_26\(12),
      R => '0'
    );
\cpuregs_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[27]_26\(13),
      R => '0'
    );
\cpuregs_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[27]_26\(14),
      R => '0'
    );
\cpuregs_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[27]_26\(15),
      R => '0'
    );
\cpuregs_reg[27][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[27]_26\(16),
      R => '0'
    );
\cpuregs_reg[27][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[27]_26\(17),
      R => '0'
    );
\cpuregs_reg[27][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[27]_26\(18),
      R => '0'
    );
\cpuregs_reg[27][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[27]_26\(19),
      R => '0'
    );
\cpuregs_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[27]_26\(1),
      R => '0'
    );
\cpuregs_reg[27][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[27]_26\(20),
      R => '0'
    );
\cpuregs_reg[27][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[27]_26\(21),
      R => '0'
    );
\cpuregs_reg[27][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[27]_26\(22),
      R => '0'
    );
\cpuregs_reg[27][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[27]_26\(23),
      R => '0'
    );
\cpuregs_reg[27][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[27]_26\(24),
      R => '0'
    );
\cpuregs_reg[27][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[27]_26\(25),
      R => '0'
    );
\cpuregs_reg[27][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[27]_26\(26),
      R => '0'
    );
\cpuregs_reg[27][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[27]_26\(27),
      R => '0'
    );
\cpuregs_reg[27][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[27]_26\(28),
      R => '0'
    );
\cpuregs_reg[27][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[27]_26\(29),
      R => '0'
    );
\cpuregs_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[27]_26\(2),
      R => '0'
    );
\cpuregs_reg[27][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[27]_26\(30),
      R => '0'
    );
\cpuregs_reg[27][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[27]_26\(31),
      R => '0'
    );
\cpuregs_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[27]_26\(3),
      R => '0'
    );
\cpuregs_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[27]_26\(4),
      R => '0'
    );
\cpuregs_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[27]_26\(5),
      R => '0'
    );
\cpuregs_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[27]_26\(6),
      R => '0'
    );
\cpuregs_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[27]_26\(7),
      R => '0'
    );
\cpuregs_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[27]_26\(8),
      R => '0'
    );
\cpuregs_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[27][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[27]_26\(9),
      R => '0'
    );
\cpuregs_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[28]_27\(0),
      R => '0'
    );
\cpuregs_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[28]_27\(10),
      R => '0'
    );
\cpuregs_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[28]_27\(11),
      R => '0'
    );
\cpuregs_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[28]_27\(12),
      R => '0'
    );
\cpuregs_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[28]_27\(13),
      R => '0'
    );
\cpuregs_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[28]_27\(14),
      R => '0'
    );
\cpuregs_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[28]_27\(15),
      R => '0'
    );
\cpuregs_reg[28][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[28]_27\(16),
      R => '0'
    );
\cpuregs_reg[28][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[28]_27\(17),
      R => '0'
    );
\cpuregs_reg[28][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[28]_27\(18),
      R => '0'
    );
\cpuregs_reg[28][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[28]_27\(19),
      R => '0'
    );
\cpuregs_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[28]_27\(1),
      R => '0'
    );
\cpuregs_reg[28][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[28]_27\(20),
      R => '0'
    );
\cpuregs_reg[28][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[28]_27\(21),
      R => '0'
    );
\cpuregs_reg[28][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[28]_27\(22),
      R => '0'
    );
\cpuregs_reg[28][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[28]_27\(23),
      R => '0'
    );
\cpuregs_reg[28][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[28]_27\(24),
      R => '0'
    );
\cpuregs_reg[28][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[28]_27\(25),
      R => '0'
    );
\cpuregs_reg[28][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[28]_27\(26),
      R => '0'
    );
\cpuregs_reg[28][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[28]_27\(27),
      R => '0'
    );
\cpuregs_reg[28][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[28]_27\(28),
      R => '0'
    );
\cpuregs_reg[28][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[28]_27\(29),
      R => '0'
    );
\cpuregs_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[28]_27\(2),
      R => '0'
    );
\cpuregs_reg[28][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[28]_27\(30),
      R => '0'
    );
\cpuregs_reg[28][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[28]_27\(31),
      R => '0'
    );
\cpuregs_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[28]_27\(3),
      R => '0'
    );
\cpuregs_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[28]_27\(4),
      R => '0'
    );
\cpuregs_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[28]_27\(5),
      R => '0'
    );
\cpuregs_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[28]_27\(6),
      R => '0'
    );
\cpuregs_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[28]_27\(7),
      R => '0'
    );
\cpuregs_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[28]_27\(8),
      R => '0'
    );
\cpuregs_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[28][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[28]_27\(9),
      R => '0'
    );
\cpuregs_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[29]_28\(0),
      R => '0'
    );
\cpuregs_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[29]_28\(10),
      R => '0'
    );
\cpuregs_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[29]_28\(11),
      R => '0'
    );
\cpuregs_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[29]_28\(12),
      R => '0'
    );
\cpuregs_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[29]_28\(13),
      R => '0'
    );
\cpuregs_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[29]_28\(14),
      R => '0'
    );
\cpuregs_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[29]_28\(15),
      R => '0'
    );
\cpuregs_reg[29][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[29]_28\(16),
      R => '0'
    );
\cpuregs_reg[29][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[29]_28\(17),
      R => '0'
    );
\cpuregs_reg[29][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[29]_28\(18),
      R => '0'
    );
\cpuregs_reg[29][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[29]_28\(19),
      R => '0'
    );
\cpuregs_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[29]_28\(1),
      R => '0'
    );
\cpuregs_reg[29][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[29]_28\(20),
      R => '0'
    );
\cpuregs_reg[29][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[29]_28\(21),
      R => '0'
    );
\cpuregs_reg[29][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[29]_28\(22),
      R => '0'
    );
\cpuregs_reg[29][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[29]_28\(23),
      R => '0'
    );
\cpuregs_reg[29][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[29]_28\(24),
      R => '0'
    );
\cpuregs_reg[29][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[29]_28\(25),
      R => '0'
    );
\cpuregs_reg[29][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[29]_28\(26),
      R => '0'
    );
\cpuregs_reg[29][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[29]_28\(27),
      R => '0'
    );
\cpuregs_reg[29][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[29]_28\(28),
      R => '0'
    );
\cpuregs_reg[29][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[29]_28\(29),
      R => '0'
    );
\cpuregs_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[29]_28\(2),
      R => '0'
    );
\cpuregs_reg[29][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[29]_28\(30),
      R => '0'
    );
\cpuregs_reg[29][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[29]_28\(31),
      R => '0'
    );
\cpuregs_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[29]_28\(3),
      R => '0'
    );
\cpuregs_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[29]_28\(4),
      R => '0'
    );
\cpuregs_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[29]_28\(5),
      R => '0'
    );
\cpuregs_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[29]_28\(6),
      R => '0'
    );
\cpuregs_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[29]_28\(7),
      R => '0'
    );
\cpuregs_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[29]_28\(8),
      R => '0'
    );
\cpuregs_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[29][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[29]_28\(9),
      R => '0'
    );
\cpuregs_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[2]_1\(0),
      R => '0'
    );
\cpuregs_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[2]_1\(10),
      R => '0'
    );
\cpuregs_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[2]_1\(11),
      R => '0'
    );
\cpuregs_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[2]_1\(12),
      R => '0'
    );
\cpuregs_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[2]_1\(13),
      R => '0'
    );
\cpuregs_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[2]_1\(14),
      R => '0'
    );
\cpuregs_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[2]_1\(15),
      R => '0'
    );
\cpuregs_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[2]_1\(16),
      R => '0'
    );
\cpuregs_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[2]_1\(17),
      R => '0'
    );
\cpuregs_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[2]_1\(18),
      R => '0'
    );
\cpuregs_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[2]_1\(19),
      R => '0'
    );
\cpuregs_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[2]_1\(1),
      R => '0'
    );
\cpuregs_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[2]_1\(20),
      R => '0'
    );
\cpuregs_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[2]_1\(21),
      R => '0'
    );
\cpuregs_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[2]_1\(22),
      R => '0'
    );
\cpuregs_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[2]_1\(23),
      R => '0'
    );
\cpuregs_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[2]_1\(24),
      R => '0'
    );
\cpuregs_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[2]_1\(25),
      R => '0'
    );
\cpuregs_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[2]_1\(26),
      R => '0'
    );
\cpuregs_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[2]_1\(27),
      R => '0'
    );
\cpuregs_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[2]_1\(28),
      R => '0'
    );
\cpuregs_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[2]_1\(29),
      R => '0'
    );
\cpuregs_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[2]_1\(2),
      R => '0'
    );
\cpuregs_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[2]_1\(30),
      R => '0'
    );
\cpuregs_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[2]_1\(31),
      R => '0'
    );
\cpuregs_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[2]_1\(3),
      R => '0'
    );
\cpuregs_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[2]_1\(4),
      R => '0'
    );
\cpuregs_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[2]_1\(5),
      R => '0'
    );
\cpuregs_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[2]_1\(6),
      R => '0'
    );
\cpuregs_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[2]_1\(7),
      R => '0'
    );
\cpuregs_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[2]_1\(8),
      R => '0'
    );
\cpuregs_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[2][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[2]_1\(9),
      R => '0'
    );
\cpuregs_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[30]_29\(0),
      R => '0'
    );
\cpuregs_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[30]_29\(10),
      R => '0'
    );
\cpuregs_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[30]_29\(11),
      R => '0'
    );
\cpuregs_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[30]_29\(12),
      R => '0'
    );
\cpuregs_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[30]_29\(13),
      R => '0'
    );
\cpuregs_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[30]_29\(14),
      R => '0'
    );
\cpuregs_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[30]_29\(15),
      R => '0'
    );
\cpuregs_reg[30][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[30]_29\(16),
      R => '0'
    );
\cpuregs_reg[30][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[30]_29\(17),
      R => '0'
    );
\cpuregs_reg[30][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[30]_29\(18),
      R => '0'
    );
\cpuregs_reg[30][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[30]_29\(19),
      R => '0'
    );
\cpuregs_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[30]_29\(1),
      R => '0'
    );
\cpuregs_reg[30][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[30]_29\(20),
      R => '0'
    );
\cpuregs_reg[30][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[30]_29\(21),
      R => '0'
    );
\cpuregs_reg[30][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[30]_29\(22),
      R => '0'
    );
\cpuregs_reg[30][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[30]_29\(23),
      R => '0'
    );
\cpuregs_reg[30][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[30]_29\(24),
      R => '0'
    );
\cpuregs_reg[30][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[30]_29\(25),
      R => '0'
    );
\cpuregs_reg[30][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[30]_29\(26),
      R => '0'
    );
\cpuregs_reg[30][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[30]_29\(27),
      R => '0'
    );
\cpuregs_reg[30][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[30]_29\(28),
      R => '0'
    );
\cpuregs_reg[30][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[30]_29\(29),
      R => '0'
    );
\cpuregs_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[30]_29\(2),
      R => '0'
    );
\cpuregs_reg[30][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[30]_29\(30),
      R => '0'
    );
\cpuregs_reg[30][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[30]_29\(31),
      R => '0'
    );
\cpuregs_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[30]_29\(3),
      R => '0'
    );
\cpuregs_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[30]_29\(4),
      R => '0'
    );
\cpuregs_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[30]_29\(5),
      R => '0'
    );
\cpuregs_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[30]_29\(6),
      R => '0'
    );
\cpuregs_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[30]_29\(7),
      R => '0'
    );
\cpuregs_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[30]_29\(8),
      R => '0'
    );
\cpuregs_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[30][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[30]_29\(9),
      R => '0'
    );
\cpuregs_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[31]_30\(0),
      R => '0'
    );
\cpuregs_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[31]_30\(10),
      R => '0'
    );
\cpuregs_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[31]_30\(11),
      R => '0'
    );
\cpuregs_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[31]_30\(12),
      R => '0'
    );
\cpuregs_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[31]_30\(13),
      R => '0'
    );
\cpuregs_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[31]_30\(14),
      R => '0'
    );
\cpuregs_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[31]_30\(15),
      R => '0'
    );
\cpuregs_reg[31][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[31]_30\(16),
      R => '0'
    );
\cpuregs_reg[31][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[31]_30\(17),
      R => '0'
    );
\cpuregs_reg[31][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[31]_30\(18),
      R => '0'
    );
\cpuregs_reg[31][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[31]_30\(19),
      R => '0'
    );
\cpuregs_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[31]_30\(1),
      R => '0'
    );
\cpuregs_reg[31][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[31]_30\(20),
      R => '0'
    );
\cpuregs_reg[31][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[31]_30\(21),
      R => '0'
    );
\cpuregs_reg[31][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[31]_30\(22),
      R => '0'
    );
\cpuregs_reg[31][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[31]_30\(23),
      R => '0'
    );
\cpuregs_reg[31][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[31]_30\(24),
      R => '0'
    );
\cpuregs_reg[31][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[31]_30\(25),
      R => '0'
    );
\cpuregs_reg[31][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[31]_30\(26),
      R => '0'
    );
\cpuregs_reg[31][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[31]_30\(27),
      R => '0'
    );
\cpuregs_reg[31][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[31]_30\(28),
      R => '0'
    );
\cpuregs_reg[31][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[31]_30\(29),
      R => '0'
    );
\cpuregs_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[31]_30\(2),
      R => '0'
    );
\cpuregs_reg[31][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[31]_30\(30),
      R => '0'
    );
\cpuregs_reg[31][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[31]_30\(31),
      R => '0'
    );
\cpuregs_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[31]_30\(3),
      R => '0'
    );
\cpuregs_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[31]_30\(4),
      R => '0'
    );
\cpuregs_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[31]_30\(5),
      R => '0'
    );
\cpuregs_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[31]_30\(6),
      R => '0'
    );
\cpuregs_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[31]_30\(7),
      R => '0'
    );
\cpuregs_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[31]_30\(8),
      R => '0'
    );
\cpuregs_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[31][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[31]_30\(9),
      R => '0'
    );
\cpuregs_reg[32][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[32]_31\(0),
      R => '0'
    );
\cpuregs_reg[32][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[32]_31\(10),
      R => '0'
    );
\cpuregs_reg[32][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[32]_31\(11),
      R => '0'
    );
\cpuregs_reg[32][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[32]_31\(12),
      R => '0'
    );
\cpuregs_reg[32][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[32]_31\(13),
      R => '0'
    );
\cpuregs_reg[32][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[32]_31\(14),
      R => '0'
    );
\cpuregs_reg[32][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[32]_31\(15),
      R => '0'
    );
\cpuregs_reg[32][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[32]_31\(16),
      R => '0'
    );
\cpuregs_reg[32][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[32]_31\(17),
      R => '0'
    );
\cpuregs_reg[32][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[32]_31\(18),
      R => '0'
    );
\cpuregs_reg[32][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[32]_31\(19),
      R => '0'
    );
\cpuregs_reg[32][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[32]_31\(1),
      R => '0'
    );
\cpuregs_reg[32][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[32]_31\(20),
      R => '0'
    );
\cpuregs_reg[32][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[32]_31\(21),
      R => '0'
    );
\cpuregs_reg[32][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[32]_31\(22),
      R => '0'
    );
\cpuregs_reg[32][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[32]_31\(23),
      R => '0'
    );
\cpuregs_reg[32][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[32]_31\(24),
      R => '0'
    );
\cpuregs_reg[32][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[32]_31\(25),
      R => '0'
    );
\cpuregs_reg[32][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[32]_31\(26),
      R => '0'
    );
\cpuregs_reg[32][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[32]_31\(27),
      R => '0'
    );
\cpuregs_reg[32][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[32]_31\(28),
      R => '0'
    );
\cpuregs_reg[32][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[32]_31\(29),
      R => '0'
    );
\cpuregs_reg[32][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[32]_31\(2),
      R => '0'
    );
\cpuregs_reg[32][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[32]_31\(30),
      R => '0'
    );
\cpuregs_reg[32][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[32]_31\(31),
      R => '0'
    );
\cpuregs_reg[32][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[32]_31\(3),
      R => '0'
    );
\cpuregs_reg[32][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[32]_31\(4),
      R => '0'
    );
\cpuregs_reg[32][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[32]_31\(5),
      R => '0'
    );
\cpuregs_reg[32][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[32]_31\(6),
      R => '0'
    );
\cpuregs_reg[32][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[32]_31\(7),
      R => '0'
    );
\cpuregs_reg[32][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[32]_31\(8),
      R => '0'
    );
\cpuregs_reg[32][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[32][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[32]_31\(9),
      R => '0'
    );
\cpuregs_reg[33][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[33]_32\(0),
      R => '0'
    );
\cpuregs_reg[33][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[33]_32\(10),
      R => '0'
    );
\cpuregs_reg[33][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[33]_32\(11),
      R => '0'
    );
\cpuregs_reg[33][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[33]_32\(12),
      R => '0'
    );
\cpuregs_reg[33][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[33]_32\(13),
      R => '0'
    );
\cpuregs_reg[33][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[33]_32\(14),
      R => '0'
    );
\cpuregs_reg[33][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[33]_32\(15),
      R => '0'
    );
\cpuregs_reg[33][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[33]_32\(16),
      R => '0'
    );
\cpuregs_reg[33][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[33]_32\(17),
      R => '0'
    );
\cpuregs_reg[33][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[33]_32\(18),
      R => '0'
    );
\cpuregs_reg[33][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[33]_32\(19),
      R => '0'
    );
\cpuregs_reg[33][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[33]_32\(1),
      R => '0'
    );
\cpuregs_reg[33][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[33]_32\(20),
      R => '0'
    );
\cpuregs_reg[33][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[33]_32\(21),
      R => '0'
    );
\cpuregs_reg[33][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[33]_32\(22),
      R => '0'
    );
\cpuregs_reg[33][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[33]_32\(23),
      R => '0'
    );
\cpuregs_reg[33][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[33]_32\(24),
      R => '0'
    );
\cpuregs_reg[33][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[33]_32\(25),
      R => '0'
    );
\cpuregs_reg[33][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[33]_32\(26),
      R => '0'
    );
\cpuregs_reg[33][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[33]_32\(27),
      R => '0'
    );
\cpuregs_reg[33][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[33]_32\(28),
      R => '0'
    );
\cpuregs_reg[33][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[33]_32\(29),
      R => '0'
    );
\cpuregs_reg[33][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[33]_32\(2),
      R => '0'
    );
\cpuregs_reg[33][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[33]_32\(30),
      R => '0'
    );
\cpuregs_reg[33][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[33]_32\(31),
      R => '0'
    );
\cpuregs_reg[33][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[33]_32\(3),
      R => '0'
    );
\cpuregs_reg[33][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[33]_32\(4),
      R => '0'
    );
\cpuregs_reg[33][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[33]_32\(5),
      R => '0'
    );
\cpuregs_reg[33][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[33]_32\(6),
      R => '0'
    );
\cpuregs_reg[33][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[33]_32\(7),
      R => '0'
    );
\cpuregs_reg[33][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[33]_32\(8),
      R => '0'
    );
\cpuregs_reg[33][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[33][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[33]_32\(9),
      R => '0'
    );
\cpuregs_reg[34][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[34]_33\(0),
      R => '0'
    );
\cpuregs_reg[34][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[34]_33\(10),
      R => '0'
    );
\cpuregs_reg[34][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[34]_33\(11),
      R => '0'
    );
\cpuregs_reg[34][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[34]_33\(12),
      R => '0'
    );
\cpuregs_reg[34][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[34]_33\(13),
      R => '0'
    );
\cpuregs_reg[34][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[34]_33\(14),
      R => '0'
    );
\cpuregs_reg[34][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[34]_33\(15),
      R => '0'
    );
\cpuregs_reg[34][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[34]_33\(16),
      R => '0'
    );
\cpuregs_reg[34][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[34]_33\(17),
      R => '0'
    );
\cpuregs_reg[34][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[34]_33\(18),
      R => '0'
    );
\cpuregs_reg[34][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[34]_33\(19),
      R => '0'
    );
\cpuregs_reg[34][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[34]_33\(1),
      R => '0'
    );
\cpuregs_reg[34][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[34]_33\(20),
      R => '0'
    );
\cpuregs_reg[34][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[34]_33\(21),
      R => '0'
    );
\cpuregs_reg[34][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[34]_33\(22),
      R => '0'
    );
\cpuregs_reg[34][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[34]_33\(23),
      R => '0'
    );
\cpuregs_reg[34][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[34]_33\(24),
      R => '0'
    );
\cpuregs_reg[34][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[34]_33\(25),
      R => '0'
    );
\cpuregs_reg[34][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[34]_33\(26),
      R => '0'
    );
\cpuregs_reg[34][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[34]_33\(27),
      R => '0'
    );
\cpuregs_reg[34][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[34]_33\(28),
      R => '0'
    );
\cpuregs_reg[34][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[34]_33\(29),
      R => '0'
    );
\cpuregs_reg[34][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[34]_33\(2),
      R => '0'
    );
\cpuregs_reg[34][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[34]_33\(30),
      R => '0'
    );
\cpuregs_reg[34][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[34]_33\(31),
      R => '0'
    );
\cpuregs_reg[34][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[34]_33\(3),
      R => '0'
    );
\cpuregs_reg[34][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[34]_33\(4),
      R => '0'
    );
\cpuregs_reg[34][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[34]_33\(5),
      R => '0'
    );
\cpuregs_reg[34][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[34]_33\(6),
      R => '0'
    );
\cpuregs_reg[34][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[34]_33\(7),
      R => '0'
    );
\cpuregs_reg[34][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[34]_33\(8),
      R => '0'
    );
\cpuregs_reg[34][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[34][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[34]_33\(9),
      R => '0'
    );
\cpuregs_reg[35][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[35]_34\(0),
      R => '0'
    );
\cpuregs_reg[35][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[35]_34\(10),
      R => '0'
    );
\cpuregs_reg[35][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[35]_34\(11),
      R => '0'
    );
\cpuregs_reg[35][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[35]_34\(12),
      R => '0'
    );
\cpuregs_reg[35][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[35]_34\(13),
      R => '0'
    );
\cpuregs_reg[35][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[35]_34\(14),
      R => '0'
    );
\cpuregs_reg[35][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[35]_34\(15),
      R => '0'
    );
\cpuregs_reg[35][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[35]_34\(16),
      R => '0'
    );
\cpuregs_reg[35][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[35]_34\(17),
      R => '0'
    );
\cpuregs_reg[35][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[35]_34\(18),
      R => '0'
    );
\cpuregs_reg[35][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[35]_34\(19),
      R => '0'
    );
\cpuregs_reg[35][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[35]_34\(1),
      R => '0'
    );
\cpuregs_reg[35][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[35]_34\(20),
      R => '0'
    );
\cpuregs_reg[35][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[35]_34\(21),
      R => '0'
    );
\cpuregs_reg[35][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[35]_34\(22),
      R => '0'
    );
\cpuregs_reg[35][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[35]_34\(23),
      R => '0'
    );
\cpuregs_reg[35][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[35]_34\(24),
      R => '0'
    );
\cpuregs_reg[35][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[35]_34\(25),
      R => '0'
    );
\cpuregs_reg[35][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[35]_34\(26),
      R => '0'
    );
\cpuregs_reg[35][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[35]_34\(27),
      R => '0'
    );
\cpuregs_reg[35][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[35]_34\(28),
      R => '0'
    );
\cpuregs_reg[35][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[35]_34\(29),
      R => '0'
    );
\cpuregs_reg[35][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[35]_34\(2),
      R => '0'
    );
\cpuregs_reg[35][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[35]_34\(30),
      R => '0'
    );
\cpuregs_reg[35][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[35]_34\(31),
      R => '0'
    );
\cpuregs_reg[35][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[35]_34\(3),
      R => '0'
    );
\cpuregs_reg[35][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[35]_34\(4),
      R => '0'
    );
\cpuregs_reg[35][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[35]_34\(5),
      R => '0'
    );
\cpuregs_reg[35][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[35]_34\(6),
      R => '0'
    );
\cpuregs_reg[35][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[35]_34\(7),
      R => '0'
    );
\cpuregs_reg[35][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[35]_34\(8),
      R => '0'
    );
\cpuregs_reg[35][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[35][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[35]_34\(9),
      R => '0'
    );
\cpuregs_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[3]_2\(0),
      R => '0'
    );
\cpuregs_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[3]_2\(10),
      R => '0'
    );
\cpuregs_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[3]_2\(11),
      R => '0'
    );
\cpuregs_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[3]_2\(12),
      R => '0'
    );
\cpuregs_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[3]_2\(13),
      R => '0'
    );
\cpuregs_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[3]_2\(14),
      R => '0'
    );
\cpuregs_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[3]_2\(15),
      R => '0'
    );
\cpuregs_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[3]_2\(16),
      R => '0'
    );
\cpuregs_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[3]_2\(17),
      R => '0'
    );
\cpuregs_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[3]_2\(18),
      R => '0'
    );
\cpuregs_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[3]_2\(19),
      R => '0'
    );
\cpuregs_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[3]_2\(1),
      R => '0'
    );
\cpuregs_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[3]_2\(20),
      R => '0'
    );
\cpuregs_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[3]_2\(21),
      R => '0'
    );
\cpuregs_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[3]_2\(22),
      R => '0'
    );
\cpuregs_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[3]_2\(23),
      R => '0'
    );
\cpuregs_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[3]_2\(24),
      R => '0'
    );
\cpuregs_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[3]_2\(25),
      R => '0'
    );
\cpuregs_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[3]_2\(26),
      R => '0'
    );
\cpuregs_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[3]_2\(27),
      R => '0'
    );
\cpuregs_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[3]_2\(28),
      R => '0'
    );
\cpuregs_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[3]_2\(29),
      R => '0'
    );
\cpuregs_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[3]_2\(2),
      R => '0'
    );
\cpuregs_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[3]_2\(30),
      R => '0'
    );
\cpuregs_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[3]_2\(31),
      R => '0'
    );
\cpuregs_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[3]_2\(3),
      R => '0'
    );
\cpuregs_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[3]_2\(4),
      R => '0'
    );
\cpuregs_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[3]_2\(5),
      R => '0'
    );
\cpuregs_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[3]_2\(6),
      R => '0'
    );
\cpuregs_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[3]_2\(7),
      R => '0'
    );
\cpuregs_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[3]_2\(8),
      R => '0'
    );
\cpuregs_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[3][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[3]_2\(9),
      R => '0'
    );
\cpuregs_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[4]_3\(0),
      R => '0'
    );
\cpuregs_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[4]_3\(10),
      R => '0'
    );
\cpuregs_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[4]_3\(11),
      R => '0'
    );
\cpuregs_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[4]_3\(12),
      R => '0'
    );
\cpuregs_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[4]_3\(13),
      R => '0'
    );
\cpuregs_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[4]_3\(14),
      R => '0'
    );
\cpuregs_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[4]_3\(15),
      R => '0'
    );
\cpuregs_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[4]_3\(16),
      R => '0'
    );
\cpuregs_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[4]_3\(17),
      R => '0'
    );
\cpuregs_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[4]_3\(18),
      R => '0'
    );
\cpuregs_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[4]_3\(19),
      R => '0'
    );
\cpuregs_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[4]_3\(1),
      R => '0'
    );
\cpuregs_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[4]_3\(20),
      R => '0'
    );
\cpuregs_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[4]_3\(21),
      R => '0'
    );
\cpuregs_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[4]_3\(22),
      R => '0'
    );
\cpuregs_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[4]_3\(23),
      R => '0'
    );
\cpuregs_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[4]_3\(24),
      R => '0'
    );
\cpuregs_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[4]_3\(25),
      R => '0'
    );
\cpuregs_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[4]_3\(26),
      R => '0'
    );
\cpuregs_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[4]_3\(27),
      R => '0'
    );
\cpuregs_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[4]_3\(28),
      R => '0'
    );
\cpuregs_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[4]_3\(29),
      R => '0'
    );
\cpuregs_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[4]_3\(2),
      R => '0'
    );
\cpuregs_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[4]_3\(30),
      R => '0'
    );
\cpuregs_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[4]_3\(31),
      R => '0'
    );
\cpuregs_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[4]_3\(3),
      R => '0'
    );
\cpuregs_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[4]_3\(4),
      R => '0'
    );
\cpuregs_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[4]_3\(5),
      R => '0'
    );
\cpuregs_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[4]_3\(6),
      R => '0'
    );
\cpuregs_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[4]_3\(7),
      R => '0'
    );
\cpuregs_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[4]_3\(8),
      R => '0'
    );
\cpuregs_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[4][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[4]_3\(9),
      R => '0'
    );
\cpuregs_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[5]_4\(0),
      R => '0'
    );
\cpuregs_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[5]_4\(10),
      R => '0'
    );
\cpuregs_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[5]_4\(11),
      R => '0'
    );
\cpuregs_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[5]_4\(12),
      R => '0'
    );
\cpuregs_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[5]_4\(13),
      R => '0'
    );
\cpuregs_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[5]_4\(14),
      R => '0'
    );
\cpuregs_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[5]_4\(15),
      R => '0'
    );
\cpuregs_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[5]_4\(16),
      R => '0'
    );
\cpuregs_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[5]_4\(17),
      R => '0'
    );
\cpuregs_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[5]_4\(18),
      R => '0'
    );
\cpuregs_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[5]_4\(19),
      R => '0'
    );
\cpuregs_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[5]_4\(1),
      R => '0'
    );
\cpuregs_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[5]_4\(20),
      R => '0'
    );
\cpuregs_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[5]_4\(21),
      R => '0'
    );
\cpuregs_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[5]_4\(22),
      R => '0'
    );
\cpuregs_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[5]_4\(23),
      R => '0'
    );
\cpuregs_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[5]_4\(24),
      R => '0'
    );
\cpuregs_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[5]_4\(25),
      R => '0'
    );
\cpuregs_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[5]_4\(26),
      R => '0'
    );
\cpuregs_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[5]_4\(27),
      R => '0'
    );
\cpuregs_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[5]_4\(28),
      R => '0'
    );
\cpuregs_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[5]_4\(29),
      R => '0'
    );
\cpuregs_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[5]_4\(2),
      R => '0'
    );
\cpuregs_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[5]_4\(30),
      R => '0'
    );
\cpuregs_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[5]_4\(31),
      R => '0'
    );
\cpuregs_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[5]_4\(3),
      R => '0'
    );
\cpuregs_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[5]_4\(4),
      R => '0'
    );
\cpuregs_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[5]_4\(5),
      R => '0'
    );
\cpuregs_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[5]_4\(6),
      R => '0'
    );
\cpuregs_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[5]_4\(7),
      R => '0'
    );
\cpuregs_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[5]_4\(8),
      R => '0'
    );
\cpuregs_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[5][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[5]_4\(9),
      R => '0'
    );
\cpuregs_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[6]_5\(0),
      R => '0'
    );
\cpuregs_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[6]_5\(10),
      R => '0'
    );
\cpuregs_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[6]_5\(11),
      R => '0'
    );
\cpuregs_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[6]_5\(12),
      R => '0'
    );
\cpuregs_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[6]_5\(13),
      R => '0'
    );
\cpuregs_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[6]_5\(14),
      R => '0'
    );
\cpuregs_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[6]_5\(15),
      R => '0'
    );
\cpuregs_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[6]_5\(16),
      R => '0'
    );
\cpuregs_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[6]_5\(17),
      R => '0'
    );
\cpuregs_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[6]_5\(18),
      R => '0'
    );
\cpuregs_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[6]_5\(19),
      R => '0'
    );
\cpuregs_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[6]_5\(1),
      R => '0'
    );
\cpuregs_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[6]_5\(20),
      R => '0'
    );
\cpuregs_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[6]_5\(21),
      R => '0'
    );
\cpuregs_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[6]_5\(22),
      R => '0'
    );
\cpuregs_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[6]_5\(23),
      R => '0'
    );
\cpuregs_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[6]_5\(24),
      R => '0'
    );
\cpuregs_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[6]_5\(25),
      R => '0'
    );
\cpuregs_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[6]_5\(26),
      R => '0'
    );
\cpuregs_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[6]_5\(27),
      R => '0'
    );
\cpuregs_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[6]_5\(28),
      R => '0'
    );
\cpuregs_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[6]_5\(29),
      R => '0'
    );
\cpuregs_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[6]_5\(2),
      R => '0'
    );
\cpuregs_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[6]_5\(30),
      R => '0'
    );
\cpuregs_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[6]_5\(31),
      R => '0'
    );
\cpuregs_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[6]_5\(3),
      R => '0'
    );
\cpuregs_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[6]_5\(4),
      R => '0'
    );
\cpuregs_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[6]_5\(5),
      R => '0'
    );
\cpuregs_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[6]_5\(6),
      R => '0'
    );
\cpuregs_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[6]_5\(7),
      R => '0'
    );
\cpuregs_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[6]_5\(8),
      R => '0'
    );
\cpuregs_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[6][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[6]_5\(9),
      R => '0'
    );
\cpuregs_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[7]_6\(0),
      R => '0'
    );
\cpuregs_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[7]_6\(10),
      R => '0'
    );
\cpuregs_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[7]_6\(11),
      R => '0'
    );
\cpuregs_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[7]_6\(12),
      R => '0'
    );
\cpuregs_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[7]_6\(13),
      R => '0'
    );
\cpuregs_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[7]_6\(14),
      R => '0'
    );
\cpuregs_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[7]_6\(15),
      R => '0'
    );
\cpuregs_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[7]_6\(16),
      R => '0'
    );
\cpuregs_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[7]_6\(17),
      R => '0'
    );
\cpuregs_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[7]_6\(18),
      R => '0'
    );
\cpuregs_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[7]_6\(19),
      R => '0'
    );
\cpuregs_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[7]_6\(1),
      R => '0'
    );
\cpuregs_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[7]_6\(20),
      R => '0'
    );
\cpuregs_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[7]_6\(21),
      R => '0'
    );
\cpuregs_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[7]_6\(22),
      R => '0'
    );
\cpuregs_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[7]_6\(23),
      R => '0'
    );
\cpuregs_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[7]_6\(24),
      R => '0'
    );
\cpuregs_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[7]_6\(25),
      R => '0'
    );
\cpuregs_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[7]_6\(26),
      R => '0'
    );
\cpuregs_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[7]_6\(27),
      R => '0'
    );
\cpuregs_reg[7][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[7]_6\(28),
      R => '0'
    );
\cpuregs_reg[7][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[7]_6\(29),
      R => '0'
    );
\cpuregs_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[7]_6\(2),
      R => '0'
    );
\cpuregs_reg[7][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[7]_6\(30),
      R => '0'
    );
\cpuregs_reg[7][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[7]_6\(31),
      R => '0'
    );
\cpuregs_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[7]_6\(3),
      R => '0'
    );
\cpuregs_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[7]_6\(4),
      R => '0'
    );
\cpuregs_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[7]_6\(5),
      R => '0'
    );
\cpuregs_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[7]_6\(6),
      R => '0'
    );
\cpuregs_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[7]_6\(7),
      R => '0'
    );
\cpuregs_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[7]_6\(8),
      R => '0'
    );
\cpuregs_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[7][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[7]_6\(9),
      R => '0'
    );
\cpuregs_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[8]_7\(0),
      R => '0'
    );
\cpuregs_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[8]_7\(10),
      R => '0'
    );
\cpuregs_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[8]_7\(11),
      R => '0'
    );
\cpuregs_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[8]_7\(12),
      R => '0'
    );
\cpuregs_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[8]_7\(13),
      R => '0'
    );
\cpuregs_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[8]_7\(14),
      R => '0'
    );
\cpuregs_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[8]_7\(15),
      R => '0'
    );
\cpuregs_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[8]_7\(16),
      R => '0'
    );
\cpuregs_reg[8][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[8]_7\(17),
      R => '0'
    );
\cpuregs_reg[8][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[8]_7\(18),
      R => '0'
    );
\cpuregs_reg[8][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[8]_7\(19),
      R => '0'
    );
\cpuregs_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[8]_7\(1),
      R => '0'
    );
\cpuregs_reg[8][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[8]_7\(20),
      R => '0'
    );
\cpuregs_reg[8][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[8]_7\(21),
      R => '0'
    );
\cpuregs_reg[8][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[8]_7\(22),
      R => '0'
    );
\cpuregs_reg[8][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[8]_7\(23),
      R => '0'
    );
\cpuregs_reg[8][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[8]_7\(24),
      R => '0'
    );
\cpuregs_reg[8][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[8]_7\(25),
      R => '0'
    );
\cpuregs_reg[8][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[8]_7\(26),
      R => '0'
    );
\cpuregs_reg[8][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[8]_7\(27),
      R => '0'
    );
\cpuregs_reg[8][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[8]_7\(28),
      R => '0'
    );
\cpuregs_reg[8][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[8]_7\(29),
      R => '0'
    );
\cpuregs_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[8]_7\(2),
      R => '0'
    );
\cpuregs_reg[8][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[8]_7\(30),
      R => '0'
    );
\cpuregs_reg[8][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[8]_7\(31),
      R => '0'
    );
\cpuregs_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[8]_7\(3),
      R => '0'
    );
\cpuregs_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[8]_7\(4),
      R => '0'
    );
\cpuregs_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[8]_7\(5),
      R => '0'
    );
\cpuregs_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[8]_7\(6),
      R => '0'
    );
\cpuregs_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[8]_7\(7),
      R => '0'
    );
\cpuregs_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[8]_7\(8),
      R => '0'
    );
\cpuregs_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[8][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[8]_7\(9),
      R => '0'
    );
\cpuregs_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(0),
      Q => \cpuregs_reg[9]_8\(0),
      R => '0'
    );
\cpuregs_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(10),
      Q => \cpuregs_reg[9]_8\(10),
      R => '0'
    );
\cpuregs_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(11),
      Q => \cpuregs_reg[9]_8\(11),
      R => '0'
    );
\cpuregs_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(12),
      Q => \cpuregs_reg[9]_8\(12),
      R => '0'
    );
\cpuregs_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(13),
      Q => \cpuregs_reg[9]_8\(13),
      R => '0'
    );
\cpuregs_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(14),
      Q => \cpuregs_reg[9]_8\(14),
      R => '0'
    );
\cpuregs_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(15),
      Q => \cpuregs_reg[9]_8\(15),
      R => '0'
    );
\cpuregs_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(16),
      Q => \cpuregs_reg[9]_8\(16),
      R => '0'
    );
\cpuregs_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(17),
      Q => \cpuregs_reg[9]_8\(17),
      R => '0'
    );
\cpuregs_reg[9][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(18),
      Q => \cpuregs_reg[9]_8\(18),
      R => '0'
    );
\cpuregs_reg[9][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(19),
      Q => \cpuregs_reg[9]_8\(19),
      R => '0'
    );
\cpuregs_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(1),
      Q => \cpuregs_reg[9]_8\(1),
      R => '0'
    );
\cpuregs_reg[9][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(20),
      Q => \cpuregs_reg[9]_8\(20),
      R => '0'
    );
\cpuregs_reg[9][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(21),
      Q => \cpuregs_reg[9]_8\(21),
      R => '0'
    );
\cpuregs_reg[9][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(22),
      Q => \cpuregs_reg[9]_8\(22),
      R => '0'
    );
\cpuregs_reg[9][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(23),
      Q => \cpuregs_reg[9]_8\(23),
      R => '0'
    );
\cpuregs_reg[9][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(24),
      Q => \cpuregs_reg[9]_8\(24),
      R => '0'
    );
\cpuregs_reg[9][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(25),
      Q => \cpuregs_reg[9]_8\(25),
      R => '0'
    );
\cpuregs_reg[9][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(26),
      Q => \cpuregs_reg[9]_8\(26),
      R => '0'
    );
\cpuregs_reg[9][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(27),
      Q => \cpuregs_reg[9]_8\(27),
      R => '0'
    );
\cpuregs_reg[9][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(28),
      Q => \cpuregs_reg[9]_8\(28),
      R => '0'
    );
\cpuregs_reg[9][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(29),
      Q => \cpuregs_reg[9]_8\(29),
      R => '0'
    );
\cpuregs_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(2),
      Q => \cpuregs_reg[9]_8\(2),
      R => '0'
    );
\cpuregs_reg[9][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(30),
      Q => \cpuregs_reg[9]_8\(30),
      R => '0'
    );
\cpuregs_reg[9][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(31),
      Q => \cpuregs_reg[9]_8\(31),
      R => '0'
    );
\cpuregs_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(3),
      Q => \cpuregs_reg[9]_8\(3),
      R => '0'
    );
\cpuregs_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(4),
      Q => \cpuregs_reg[9]_8\(4),
      R => '0'
    );
\cpuregs_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(5),
      Q => \cpuregs_reg[9]_8\(5),
      R => '0'
    );
\cpuregs_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(6),
      Q => \cpuregs_reg[9]_8\(6),
      R => '0'
    );
\cpuregs_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(7),
      Q => \cpuregs_reg[9]_8\(7),
      R => '0'
    );
\cpuregs_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(8),
      Q => \cpuregs_reg[9]_8\(8),
      R => '0'
    );
\cpuregs_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cpuregs[9][31]_i_1_n_0\,
      D => cpuregs_wrdata(9),
      Q => \cpuregs_reg[9]_8\(9),
      R => '0'
    );
dbg_ascii_instr_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(63),
      I1 => dbg_next,
      O => dbg_ascii_instr(63)
    );
dbg_ascii_instr_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_65_n_0,
      I1 => cached_ascii_instr(54),
      I2 => decoder_pseudo_trigger_q,
      I3 => dbg_next,
      I4 => q_ascii_instr(54),
      O => dbg_ascii_instr(54)
    );
dbg_ascii_instr_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_65_n_0,
      I1 => cached_ascii_instr(53),
      I2 => decoder_pseudo_trigger_q,
      I3 => dbg_next,
      I4 => q_ascii_instr(53),
      O => dbg_ascii_instr(53)
    );
dbg_ascii_instr_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_66_n_0,
      I1 => cached_ascii_instr(52),
      I2 => decoder_pseudo_trigger_q,
      I3 => dbg_next,
      I4 => q_ascii_instr(52),
      O => dbg_ascii_instr(52)
    );
dbg_ascii_instr_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => cached_ascii_instr(51),
      I1 => decoder_pseudo_trigger_q,
      I2 => instr_maskirq,
      I3 => dbg_ascii_instr_inferred_i_67_n_0,
      I4 => dbg_next,
      I5 => q_ascii_instr(51),
      O => dbg_ascii_instr(51)
    );
dbg_ascii_instr_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_68_n_0,
      I1 => cached_ascii_instr(50),
      I2 => decoder_pseudo_trigger_q,
      I3 => dbg_next,
      I4 => q_ascii_instr(50),
      O => dbg_ascii_instr(50)
    );
dbg_ascii_instr_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_66_n_0,
      I1 => cached_ascii_instr(49),
      I2 => decoder_pseudo_trigger_q,
      I3 => dbg_next,
      I4 => q_ascii_instr(49),
      O => dbg_ascii_instr(49)
    );
dbg_ascii_instr_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(48),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[48]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(48),
      O => dbg_ascii_instr(48)
    );
dbg_ascii_instr_inferred_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(47),
      I1 => dbg_next,
      O => dbg_ascii_instr(47)
    );
dbg_ascii_instr_inferred_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(46),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[46]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(46),
      O => dbg_ascii_instr(46)
    );
dbg_ascii_instr_inferred_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(45),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[46]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(45),
      O => dbg_ascii_instr(45)
    );
dbg_ascii_instr_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(62),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[62]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(62),
      O => dbg_ascii_instr(62)
    );
dbg_ascii_instr_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(44),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[44]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(44),
      O => dbg_ascii_instr(44)
    );
dbg_ascii_instr_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(43),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[43]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(43),
      O => dbg_ascii_instr(43)
    );
dbg_ascii_instr_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => cached_ascii_instr(42),
      I1 => decoder_pseudo_trigger_q,
      I2 => dbg_ascii_instr_inferred_i_69_n_0,
      I3 => instr_waitirq,
      I4 => dbg_next,
      I5 => q_ascii_instr(42),
      O => dbg_ascii_instr(42)
    );
dbg_ascii_instr_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(41),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[41]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(41),
      O => dbg_ascii_instr(41)
    );
dbg_ascii_instr_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_68_n_0,
      I1 => cached_ascii_instr(40),
      I2 => decoder_pseudo_trigger_q,
      I3 => dbg_next,
      I4 => q_ascii_instr(40),
      O => dbg_ascii_instr(40)
    );
dbg_ascii_instr_inferred_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(39),
      I1 => dbg_next,
      O => dbg_ascii_instr(39)
    );
dbg_ascii_instr_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_70_n_0,
      I2 => cached_ascii_instr(38),
      I3 => dbg_next,
      I4 => q_ascii_instr(38),
      O => dbg_ascii_instr(38)
    );
dbg_ascii_instr_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_70_n_0,
      I2 => cached_ascii_instr(37),
      I3 => dbg_next,
      I4 => q_ascii_instr(37),
      O => dbg_ascii_instr(37)
    );
dbg_ascii_instr_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(36),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[36]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(36),
      O => dbg_ascii_instr(36)
    );
dbg_ascii_instr_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(35),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[35]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(35),
      O => dbg_ascii_instr(35)
    );
dbg_ascii_instr_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(61),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[62]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(61),
      O => dbg_ascii_instr(61)
    );
dbg_ascii_instr_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(34),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[34]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(34),
      O => dbg_ascii_instr(34)
    );
dbg_ascii_instr_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(33),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[33]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(33),
      O => dbg_ascii_instr(33)
    );
dbg_ascii_instr_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(32),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[32]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(32),
      O => dbg_ascii_instr(32)
    );
dbg_ascii_instr_inferred_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(31),
      I1 => dbg_next,
      O => dbg_ascii_instr(31)
    );
dbg_ascii_instr_inferred_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_71_n_0,
      I2 => cached_ascii_instr(30),
      I3 => dbg_next,
      I4 => q_ascii_instr(30),
      O => dbg_ascii_instr(30)
    );
dbg_ascii_instr_inferred_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_71_n_0,
      I2 => cached_ascii_instr(29),
      I3 => dbg_next,
      I4 => q_ascii_instr(29),
      O => dbg_ascii_instr(29)
    );
dbg_ascii_instr_inferred_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(28),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[28]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(28),
      O => dbg_ascii_instr(28)
    );
dbg_ascii_instr_inferred_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(27),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[27]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(27),
      O => dbg_ascii_instr(27)
    );
dbg_ascii_instr_inferred_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(26),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[26]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(26),
      O => dbg_ascii_instr(26)
    );
dbg_ascii_instr_inferred_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(25),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[25]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(25),
      O => dbg_ascii_instr(25)
    );
dbg_ascii_instr_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(60),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[62]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(60),
      O => dbg_ascii_instr(60)
    );
dbg_ascii_instr_inferred_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(24),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[24]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(24),
      O => dbg_ascii_instr(24)
    );
dbg_ascii_instr_inferred_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(23),
      I1 => dbg_next,
      O => dbg_ascii_instr(23)
    );
dbg_ascii_instr_inferred_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_72_n_0,
      I2 => cached_ascii_instr(22),
      I3 => dbg_next,
      I4 => q_ascii_instr(22),
      O => dbg_ascii_instr(22)
    );
dbg_ascii_instr_inferred_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_72_n_0,
      I2 => cached_ascii_instr(21),
      I3 => dbg_next,
      I4 => q_ascii_instr(21),
      O => dbg_ascii_instr(21)
    );
dbg_ascii_instr_inferred_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(20),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[20]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(20),
      O => dbg_ascii_instr(20)
    );
dbg_ascii_instr_inferred_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(19),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[19]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(19),
      O => dbg_ascii_instr(19)
    );
dbg_ascii_instr_inferred_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(18),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[18]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(18),
      O => dbg_ascii_instr(18)
    );
dbg_ascii_instr_inferred_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(17),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[17]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(17),
      O => dbg_ascii_instr(17)
    );
dbg_ascii_instr_inferred_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(16),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[16]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(16),
      O => dbg_ascii_instr(16)
    );
dbg_ascii_instr_inferred_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(15),
      I1 => dbg_next,
      O => dbg_ascii_instr(15)
    );
dbg_ascii_instr_inferred_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(59),
      I1 => dbg_next,
      O => dbg_ascii_instr(59)
    );
dbg_ascii_instr_inferred_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_73_n_0,
      I2 => cached_ascii_instr(14),
      I3 => dbg_next,
      I4 => q_ascii_instr(14),
      O => dbg_ascii_instr(14)
    );
dbg_ascii_instr_inferred_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_73_n_0,
      I2 => cached_ascii_instr(13),
      I3 => dbg_next,
      I4 => q_ascii_instr(13),
      O => dbg_ascii_instr(13)
    );
dbg_ascii_instr_inferred_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(12),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[12]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(12),
      O => dbg_ascii_instr(12)
    );
dbg_ascii_instr_inferred_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(11),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[11]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(11),
      O => dbg_ascii_instr(11)
    );
dbg_ascii_instr_inferred_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(10),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[10]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(10),
      O => dbg_ascii_instr(10)
    );
dbg_ascii_instr_inferred_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(9),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[9]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(9),
      O => dbg_ascii_instr(9)
    );
dbg_ascii_instr_inferred_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(8),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[8]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(8),
      O => dbg_ascii_instr(8)
    );
dbg_ascii_instr_inferred_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(7),
      I1 => dbg_next,
      O => dbg_ascii_instr(7)
    );
dbg_ascii_instr_inferred_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_73_n_0,
      I2 => cached_ascii_instr(6),
      I3 => dbg_next,
      I4 => q_ascii_instr(6),
      O => dbg_ascii_instr(6)
    );
dbg_ascii_instr_inferred_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1FFB100"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_73_n_0,
      I2 => cached_ascii_instr(5),
      I3 => dbg_next,
      I4 => q_ascii_instr(5),
      O => dbg_ascii_instr(5)
    );
dbg_ascii_instr_inferred_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(58),
      I1 => dbg_next,
      O => dbg_ascii_instr(58)
    );
dbg_ascii_instr_inferred_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(4),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[4]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(4),
      O => dbg_ascii_instr(4)
    );
dbg_ascii_instr_inferred_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(3),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[3]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(3),
      O => dbg_ascii_instr(3)
    );
dbg_ascii_instr_inferred_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(2),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[2]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(2),
      O => dbg_ascii_instr(2)
    );
dbg_ascii_instr_inferred_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(1),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[1]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(1),
      O => dbg_ascii_instr(1)
    );
dbg_ascii_instr_inferred_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(0),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[0]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(0),
      O => dbg_ascii_instr(0)
    );
dbg_ascii_instr_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1111FFFF1011"
    )
        port map (
      I0 => instr_maskirq,
      I1 => instr_waitirq,
      I2 => \cached_ascii_instr[54]_i_3_n_0\,
      I3 => \cached_ascii_instr[54]_i_2_n_0\,
      I4 => instr_timer,
      I5 => instr_retirq,
      O => dbg_ascii_instr_inferred_i_65_n_0
    );
dbg_ascii_instr_inferred_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
        port map (
      I0 => decoder_pseudo_trigger_q,
      I1 => dbg_ascii_instr_inferred_i_69_n_0,
      I2 => instr_waitirq,
      I3 => instr_timer,
      O => dbg_ascii_instr_inferred_i_66_n_0
    );
dbg_ascii_instr_inferred_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_waitirq,
      O => dbg_ascii_instr_inferred_i_67_n_0
    );
dbg_ascii_instr_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBBF"
    )
        port map (
      I0 => instr_timer,
      I1 => \cached_ascii_instr[50]_i_3_n_0\,
      I2 => \cached_ascii_instr[50]_i_2_n_0\,
      I3 => instr_rdinstrh,
      I4 => instr_maskirq,
      I5 => instr_waitirq,
      O => dbg_ascii_instr_inferred_i_68_n_0
    );
dbg_ascii_instr_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C4C0"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => \cached_ascii_instr[42]_i_3_n_0\,
      I2 => instr_rdinstr,
      I3 => instr_rdcycle,
      I4 => instr_timer,
      I5 => dbg_ascii_instr_inferred_i_74_n_0,
      O => dbg_ascii_instr_inferred_i_69_n_0
    );
dbg_ascii_instr_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_ascii_instr(57),
      I1 => decoder_pseudo_trigger_q,
      I2 => \cached_ascii_instr[62]_i_1_n_0\,
      I3 => dbg_next,
      I4 => q_ascii_instr(57),
      O => dbg_ascii_instr(57)
    );
dbg_ascii_instr_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010101010"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_maskirq,
      I2 => dbg_ascii_instr_inferred_i_67_n_0,
      I3 => \cached_ascii_instr[54]_i_3_n_0\,
      I4 => \cached_ascii_instr[32]_i_2_n_0\,
      I5 => \cached_ascii_instr[54]_i_2_n_0\,
      O => dbg_ascii_instr_inferred_i_70_n_0
    );
dbg_ascii_instr_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F000000"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_75_n_0,
      I1 => dbg_ascii_instr_inferred_i_76_n_0,
      I2 => \cached_ascii_instr[24]_i_4_n_0\,
      I3 => \cached_ascii_instr[54]_i_3_n_0\,
      I4 => \cached_ascii_instr[62]_i_2_n_0\,
      I5 => \cached_ascii_instr[24]_i_6_n_0\,
      O => dbg_ascii_instr_inferred_i_71_n_0
    );
dbg_ascii_instr_inferred_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001000000"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_rdinstr,
      I2 => \cached_ascii_instr[1]_i_2_n_0\,
      I3 => \cached_ascii_instr[35]_i_2_n_0\,
      I4 => dbg_ascii_instr_inferred_i_77_n_0,
      I5 => instr_or,
      O => dbg_ascii_instr_inferred_i_72_n_0
    );
dbg_ascii_instr_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_78_n_0,
      I1 => dbg_ascii_instr_inferred_i_79_n_0,
      I2 => dbg_ascii_instr_inferred_i_80_n_0,
      I3 => dbg_ascii_instr_inferred_i_81_n_0,
      I4 => dbg_ascii_instr_inferred_i_82_n_0,
      I5 => dbg_ascii_instr_inferred_i_83_n_0,
      O => dbg_ascii_instr_inferred_i_73_n_0
    );
dbg_ascii_instr_inferred_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_retirq,
      I1 => instr_maskirq,
      O => dbg_ascii_instr_inferred_i_74_n_0
    );
dbg_ascii_instr_inferred_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_slli,
      I1 => instr_srai,
      I2 => instr_srli,
      I3 => instr_andi,
      O => dbg_ascii_instr_inferred_i_75_n_0
    );
dbg_ascii_instr_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08FF88"
    )
        port map (
      I0 => \cached_ascii_instr[24]_i_10_n_0\,
      I1 => dbg_ascii_instr_inferred_i_84_n_0,
      I2 => dbg_ascii_instr_inferred_i_85_n_0,
      I3 => \cached_ascii_instr[18]_i_5_n_0\,
      I4 => dbg_ascii_instr_inferred_i_86_n_0,
      I5 => instr_ori,
      O => dbg_ascii_instr_inferred_i_76_n_0
    );
dbg_ascii_instr_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => instr_bltu,
      I1 => instr_bgeu,
      I2 => dbg_ascii_instr_inferred_i_82_n_0,
      I3 => \cached_ascii_instr[18]_i_7_n_0\,
      I4 => dbg_ascii_instr_inferred_i_84_n_0,
      I5 => dbg_ascii_instr_inferred_i_87_n_0,
      O => dbg_ascii_instr_inferred_i_77_n_0
    );
dbg_ascii_instr_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \cached_ascii_instr[8]_i_5_n_0\,
      I1 => instr_sll,
      I2 => \cached_ascii_instr[36]_i_9_n_0\,
      I3 => instr_srai,
      I4 => instr_srli,
      I5 => instr_slli,
      O => dbg_ascii_instr_inferred_i_78_n_0
    );
dbg_ascii_instr_inferred_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sh,
      I1 => instr_sw,
      I2 => instr_slti,
      I3 => instr_addi,
      O => dbg_ascii_instr_inferred_i_79_n_0
    );
dbg_ascii_instr_inferred_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(56),
      I1 => dbg_next,
      O => dbg_ascii_instr(56)
    );
dbg_ascii_instr_inferred_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_ori,
      I1 => instr_andi,
      I2 => instr_sltiu,
      I3 => instr_xori,
      O => dbg_ascii_instr_inferred_i_80_n_0
    );
dbg_ascii_instr_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => is_lbu_lhu_lw_i_1_n_0,
      I1 => instr_sb,
      I2 => instr_lh,
      I3 => instr_lb,
      I4 => instr_bgeu,
      I5 => instr_bltu,
      O => dbg_ascii_instr_inferred_i_81_n_0
    );
dbg_ascii_instr_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \decoded_imm[0]_i_2_n_0\,
      I1 => instr_jalr,
      I2 => instr_beq,
      I3 => instr_bne,
      I4 => instr_blt,
      I5 => instr_bge,
      O => dbg_ascii_instr_inferred_i_82_n_0
    );
dbg_ascii_instr_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \cached_ascii_instr[11]_i_5_n_0\,
      I1 => \cached_ascii_instr[33]_i_3_n_0\,
      I2 => dbg_ascii_instr_inferred_i_88_n_0,
      I3 => \cached_ascii_instr[50]_i_3_n_0\,
      I4 => instr_rdinstrh,
      I5 => dbg_ascii_instr_inferred_i_89_n_0,
      O => dbg_ascii_instr_inferred_i_83_n_0
    );
dbg_ascii_instr_inferred_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_lw,
      I1 => instr_lb,
      I2 => instr_lh,
      O => dbg_ascii_instr_inferred_i_84_n_0
    );
dbg_ascii_instr_inferred_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_jal,
      I2 => instr_jalr,
      I3 => \cached_ascii_instr[27]_i_5_n_0\,
      O => dbg_ascii_instr_inferred_i_85_n_0
    );
dbg_ascii_instr_inferred_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_bgeu,
      I1 => instr_bltu,
      O => dbg_ascii_instr_inferred_i_86_n_0
    );
dbg_ascii_instr_inferred_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFFFFFDF"
    )
        port map (
      I0 => \cached_ascii_instr[36]_i_4_n_0\,
      I1 => \cached_ascii_instr[18]_i_5_n_0\,
      I2 => \cached_ascii_instr[36]_i_8_n_0\,
      I3 => instr_sra,
      I4 => \cached_ascii_instr[18]_i_7_n_0\,
      I5 => \cached_ascii_instr[19]_i_8_n_0\,
      O => dbg_ascii_instr_inferred_i_87_n_0
    );
dbg_ascii_instr_inferred_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_srl,
      I1 => instr_sra,
      I2 => instr_xor,
      I3 => instr_or,
      O => dbg_ascii_instr_inferred_i_88_n_0
    );
dbg_ascii_instr_inferred_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_waitirq,
      I1 => instr_timer,
      I2 => instr_maskirq,
      O => dbg_ascii_instr_inferred_i_89_n_0
    );
dbg_ascii_instr_inferred_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_ascii_instr(55),
      I1 => dbg_next,
      O => dbg_ascii_instr(55)
    );
dbg_ascii_state_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[1]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \cpu_state_reg_n_0_[0]\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \cpu_state_reg_n_0_[5]\,
      O => dbg_ascii_state(12)
    );
dbg_ascii_state_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[7]\,
      I1 => \cpu_state_reg_n_0_[3]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[0]\,
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \cpu_state_reg_n_0_[5]\,
      O => dbg_ascii_state(27)
    );
dbg_ascii_state_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \cpu_state_reg_n_0_[7]\,
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \cpu_state_reg_n_0_[5]\,
      O => dbg_ascii_state(8)
    );
dbg_ascii_state_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[5]\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \cpu_state_reg_n_0_[1]\,
      I4 => \cpu_state_reg_n_0_[0]\,
      I5 => \cpu_state_reg_n_0_[7]\,
      O => dbg_ascii_state(24)
    );
dbg_ascii_state_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \cpu_state_reg_n_0_[3]\,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[0]\,
      O => dbg_ascii_state(20)
    );
dbg_ascii_state_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010100"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[5]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \cpu_state_reg_n_0_[0]\,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[3]\,
      O => dbg_ascii_state(10)
    );
dbg_ascii_state_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[3]\,
      I4 => \cpu_state_reg_n_0_[5]\,
      I5 => \cpu_state_reg_n_0_[7]\,
      O => dbg_ascii_state(3)
    );
dbg_ascii_state_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010100"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \cpu_state_reg_n_0_[7]\,
      I4 => \cpu_state_reg_n_0_[5]\,
      I5 => \cpu_state_reg_n_0_[3]\,
      O => dbg_ascii_state(17)
    );
dbg_ascii_state_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[0]\,
      O => dbg_ascii_state(2)
    );
dbg_ascii_state_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[5]\,
      I2 => \cpu_state_reg_n_0_[7]\,
      I3 => \cpu_state_reg_n_0_[3]\,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[0]\,
      O => dbg_ascii_state(9)
    );
dbg_ascii_state_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \cpu_state_reg_n_0_[7]\,
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \cpu_state_reg_n_0_[3]\,
      O => dbg_ascii_state(4)
    );
dbg_ascii_state_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010110"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[0]\,
      O => dbg_ascii_state(37)
    );
dbg_ascii_state_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[1]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \cpu_state_reg_n_0_[5]\,
      I4 => \cpu_state_reg_n_0_[0]\,
      I5 => \cpu_state_reg_n_0_[3]\,
      O => dbg_ascii_state(1)
    );
dbg_ascii_state_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => \cpu_state_reg_n_0_[5]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[0]\,
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \cpu_state_reg_n_0_[7]\,
      O => dbg_ascii_state(0)
    );
dbg_ascii_state_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[5]\,
      I4 => \cpu_state_reg_n_0_[7]\,
      I5 => \cpu_state_reg_n_0_[6]\,
      O => dbg_ascii_state(32)
    );
dbg_ascii_state_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[5]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \cpu_state_reg_n_0_[1]\,
      I4 => \cpu_state_reg_n_0_[0]\,
      I5 => \cpu_state_reg_n_0_[3]\,
      O => dbg_ascii_state(35)
    );
dbg_ascii_state_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[5]\,
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => \cpu_state_reg_n_0_[7]\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \cpu_state_reg_n_0_[1]\,
      O => dbg_ascii_state(34)
    );
dbg_ascii_state_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => \cpu_state_reg_n_0_[3]\,
      I4 => \cpu_state_reg_n_0_[7]\,
      I5 => \cpu_state_reg_n_0_[5]\,
      O => dbg_ascii_state(33)
    );
dbg_ascii_state_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \cpu_state_reg_n_0_[5]\,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[0]\,
      O => dbg_ascii_state(5)
    );
dbg_ascii_state_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010114"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[5]\,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[7]\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \cpu_state_reg_n_0_[6]\,
      O => dbg_ascii_state(6)
    );
dbg_ascii_state_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[7]\,
      I1 => \cpu_state_reg_n_0_[5]\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \cpu_state_reg_n_0_[0]\,
      O => dbg_ascii_state(28)
    );
dbg_insn_imm_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(31),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[31]\,
      I3 => dbg_next,
      I4 => q_insn_imm(31),
      O => dbg_insn_imm(31)
    );
dbg_insn_imm_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(22),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[22]\,
      I3 => dbg_next,
      I4 => q_insn_imm(22),
      O => dbg_insn_imm(22)
    );
dbg_insn_imm_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(21),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[21]\,
      I3 => dbg_next,
      I4 => q_insn_imm(21),
      O => dbg_insn_imm(21)
    );
dbg_insn_imm_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(20),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[20]\,
      I3 => dbg_next,
      I4 => q_insn_imm(20),
      O => dbg_insn_imm(20)
    );
dbg_insn_imm_inferred_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(19),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[19]\,
      I3 => dbg_next,
      I4 => q_insn_imm(19),
      O => dbg_insn_imm(19)
    );
dbg_insn_imm_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(18),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[18]\,
      I3 => dbg_next,
      I4 => q_insn_imm(18),
      O => dbg_insn_imm(18)
    );
dbg_insn_imm_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(17),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[17]\,
      I3 => dbg_next,
      I4 => q_insn_imm(17),
      O => dbg_insn_imm(17)
    );
dbg_insn_imm_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(16),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[16]\,
      I3 => dbg_next,
      I4 => q_insn_imm(16),
      O => dbg_insn_imm(16)
    );
dbg_insn_imm_inferred_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(15),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[15]\,
      I3 => dbg_next,
      I4 => q_insn_imm(15),
      O => dbg_insn_imm(15)
    );
dbg_insn_imm_inferred_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(14),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[14]\,
      I3 => dbg_next,
      I4 => q_insn_imm(14),
      O => dbg_insn_imm(14)
    );
dbg_insn_imm_inferred_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(13),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[13]\,
      I3 => dbg_next,
      I4 => q_insn_imm(13),
      O => dbg_insn_imm(13)
    );
dbg_insn_imm_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(30),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[30]\,
      I3 => dbg_next,
      I4 => q_insn_imm(30),
      O => dbg_insn_imm(30)
    );
dbg_insn_imm_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(12),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[12]\,
      I3 => dbg_next,
      I4 => q_insn_imm(12),
      O => dbg_insn_imm(12)
    );
dbg_insn_imm_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(11),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[11]\,
      I3 => dbg_next,
      I4 => q_insn_imm(11),
      O => dbg_insn_imm(11)
    );
dbg_insn_imm_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(10),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[10]\,
      I3 => dbg_next,
      I4 => q_insn_imm(10),
      O => dbg_insn_imm(10)
    );
dbg_insn_imm_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(9),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[9]\,
      I3 => dbg_next,
      I4 => q_insn_imm(9),
      O => dbg_insn_imm(9)
    );
dbg_insn_imm_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(8),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[8]\,
      I3 => dbg_next,
      I4 => q_insn_imm(8),
      O => dbg_insn_imm(8)
    );
dbg_insn_imm_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(7),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[7]\,
      I3 => dbg_next,
      I4 => q_insn_imm(7),
      O => dbg_insn_imm(7)
    );
dbg_insn_imm_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(6),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[6]\,
      I3 => dbg_next,
      I4 => q_insn_imm(6),
      O => dbg_insn_imm(6)
    );
dbg_insn_imm_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(5),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[5]\,
      I3 => dbg_next,
      I4 => q_insn_imm(5),
      O => dbg_insn_imm(5)
    );
dbg_insn_imm_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(4),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[4]\,
      I3 => dbg_next,
      I4 => q_insn_imm(4),
      O => dbg_insn_imm(4)
    );
dbg_insn_imm_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(3),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[3]\,
      I3 => dbg_next,
      I4 => q_insn_imm(3),
      O => dbg_insn_imm(3)
    );
dbg_insn_imm_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(29),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[29]\,
      I3 => dbg_next,
      I4 => q_insn_imm(29),
      O => dbg_insn_imm(29)
    );
dbg_insn_imm_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(2),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[2]\,
      I3 => dbg_next,
      I4 => q_insn_imm(2),
      O => dbg_insn_imm(2)
    );
dbg_insn_imm_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(1),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[1]\,
      I3 => dbg_next,
      I4 => q_insn_imm(1),
      O => dbg_insn_imm(1)
    );
dbg_insn_imm_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(0),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[0]\,
      I3 => dbg_next,
      I4 => q_insn_imm(0),
      O => dbg_insn_imm(0)
    );
dbg_insn_imm_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(28),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[28]\,
      I3 => dbg_next,
      I4 => q_insn_imm(28),
      O => dbg_insn_imm(28)
    );
dbg_insn_imm_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(27),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[27]\,
      I3 => dbg_next,
      I4 => q_insn_imm(27),
      O => dbg_insn_imm(27)
    );
dbg_insn_imm_inferred_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(26),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[26]\,
      I3 => dbg_next,
      I4 => q_insn_imm(26),
      O => dbg_insn_imm(26)
    );
dbg_insn_imm_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(25),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[25]\,
      I3 => dbg_next,
      I4 => q_insn_imm(25),
      O => dbg_insn_imm(25)
    );
dbg_insn_imm_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(24),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[24]\,
      I3 => dbg_next,
      I4 => q_insn_imm(24),
      O => dbg_insn_imm(24)
    );
dbg_insn_imm_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_imm(23),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_imm_reg_n_0_[23]\,
      I3 => dbg_next,
      I4 => q_insn_imm(23),
      O => dbg_insn_imm(23)
    );
dbg_insn_rd_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rd(4),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rd_reg_n_0_[4]\,
      I3 => dbg_next,
      I4 => q_insn_rd(4),
      O => dbg_insn_rd(4)
    );
dbg_insn_rd_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rd(3),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rd_reg_n_0_[3]\,
      I3 => dbg_next,
      I4 => q_insn_rd(3),
      O => dbg_insn_rd(3)
    );
dbg_insn_rd_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rd(2),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rd_reg_n_0_[2]\,
      I3 => dbg_next,
      I4 => q_insn_rd(2),
      O => dbg_insn_rd(2)
    );
dbg_insn_rd_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rd(1),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rd_reg_n_0_[1]\,
      I3 => dbg_next,
      I4 => q_insn_rd(1),
      O => dbg_insn_rd(1)
    );
dbg_insn_rd_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rd(0),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rd_reg_n_0_[0]\,
      I3 => dbg_next,
      I4 => q_insn_rd(0),
      O => dbg_insn_rd(0)
    );
dbg_insn_rs1_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs1(4),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => dbg_next,
      I4 => q_insn_rs1(4),
      O => dbg_insn_rs1(4)
    );
dbg_insn_rs1_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs1(3),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => dbg_next,
      I4 => q_insn_rs1(3),
      O => dbg_insn_rs1(3)
    );
dbg_insn_rs1_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs1(2),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => dbg_next,
      I4 => q_insn_rs1(2),
      O => dbg_insn_rs1(2)
    );
dbg_insn_rs1_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs1(1),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => dbg_next,
      I4 => q_insn_rs1(1),
      O => dbg_insn_rs1(1)
    );
dbg_insn_rs1_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs1(0),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs1_reg_n_0_[0]\,
      I3 => dbg_next,
      I4 => q_insn_rs1(0),
      O => dbg_insn_rs1(0)
    );
dbg_insn_rs2_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs2(4),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs2_reg_n_0_[4]\,
      I3 => dbg_next,
      I4 => q_insn_rs2(4),
      O => dbg_insn_rs2(4)
    );
dbg_insn_rs2_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs2(3),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs2_reg_n_0_[3]\,
      I3 => dbg_next,
      I4 => q_insn_rs2(3),
      O => dbg_insn_rs2(3)
    );
dbg_insn_rs2_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs2(2),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs2_reg_n_0_[2]\,
      I3 => dbg_next,
      I4 => q_insn_rs2(2),
      O => dbg_insn_rs2(2)
    );
dbg_insn_rs2_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs2(1),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs2_reg_n_0_[1]\,
      I3 => dbg_next,
      I4 => q_insn_rs2(1),
      O => dbg_insn_rs2(1)
    );
dbg_insn_rs2_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cached_insn_rs2(0),
      I1 => decoder_pseudo_trigger_q,
      I2 => \decoded_rs2_reg_n_0_[0]\,
      I3 => dbg_next,
      I4 => q_insn_rs2(0),
      O => dbg_insn_rs2(0)
    );
dbg_next_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => dbg_next_i_2_n_0,
      I1 => decoder_trigger_reg_n_0,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => dbg_next_i_3_n_0,
      I5 => dbg_next_i_4_n_0,
      O => launch_next_insn
    );
dbg_next_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \irq_mask_reg_n_0_[31]\,
      I2 => irq_pending(26),
      I3 => \irq_mask_reg_n_0_[26]\,
      I4 => dbg_next_i_17_n_0,
      O => dbg_next_i_10_n_0
    );
dbg_next_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[5]\,
      I1 => irq_pending(5),
      I2 => \irq_mask_reg_n_0_[3]\,
      I3 => irq_pending(3),
      O => dbg_next_i_11_n_0
    );
dbg_next_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \irq_mask_reg_n_0_[25]\,
      I2 => irq_pending(30),
      I3 => \irq_mask_reg_n_0_[30]\,
      I4 => dbg_next_i_18_n_0,
      O => dbg_next_i_12_n_0
    );
dbg_next_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D0000000D0"
    )
        port map (
      I0 => irq_pending(8),
      I1 => \irq_mask_reg_n_0_[8]\,
      I2 => \cpuregs[1][16]_i_2_n_0\,
      I3 => \cpuregs[1][12]_i_2_n_0\,
      I4 => irq_pending(9),
      I5 => \irq_mask_reg_n_0_[9]\,
      O => dbg_next_i_13_n_0
    );
dbg_next_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[7]\,
      I1 => irq_pending(7),
      I2 => \irq_mask_reg_n_0_[1]\,
      I3 => irq_pending(1),
      O => dbg_next_i_14_n_0
    );
dbg_next_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[11]\,
      I1 => irq_pending(11),
      I2 => \irq_mask_reg_n_0_[15]\,
      I3 => irq_pending(15),
      O => dbg_next_i_15_n_0
    );
dbg_next_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \irq_mask_reg_n_0_[13]\,
      I2 => irq_pending(17),
      I3 => \irq_mask_reg_n_0_[17]\,
      I4 => dbg_next_i_19_n_0,
      O => dbg_next_i_16_n_0
    );
dbg_next_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[6]\,
      I1 => irq_pending(6),
      I2 => \irq_mask_reg_n_0_[22]\,
      I3 => irq_pending(22),
      O => dbg_next_i_17_n_0
    );
dbg_next_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[29]\,
      I1 => irq_pending(29),
      I2 => \irq_mask_reg_n_0_[21]\,
      I3 => irq_pending(21),
      O => dbg_next_i_18_n_0
    );
dbg_next_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[28]\,
      I1 => irq_pending(28),
      I2 => \irq_mask_reg_n_0_[23]\,
      I3 => irq_pending(23),
      O => dbg_next_i_19_n_0
    );
dbg_next_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => irq_active_reg_n_0,
      I1 => irq_delay_reg_n_0,
      I2 => dbg_next_i_5_n_0,
      I3 => dbg_next_i_6_n_0,
      I4 => dbg_next_i_7_n_0,
      I5 => dbg_next_i_8_n_0,
      O => dbg_next_i_2_n_0
    );
dbg_next_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[1]\,
      I1 => \cpu_state_reg_n_0_[0]\,
      O => dbg_next_i_3_n_0
    );
dbg_next_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \cpu_state_reg_n_0_[7]\,
      O => dbg_next_i_4_n_0
    );
dbg_next_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => dbg_next_i_9_n_0,
      I1 => \irq_mask_reg_n_0_[24]\,
      I2 => irq_pending(24),
      I3 => \irq_mask_reg_n_0_[0]\,
      I4 => irq_pending(0),
      I5 => dbg_next_i_10_n_0,
      O => dbg_next_i_5_n_0
    );
dbg_next_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => dbg_next_i_11_n_0,
      I1 => \irq_mask_reg_n_0_[20]\,
      I2 => irq_pending(20),
      I3 => \irq_mask_reg_n_0_[14]\,
      I4 => irq_pending(14),
      I5 => dbg_next_i_12_n_0,
      O => dbg_next_i_6_n_0
    );
dbg_next_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => dbg_next_i_13_n_0,
      I1 => dbg_next_i_14_n_0,
      I2 => \irq_mask_reg_n_0_[18]\,
      I3 => irq_pending(18),
      I4 => \irq_mask_reg_n_0_[10]\,
      I5 => irq_pending(10),
      O => dbg_next_i_7_n_0
    );
dbg_next_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => dbg_next_i_15_n_0,
      I1 => \irq_mask_reg_n_0_[19]\,
      I2 => irq_pending(19),
      I3 => \irq_mask_reg_n_0_[4]\,
      I4 => irq_pending(4),
      I5 => dbg_next_i_16_n_0,
      O => dbg_next_i_8_n_0
    );
dbg_next_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[27]\,
      I1 => irq_pending(27),
      I2 => \irq_mask_reg_n_0_[2]\,
      I3 => irq_pending(2),
      O => dbg_next_i_9_n_0
    );
dbg_next_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => launch_next_insn,
      Q => dbg_next,
      R => '0'
    );
\dbg_rs1val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[0]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(0),
      O => \dbg_rs1val[0]_i_1_n_0\
    );
\dbg_rs1val[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[10]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(10),
      O => \dbg_rs1val[10]_i_1_n_0\
    );
\dbg_rs1val[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[11]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(11),
      O => \dbg_rs1val[11]_i_1_n_0\
    );
\dbg_rs1val[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[12]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(12),
      O => \dbg_rs1val[12]_i_1_n_0\
    );
\dbg_rs1val[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[13]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(13),
      O => \dbg_rs1val[13]_i_1_n_0\
    );
\dbg_rs1val[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(14),
      I4 => \irq_mask[14]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[14]_i_1_n_0\
    );
\dbg_rs1val[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[15]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(15),
      O => \dbg_rs1val[15]_i_1_n_0\
    );
\dbg_rs1val[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[16]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(16),
      O => \dbg_rs1val[16]_i_1_n_0\
    );
\dbg_rs1val[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[17]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(17),
      O => \dbg_rs1val[17]_i_1_n_0\
    );
\dbg_rs1val[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[18]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(18),
      O => \dbg_rs1val[18]_i_1_n_0\
    );
\dbg_rs1val[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(19),
      I4 => \irq_mask[19]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[19]_i_1_n_0\
    );
\dbg_rs1val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(1),
      I4 => \irq_mask[1]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[1]_i_1_n_0\
    );
\dbg_rs1val[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[20]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(20),
      O => \dbg_rs1val[20]_i_1_n_0\
    );
\dbg_rs1val[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(21),
      I4 => \irq_mask[21]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[21]_i_1_n_0\
    );
\dbg_rs1val[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(22),
      I4 => \irq_mask[22]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[22]_i_1_n_0\
    );
\dbg_rs1val[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(23),
      I4 => \irq_mask[23]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[23]_i_1_n_0\
    );
\dbg_rs1val[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[24]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(24),
      O => \dbg_rs1val[24]_i_1_n_0\
    );
\dbg_rs1val[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(25),
      I4 => \irq_mask[25]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[25]_i_1_n_0\
    );
\dbg_rs1val[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[26]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(26),
      O => \dbg_rs1val[26]_i_1_n_0\
    );
\dbg_rs1val[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[27]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(27),
      O => \dbg_rs1val[27]_i_1_n_0\
    );
\dbg_rs1val[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(28),
      I4 => \irq_mask[28]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[28]_i_1_n_0\
    );
\dbg_rs1val[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[29]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(29),
      O => \dbg_rs1val[29]_i_1_n_0\
    );
\dbg_rs1val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[2]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(2),
      O => \dbg_rs1val[2]_i_1_n_0\
    );
\dbg_rs1val[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(30),
      I4 => \irq_mask[30]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[30]_i_1_n_0\
    );
\dbg_rs1val[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(31),
      I4 => \irq_mask[31]_i_2_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[31]_i_1_n_0\
    );
\dbg_rs1val[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => dbg_ascii_instr_inferred_i_73_n_0,
      I1 => instr_rdinstrh,
      I2 => instr_rdinstr,
      I3 => instr_rdcycle,
      I4 => instr_rdcycleh,
      I5 => is_lui_auipc_jal,
      O => \dbg_rs1val[31]_i_2_n_0\
    );
\dbg_rs1val[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \reg_op2[7]_i_1_n_0\,
      I1 => \cached_ascii_instr[35]_i_2_n_0\,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \cpu_state[0]_i_2_n_0\,
      I5 => \dbg_rs1val[31]_i_2_n_0\,
      O => \dbg_rs1val[31]_i_3_n_0\
    );
\dbg_rs1val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(3),
      I4 => \irq_mask[3]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[3]_i_1_n_0\
    );
\dbg_rs1val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[4]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(4),
      O => \dbg_rs1val[4]_i_1_n_0\
    );
\dbg_rs1val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(5),
      I4 => \irq_mask[5]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[5]_i_1_n_0\
    );
\dbg_rs1val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(6),
      I4 => \irq_mask[6]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[6]_i_1_n_0\
    );
\dbg_rs1val[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(7),
      I4 => \irq_mask[7]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[7]_i_1_n_0\
    );
\dbg_rs1val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \irq_mask[8]_i_1_n_0\,
      I4 => \dbg_rs1val[31]_i_3_n_0\,
      I5 => dbg_rs1val(8),
      O => \dbg_rs1val[8]_i_1_n_0\
    );
\dbg_rs1val[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \dbg_rs1val[31]_i_2_n_0\,
      I1 => resetn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => dbg_rs1val(9),
      I4 => \irq_mask[9]_i_1_n_0\,
      I5 => \dbg_rs1val[31]_i_3_n_0\,
      O => \dbg_rs1val[9]_i_1_n_0\
    );
\dbg_rs1val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[0]_i_1_n_0\,
      Q => dbg_rs1val(0),
      R => '0'
    );
\dbg_rs1val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[10]_i_1_n_0\,
      Q => dbg_rs1val(10),
      R => '0'
    );
\dbg_rs1val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[11]_i_1_n_0\,
      Q => dbg_rs1val(11),
      R => '0'
    );
\dbg_rs1val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[12]_i_1_n_0\,
      Q => dbg_rs1val(12),
      R => '0'
    );
\dbg_rs1val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[13]_i_1_n_0\,
      Q => dbg_rs1val(13),
      R => '0'
    );
\dbg_rs1val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[14]_i_1_n_0\,
      Q => dbg_rs1val(14),
      R => '0'
    );
\dbg_rs1val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[15]_i_1_n_0\,
      Q => dbg_rs1val(15),
      R => '0'
    );
\dbg_rs1val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[16]_i_1_n_0\,
      Q => dbg_rs1val(16),
      R => '0'
    );
\dbg_rs1val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[17]_i_1_n_0\,
      Q => dbg_rs1val(17),
      R => '0'
    );
\dbg_rs1val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[18]_i_1_n_0\,
      Q => dbg_rs1val(18),
      R => '0'
    );
\dbg_rs1val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[19]_i_1_n_0\,
      Q => dbg_rs1val(19),
      R => '0'
    );
\dbg_rs1val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[1]_i_1_n_0\,
      Q => dbg_rs1val(1),
      R => '0'
    );
\dbg_rs1val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[20]_i_1_n_0\,
      Q => dbg_rs1val(20),
      R => '0'
    );
\dbg_rs1val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[21]_i_1_n_0\,
      Q => dbg_rs1val(21),
      R => '0'
    );
\dbg_rs1val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[22]_i_1_n_0\,
      Q => dbg_rs1val(22),
      R => '0'
    );
\dbg_rs1val_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[23]_i_1_n_0\,
      Q => dbg_rs1val(23),
      R => '0'
    );
\dbg_rs1val_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[24]_i_1_n_0\,
      Q => dbg_rs1val(24),
      R => '0'
    );
\dbg_rs1val_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[25]_i_1_n_0\,
      Q => dbg_rs1val(25),
      R => '0'
    );
\dbg_rs1val_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[26]_i_1_n_0\,
      Q => dbg_rs1val(26),
      R => '0'
    );
\dbg_rs1val_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[27]_i_1_n_0\,
      Q => dbg_rs1val(27),
      R => '0'
    );
\dbg_rs1val_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[28]_i_1_n_0\,
      Q => dbg_rs1val(28),
      R => '0'
    );
\dbg_rs1val_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[29]_i_1_n_0\,
      Q => dbg_rs1val(29),
      R => '0'
    );
\dbg_rs1val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[2]_i_1_n_0\,
      Q => dbg_rs1val(2),
      R => '0'
    );
\dbg_rs1val_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[30]_i_1_n_0\,
      Q => dbg_rs1val(30),
      R => '0'
    );
\dbg_rs1val_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[31]_i_1_n_0\,
      Q => dbg_rs1val(31),
      R => '0'
    );
\dbg_rs1val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[3]_i_1_n_0\,
      Q => dbg_rs1val(3),
      R => '0'
    );
\dbg_rs1val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[4]_i_1_n_0\,
      Q => dbg_rs1val(4),
      R => '0'
    );
\dbg_rs1val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[5]_i_1_n_0\,
      Q => dbg_rs1val(5),
      R => '0'
    );
\dbg_rs1val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[6]_i_1_n_0\,
      Q => dbg_rs1val(6),
      R => '0'
    );
\dbg_rs1val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[7]_i_1_n_0\,
      Q => dbg_rs1val(7),
      R => '0'
    );
\dbg_rs1val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[8]_i_1_n_0\,
      Q => dbg_rs1val(8),
      R => '0'
    );
\dbg_rs1val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dbg_rs1val[9]_i_1_n_0\,
      Q => dbg_rs1val(9),
      R => '0'
    );
dbg_rs1val_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => launch_next_insn,
      I1 => dbg_rs1val_valid,
      I2 => \dbg_rs1val[31]_i_3_n_0\,
      O => dbg_rs1val_valid_i_1_n_0
    );
dbg_rs1val_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_rs1val_valid_i_1_n_0,
      Q => dbg_rs1val_valid,
      R => '0'
    );
\dbg_rs2val[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(0),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[0]_i_2_n_0\,
      O => \dbg_rs2val[0]_i_1_n_0\
    );
\dbg_rs2val[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(10),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[10]_i_2_n_0\,
      O => \dbg_rs2val[10]_i_1_n_0\
    );
\dbg_rs2val[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(11),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[11]_i_2_n_0\,
      O => \dbg_rs2val[11]_i_1_n_0\
    );
\dbg_rs2val[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(12),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[12]_i_2_n_0\,
      O => \dbg_rs2val[12]_i_1_n_0\
    );
\dbg_rs2val[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(13),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[13]_i_2_n_0\,
      O => \dbg_rs2val[13]_i_1_n_0\
    );
\dbg_rs2val[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(14),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[14]_i_2_n_0\,
      O => \dbg_rs2val[14]_i_1_n_0\
    );
\dbg_rs2val[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(15),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[15]_i_2_n_0\,
      O => \dbg_rs2val[15]_i_1_n_0\
    );
\dbg_rs2val[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(16),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[16]_i_2_n_0\,
      O => \dbg_rs2val[16]_i_1_n_0\
    );
\dbg_rs2val[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(17),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[17]_i_2_n_0\,
      O => \dbg_rs2val[17]_i_1_n_0\
    );
\dbg_rs2val[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(18),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[18]_i_2_n_0\,
      O => \dbg_rs2val[18]_i_1_n_0\
    );
\dbg_rs2val[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(19),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[19]_i_2_n_0\,
      O => \dbg_rs2val[19]_i_1_n_0\
    );
\dbg_rs2val[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(1),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[1]_i_2_n_0\,
      O => \dbg_rs2val[1]_i_1_n_0\
    );
\dbg_rs2val[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(20),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[20]_i_2_n_0\,
      O => \dbg_rs2val[20]_i_1_n_0\
    );
\dbg_rs2val[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(21),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[21]_i_2_n_0\,
      O => \dbg_rs2val[21]_i_1_n_0\
    );
\dbg_rs2val[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(22),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[22]_i_2_n_0\,
      O => \dbg_rs2val[22]_i_1_n_0\
    );
\dbg_rs2val[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(23),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[23]_i_2_n_0\,
      O => \dbg_rs2val[23]_i_1_n_0\
    );
\dbg_rs2val[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(24),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[24]_i_2_n_0\,
      O => \dbg_rs2val[24]_i_1_n_0\
    );
\dbg_rs2val[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(25),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[25]_i_2_n_0\,
      O => \dbg_rs2val[25]_i_1_n_0\
    );
\dbg_rs2val[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(26),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[26]_i_2_n_0\,
      O => \dbg_rs2val[26]_i_1_n_0\
    );
\dbg_rs2val[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(27),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[27]_i_2_n_0\,
      O => \dbg_rs2val[27]_i_1_n_0\
    );
\dbg_rs2val[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(28),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[28]_i_2_n_0\,
      O => \dbg_rs2val[28]_i_1_n_0\
    );
\dbg_rs2val[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(29),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[29]_i_2_n_0\,
      O => \dbg_rs2val[29]_i_1_n_0\
    );
\dbg_rs2val[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(2),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[2]_i_2_n_0\,
      O => \dbg_rs2val[2]_i_1_n_0\
    );
\dbg_rs2val[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(30),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[30]_i_2_n_0\,
      O => \dbg_rs2val[30]_i_1_n_0\
    );
\dbg_rs2val[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(31),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[31]_i_2_n_0\,
      O => \dbg_rs2val[31]_i_1_n_0\
    );
\dbg_rs2val[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(3),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[3]_i_2_n_0\,
      O => \dbg_rs2val[3]_i_1_n_0\
    );
\dbg_rs2val[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(4),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[4]_i_2_n_0\,
      O => \dbg_rs2val[4]_i_1_n_0\
    );
\dbg_rs2val[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(5),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[5]_i_2_n_0\,
      O => \dbg_rs2val[5]_i_1_n_0\
    );
\dbg_rs2val[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(6),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[6]_i_2_n_0\,
      O => \dbg_rs2val[6]_i_1_n_0\
    );
\dbg_rs2val[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(7),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[7]_i_3_n_0\,
      O => \dbg_rs2val[7]_i_1_n_0\
    );
\dbg_rs2val[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(8),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[8]_i_2_n_0\,
      O => \dbg_rs2val[8]_i_1_n_0\
    );
\dbg_rs2val[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC4C"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => dbg_rs2val(9),
      I2 => \cpu_state_reg_n_0_[5]\,
      I3 => \reg_op2[9]_i_2_n_0\,
      O => \dbg_rs2val[9]_i_1_n_0\
    );
\dbg_rs2val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[0]_i_1_n_0\,
      Q => dbg_rs2val(0),
      R => '0'
    );
\dbg_rs2val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[10]_i_1_n_0\,
      Q => dbg_rs2val(10),
      R => '0'
    );
\dbg_rs2val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[11]_i_1_n_0\,
      Q => dbg_rs2val(11),
      R => '0'
    );
\dbg_rs2val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[12]_i_1_n_0\,
      Q => dbg_rs2val(12),
      R => '0'
    );
\dbg_rs2val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[13]_i_1_n_0\,
      Q => dbg_rs2val(13),
      R => '0'
    );
\dbg_rs2val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[14]_i_1_n_0\,
      Q => dbg_rs2val(14),
      R => '0'
    );
\dbg_rs2val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[15]_i_1_n_0\,
      Q => dbg_rs2val(15),
      R => '0'
    );
\dbg_rs2val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[16]_i_1_n_0\,
      Q => dbg_rs2val(16),
      R => '0'
    );
\dbg_rs2val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[17]_i_1_n_0\,
      Q => dbg_rs2val(17),
      R => '0'
    );
\dbg_rs2val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[18]_i_1_n_0\,
      Q => dbg_rs2val(18),
      R => '0'
    );
\dbg_rs2val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[19]_i_1_n_0\,
      Q => dbg_rs2val(19),
      R => '0'
    );
\dbg_rs2val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[1]_i_1_n_0\,
      Q => dbg_rs2val(1),
      R => '0'
    );
\dbg_rs2val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[20]_i_1_n_0\,
      Q => dbg_rs2val(20),
      R => '0'
    );
\dbg_rs2val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[21]_i_1_n_0\,
      Q => dbg_rs2val(21),
      R => '0'
    );
\dbg_rs2val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[22]_i_1_n_0\,
      Q => dbg_rs2val(22),
      R => '0'
    );
\dbg_rs2val_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[23]_i_1_n_0\,
      Q => dbg_rs2val(23),
      R => '0'
    );
\dbg_rs2val_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[24]_i_1_n_0\,
      Q => dbg_rs2val(24),
      R => '0'
    );
\dbg_rs2val_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[25]_i_1_n_0\,
      Q => dbg_rs2val(25),
      R => '0'
    );
\dbg_rs2val_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[26]_i_1_n_0\,
      Q => dbg_rs2val(26),
      R => '0'
    );
\dbg_rs2val_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[27]_i_1_n_0\,
      Q => dbg_rs2val(27),
      R => '0'
    );
\dbg_rs2val_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[28]_i_1_n_0\,
      Q => dbg_rs2val(28),
      R => '0'
    );
\dbg_rs2val_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[29]_i_1_n_0\,
      Q => dbg_rs2val(29),
      R => '0'
    );
\dbg_rs2val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[2]_i_1_n_0\,
      Q => dbg_rs2val(2),
      R => '0'
    );
\dbg_rs2val_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[30]_i_1_n_0\,
      Q => dbg_rs2val(30),
      R => '0'
    );
\dbg_rs2val_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[31]_i_1_n_0\,
      Q => dbg_rs2val(31),
      R => '0'
    );
\dbg_rs2val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[3]_i_1_n_0\,
      Q => dbg_rs2val(3),
      R => '0'
    );
\dbg_rs2val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[4]_i_1_n_0\,
      Q => dbg_rs2val(4),
      R => '0'
    );
\dbg_rs2val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[5]_i_1_n_0\,
      Q => dbg_rs2val(5),
      R => '0'
    );
\dbg_rs2val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[6]_i_1_n_0\,
      Q => dbg_rs2val(6),
      R => '0'
    );
\dbg_rs2val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[7]_i_1_n_0\,
      Q => dbg_rs2val(7),
      R => '0'
    );
\dbg_rs2val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[8]_i_1_n_0\,
      Q => dbg_rs2val(8),
      R => '0'
    );
\dbg_rs2val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \dbg_rs2val[9]_i_1_n_0\,
      Q => dbg_rs2val(9),
      R => '0'
    );
dbg_rs2val_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2222222"
    )
        port map (
      I0 => dbg_rs2val_valid,
      I1 => launch_next_insn,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \cpu_state[1]_i_2_n_0\,
      I4 => resetn,
      O => dbg_rs2val_valid_i_1_n_0
    );
dbg_rs2val_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_rs2val_valid_i_1_n_0,
      Q => dbg_rs2val_valid,
      R => '0'
    );
\decoded_imm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008000000080"
    )
        port map (
      I0 => \decoded_imm[0]_i_2_n_0\,
      I1 => is_sb_sh_sw,
      I2 => \mem_rdata_q_reg_n_0_[7]\,
      I3 => is_beq_bne_blt_bge_bltu_bgeu,
      I4 => \decoded_imm[4]_i_2_n_0\,
      I5 => \mem_rdata_q_reg_n_0_[20]\,
      O => decoded_imm(0)
    );
\decoded_imm[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_jal,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[0]_i_2_n_0\
    );
\decoded_imm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => decoded_imm_uj(10),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_3_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      O => decoded_imm(10)
    );
\decoded_imm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => decoded_imm_uj(11),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_2_n_0\,
      I3 => \decoded_imm[11]_i_3_n_0\,
      O => decoded_imm(11)
    );
\decoded_imm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555575555"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => is_alu_reg_imm,
      I2 => instr_jalr,
      I3 => is_lb_lh_lw_lbu_lhu,
      I4 => is_beq_bne_blt_bge_bltu_bgeu,
      I5 => \mem_rdata_q_reg_n_0_[7]\,
      O => \decoded_imm[11]_i_2_n_0\
    );
\decoded_imm[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => instr_jalr,
      I2 => is_alu_reg_imm,
      I3 => is_sb_sh_sw,
      I4 => is_beq_bne_blt_bge_bltu_bgeu,
      I5 => \decoded_imm[0]_i_2_n_0\,
      O => \decoded_imm[11]_i_3_n_0\
    );
\decoded_imm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCAAA0"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => decoded_imm_uj(12),
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      O => \decoded_imm[12]_i_1_n_0\
    );
\decoded_imm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCAAA0"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => decoded_imm_uj(13),
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      O => \decoded_imm[13]_i_1_n_0\
    );
\decoded_imm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCAAA0"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => decoded_imm_uj(14),
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      O => \decoded_imm[14]_i_1_n_0\
    );
\decoded_imm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B888"
    )
        port map (
      I0 => decoded_imm_uj(15),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      I3 => instr_auipc,
      I4 => instr_lui,
      O => \decoded_imm[15]_i_1_n_0\
    );
\decoded_imm[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B888"
    )
        port map (
      I0 => decoded_imm_uj(16),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[16]\,
      I3 => instr_auipc,
      I4 => instr_lui,
      O => \decoded_imm[16]_i_1_n_0\
    );
\decoded_imm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCAAA0"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[17]\,
      I1 => decoded_imm_uj(17),
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      O => \decoded_imm[17]_i_1_n_0\
    );
\decoded_imm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B888"
    )
        port map (
      I0 => decoded_imm_uj(18),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[18]\,
      I3 => instr_auipc,
      I4 => instr_lui,
      O => \decoded_imm[18]_i_1_n_0\
    );
\decoded_imm[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => decoded_imm_uj(19),
      I1 => instr_jal,
      I2 => instr_auipc,
      I3 => instr_lui,
      I4 => \mem_rdata_q_reg_n_0_[19]\,
      O => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8FFF888"
    )
        port map (
      I0 => decoded_imm_uj(1),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[21]\,
      I3 => \decoded_imm[4]_i_2_n_0\,
      I4 => \mem_rdata_q_reg_n_0_[8]\,
      I5 => \decoded_imm[11]_i_3_n_0\,
      O => decoded_imm(1)
    );
\decoded_imm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[20]\,
      I3 => instr_jal,
      O => \decoded_imm[20]_i_1_n_0\
    );
\decoded_imm[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[21]\,
      I3 => instr_jal,
      O => \decoded_imm[21]_i_1_n_0\
    );
\decoded_imm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[22]\,
      I3 => instr_jal,
      O => \decoded_imm[22]_i_1_n_0\
    );
\decoded_imm[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[23]\,
      I3 => instr_jal,
      O => \decoded_imm[23]_i_1_n_0\
    );
\decoded_imm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[24]\,
      I3 => instr_jal,
      O => \decoded_imm[24]_i_1_n_0\
    );
\decoded_imm[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => instr_jal,
      O => \decoded_imm[25]_i_1_n_0\
    );
\decoded_imm[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      I3 => instr_jal,
      O => \decoded_imm[26]_i_1_n_0\
    );
\decoded_imm[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => instr_jal,
      O => \decoded_imm[27]_i_1_n_0\
    );
\decoded_imm[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCAAA0"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => decoded_imm_uj(31),
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      O => \decoded_imm[28]_i_1_n_0\
    );
\decoded_imm[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \decoded_imm[11]_i_3_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => decoder_pseudo_trigger_reg_n_0,
      I3 => decoder_trigger_reg_n_0,
      O => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCAAA0"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[29]\,
      I1 => decoded_imm_uj(31),
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      O => \decoded_imm[29]_i_2_n_0\
    );
\decoded_imm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8FFF888"
    )
        port map (
      I0 => decoded_imm_uj(2),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[22]\,
      I3 => \decoded_imm[4]_i_2_n_0\,
      I4 => \mem_rdata_q_reg_n_0_[9]\,
      I5 => \decoded_imm[11]_i_3_n_0\,
      O => decoded_imm(2)
    );
\decoded_imm[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => instr_jal,
      O => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088F800000000"
    )
        port map (
      I0 => instr_jal,
      I1 => decoded_imm_uj(31),
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \decoded_imm[11]_i_3_n_0\,
      I4 => decoder_pseudo_trigger_reg_n_0,
      I5 => decoder_trigger_reg_n_0,
      O => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => instr_jal,
      O => \decoded_imm[31]_i_2_n_0\
    );
\decoded_imm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8FFF888"
    )
        port map (
      I0 => decoded_imm_uj(3),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[23]\,
      I3 => \decoded_imm[4]_i_2_n_0\,
      I4 => \mem_rdata_q_reg_n_0_[10]\,
      I5 => \decoded_imm[11]_i_3_n_0\,
      O => decoded_imm(3)
    );
\decoded_imm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8FFF888"
    )
        port map (
      I0 => decoded_imm_uj(4),
      I1 => instr_jal,
      I2 => \mem_rdata_q_reg_n_0_[24]\,
      I3 => \decoded_imm[4]_i_2_n_0\,
      I4 => \mem_rdata_q_reg_n_0_[11]\,
      I5 => \decoded_imm[11]_i_3_n_0\,
      O => decoded_imm(4)
    );
\decoded_imm[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => instr_jalr,
      I2 => is_alu_reg_imm,
      O => \decoded_imm[4]_i_2_n_0\
    );
\decoded_imm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => decoded_imm_uj(5),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_3_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[25]\,
      O => decoded_imm(5)
    );
\decoded_imm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => decoded_imm_uj(6),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_3_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      O => decoded_imm(6)
    );
\decoded_imm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => decoded_imm_uj(7),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_3_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      O => decoded_imm(7)
    );
\decoded_imm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => decoded_imm_uj(8),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_3_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      O => decoded_imm(8)
    );
\decoded_imm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => decoded_imm_uj(9),
      I1 => instr_jal,
      I2 => \decoded_imm[11]_i_3_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      O => decoded_imm(9)
    );
\decoded_imm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(0),
      Q => \decoded_imm_reg_n_0_[0]\,
      R => '0'
    );
\decoded_imm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(10),
      Q => \decoded_imm_reg_n_0_[10]\,
      R => '0'
    );
\decoded_imm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(11),
      Q => \decoded_imm_reg_n_0_[11]\,
      R => '0'
    );
\decoded_imm_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[12]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[12]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[13]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[13]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[14]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[14]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[15]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[15]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[16]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[16]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[17]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[17]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[18]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[18]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[19]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[19]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(1),
      Q => \decoded_imm_reg_n_0_[1]\,
      R => '0'
    );
\decoded_imm_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[20]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[20]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[21]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[21]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[22]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[22]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[23]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[23]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[24]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[24]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[25]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[25]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[26]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[26]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[27]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[27]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[28]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[28]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[29]_i_2_n_0\,
      Q => \decoded_imm_reg_n_0_[29]\,
      S => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(2),
      Q => \decoded_imm_reg_n_0_[2]\,
      R => '0'
    );
\decoded_imm_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[30]_i_1_n_0\,
      Q => \decoded_imm_reg_n_0_[30]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[31]_i_2_n_0\,
      Q => \decoded_imm_reg_n_0_[31]\,
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(3),
      Q => \decoded_imm_reg_n_0_[3]\,
      R => '0'
    );
\decoded_imm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(4),
      Q => \decoded_imm_reg_n_0_[4]\,
      R => '0'
    );
\decoded_imm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(5),
      Q => \decoded_imm_reg_n_0_[5]\,
      R => '0'
    );
\decoded_imm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(6),
      Q => \decoded_imm_reg_n_0_[6]\,
      R => '0'
    );
\decoded_imm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(7),
      Q => \decoded_imm_reg_n_0_[7]\,
      R => '0'
    );
\decoded_imm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(8),
      Q => \decoded_imm_reg_n_0_[8]\,
      R => '0'
    );
\decoded_imm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => decoded_imm(9),
      Q => \decoded_imm_reg_n_0_[9]\,
      R => '0'
    );
\decoded_imm_uj[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_3_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[30]_i_2_n_0\,
      O => \decoded_imm_uj[10]_i_1_n_0\
    );
\decoded_imm_uj[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_4_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[11]_i_1_n_0\
    );
\decoded_imm_uj[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \decoded_imm_uj[12]_i_2_n_0\,
      I2 => \decoded_imm_uj[12]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[12]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => p_22_in
    );
\decoded_imm_uj[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(12),
      O => \decoded_imm_uj[12]_i_2_n_0\
    );
\decoded_imm_uj[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(28),
      O => \decoded_imm_uj[12]_i_3_n_0\
    );
\decoded_imm_uj[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[13]_i_1_n_0\
    );
\decoded_imm_uj[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_22_in,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_imm_uj[14]_i_1_n_0\
    );
\decoded_imm_uj[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[15]_i_1_n_0\
    );
\decoded_imm_uj[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[16]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[16]_i_1_n_0\
    );
\decoded_imm_uj[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[17]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[17]_i_1_n_0\
    );
\decoded_imm_uj[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[18]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[18]_i_1_n_0\
    );
\decoded_imm_uj[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_22_in,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_lui0,
      O => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_6_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[19]_i_2_n_0\
    );
\decoded_imm_uj[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[21]_i_6_n_0\,
      O => \decoded_imm_uj[1]_i_1_n_0\
    );
\decoded_imm_uj[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_1_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[22]_i_5_n_0\,
      O => \decoded_imm_uj[2]_i_1_n_0\
    );
\decoded_imm_uj[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_22_in,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[31]_i_13_n_0\,
      O => \decoded_imm_uj[31]_i_1_n_0\
    );
\decoded_imm_uj[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q[15]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[23]_i_5_n_0\,
      O => \decoded_imm_uj[3]_i_1_n_0\
    );
\decoded_imm_uj[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[24]_i_10_n_0\,
      O => \decoded_imm_uj[4]_i_1_n_0\
    );
\decoded_imm_uj[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[25]_i_6_n_0\,
      O => \decoded_imm_uj[5]_i_1_n_0\
    );
\decoded_imm_uj[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_retirq_i_3_n_0,
      O => \decoded_imm_uj[6]_i_1_n_0\
    );
\decoded_imm_uj[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_retirq_i_4_n_0,
      O => \decoded_imm_uj[7]_i_1_n_0\
    );
\decoded_imm_uj[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_4_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[28]_i_3_n_0\,
      O => \decoded_imm_uj[8]_i_1_n_0\
    );
\decoded_imm_uj[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_1_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[29]_i_6_n_0\,
      O => \decoded_imm_uj[9]_i_1_n_0\
    );
\decoded_imm_uj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[10]_i_1_n_0\,
      Q => decoded_imm_uj(10),
      R => '0'
    );
\decoded_imm_uj_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[11]_i_1_n_0\,
      Q => decoded_imm_uj(11),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => p_22_in,
      Q => decoded_imm_uj(12),
      R => '0'
    );
\decoded_imm_uj_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[13]_i_1_n_0\,
      Q => decoded_imm_uj(13),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[14]_i_1_n_0\,
      Q => decoded_imm_uj(14),
      R => '0'
    );
\decoded_imm_uj_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[15]_i_1_n_0\,
      Q => decoded_imm_uj(15),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[16]_i_1_n_0\,
      Q => decoded_imm_uj(16),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[17]_i_1_n_0\,
      Q => decoded_imm_uj(17),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[18]_i_1_n_0\,
      Q => decoded_imm_uj(18),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[19]_i_2_n_0\,
      Q => decoded_imm_uj(19),
      S => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[1]_i_1_n_0\,
      Q => decoded_imm_uj(1),
      R => '0'
    );
\decoded_imm_uj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[2]_i_1_n_0\,
      Q => decoded_imm_uj(2),
      R => '0'
    );
\decoded_imm_uj_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[31]_i_1_n_0\,
      Q => decoded_imm_uj(31),
      R => '0'
    );
\decoded_imm_uj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[3]_i_1_n_0\,
      Q => decoded_imm_uj(3),
      R => '0'
    );
\decoded_imm_uj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[4]_i_1_n_0\,
      Q => decoded_imm_uj(4),
      R => '0'
    );
\decoded_imm_uj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[5]_i_1_n_0\,
      Q => decoded_imm_uj(5),
      R => '0'
    );
\decoded_imm_uj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[6]_i_1_n_0\,
      Q => decoded_imm_uj(6),
      R => '0'
    );
\decoded_imm_uj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[7]_i_1_n_0\,
      Q => decoded_imm_uj(7),
      R => '0'
    );
\decoded_imm_uj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[8]_i_1_n_0\,
      Q => decoded_imm_uj(8),
      R => '0'
    );
\decoded_imm_uj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_imm_uj[9]_i_1_n_0\,
      Q => decoded_imm_uj(9),
      R => '0'
    );
\decoded_rd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFFFBAA0000"
    )
        port map (
      I0 => \decoded_rd[0]_i_2_n_0\,
      I1 => \decoded_rd[0]_i_3_n_0\,
      I2 => \decoded_rd[0]_i_4_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[7]_i_2_n_0\,
      O => \decoded_rd[0]_i_1_n_0\
    );
\decoded_rd[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[4]\,
      O => \decoded_rd[0]_i_10_n_0\
    );
\decoded_rd[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(4),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[4]\,
      O => \decoded_rd[0]_i_11_n_0\
    );
\decoded_rd[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(20),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \decoded_rd[0]_i_12_n_0\
    );
\decoded_rd[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[3]\,
      O => \decoded_rd[0]_i_13_n_0\
    );
\decoded_rd[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[19]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(19),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \decoded_rd[0]_i_14_n_0\
    );
\decoded_rd[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(3),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[3]\,
      O => \decoded_rd[0]_i_15_n_0\
    );
\decoded_rd[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15FF15FFFFFF15"
    )
        port map (
      I0 => \decoded_rd[0]_i_5_n_0\,
      I1 => \decoded_rd[3]_i_6_n_0\,
      I2 => \decoded_rd[0]_i_6_n_0\,
      I3 => \decoded_rd[0]_i_7_n_0\,
      I4 => \mem_rdata_q[2]_i_1_n_0\,
      I5 => \mem_rdata_q[24]_i_4_n_0\,
      O => \decoded_rd[0]_i_2_n_0\
    );
\decoded_rd[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      O => \decoded_rd[0]_i_3_n_0\
    );
\decoded_rd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \decoded_rs1[4]_i_3_n_0\,
      I1 => \decoded_rd[0]_i_8_n_0\,
      I2 => p_22_in,
      I3 => instr_jalr_i_3_n_0,
      I4 => instr_jalr_i_4_n_0,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \decoded_rd[0]_i_4_n_0\
    );
\decoded_rd[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCFFFF"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      I4 => instr_jal_i_4_n_0,
      O => \decoded_rd[0]_i_5_n_0\
    );
\decoded_rd[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \decoded_rd[0]_i_6_n_0\
    );
\decoded_rd[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500000000000000"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[10]_i_1_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \decoded_rs1[4]_i_3_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => instr_jal_i_4_n_0,
      O => \decoded_rd[0]_i_7_n_0\
    );
\decoded_rd[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFD000000FF0000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_26_n_0\,
      I1 => \decoded_rd[0]_i_9_n_0\,
      I2 => \mem_rdata_q[2]_i_1_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \decoded_rd[0]_i_8_n_0\
    );
\decoded_rd[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF545454FF54FF"
    )
        port map (
      I0 => \decoded_rd[0]_i_10_n_0\,
      I1 => \decoded_rd[0]_i_11_n_0\,
      I2 => \decoded_rd[0]_i_12_n_0\,
      I3 => \decoded_rd[0]_i_13_n_0\,
      I4 => \decoded_rd[0]_i_14_n_0\,
      I5 => \decoded_rd[0]_i_15_n_0\,
      O => \decoded_rd[0]_i_9_n_0\
    );
\decoded_rd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01C101FF31F131"
    )
        port map (
      I0 => \decoded_rd[1]_i_2_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[8]_i_3_n_0\,
      I4 => \decoded_rd[3]_i_3_n_0\,
      I5 => \decoded_rd[1]_i_3_n_0\,
      O => \decoded_rd[1]_i_1_n_0\
    );
\decoded_rd[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \decoded_rd[1]_i_2_n_0\
    );
\decoded_rd[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFFFFFBF8FFFFF"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_2_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[8]_i_3_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rd[1]_i_3_n_0\
    );
\decoded_rd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF05C005C005C"
    )
        port map (
      I0 => \decoded_rd[2]_i_2_n_0\,
      I1 => \decoded_rd[2]_i_3_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \decoded_rd[3]_i_3_n_0\,
      I5 => \mem_rdata_q[9]_i_4_n_0\,
      O => \decoded_rd[2]_i_1_n_0\
    );
\decoded_rd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFFFFF7F4FFFFF"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[9]_i_4_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rd[2]_i_2_n_0\
    );
\decoded_rd[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[4]_i_1_n_0\,
      O => \decoded_rd[2]_i_3_n_0\
    );
\decoded_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEA00"
    )
        port map (
      I0 => \decoded_rd[3]_i_2_n_0\,
      I1 => \decoded_rd[3]_i_3_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => compressed_instr_i_1_n_0,
      I4 => \mem_rdata_q[10]_i_1_n_0\,
      O => \decoded_rd[3]_i_1_n_0\
    );
\decoded_rd[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10001500"
    )
        port map (
      I0 => \decoded_rd[3]_i_4_n_0\,
      I1 => is_lb_lh_lw_lbu_lhu_i_2_n_0,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => p_22_in,
      I5 => \decoded_rd[3]_i_5_n_0\,
      O => \decoded_rd[3]_i_2_n_0\
    );
\decoded_rd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C04040CCC0000"
    )
        port map (
      I0 => \decoded_rd[3]_i_6_n_0\,
      I1 => instr_jal_i_4_n_0,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \decoded_rd[3]_i_7_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rd[3]_i_3_n_0\
    );
\decoded_rd[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \decoded_rd[3]_i_4_n_0\
    );
\decoded_rd[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0CAC2C0C0C2C2"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[10]_i_1_n_0\,
      O => \decoded_rd[3]_i_5_n_0\
    );
\decoded_rd[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[2]_i_1_n_0\,
      I2 => \mem_rdata_q[3]_i_1_n_0\,
      I3 => \mem_rdata_q[4]_i_1_n_0\,
      I4 => \mem_rdata_q[6]_i_2_n_0\,
      I5 => \mem_rdata_q[15]_i_2_n_0\,
      O => \decoded_rd[3]_i_6_n_0\
    );
\decoded_rd[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[10]_i_1_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      O => \decoded_rd[3]_i_7_n_0\
    );
\decoded_rd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F4400000F0000"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => is_alu_reg_imm_i_3_n_0,
      I2 => \decoded_rd[4]_i_2_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[11]_i_2_n_0\,
      O => \decoded_rd[4]_i_1_n_0\
    );
\decoded_rd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFFFFF7F4FFFFF"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rd[4]_i_2_n_0\
    );
\decoded_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rd[0]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[0]\,
      R => '0'
    );
\decoded_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rd[1]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[1]\,
      R => '0'
    );
\decoded_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rd[2]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[2]\,
      R => '0'
    );
\decoded_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rd[3]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[3]\,
      R => '0'
    );
\decoded_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rd[4]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[4]\,
      R => '0'
    );
\decoded_rs1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000555D"
    )
        port map (
      I0 => \decoded_rs1[0]_i_2_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \decoded_rs1[0]_i_3_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \decoded_rs1[0]_i_4_n_0\,
      O => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEFBFEFFFEFBFAF"
    )
        port map (
      I0 => \decoded_rd[3]_i_4_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => p_22_in,
      I4 => instr_jalr_i_4_n_0,
      I5 => instr_jalr_i_3_n_0,
      O => \decoded_rs1[0]_i_2_n_0\
    );
\decoded_rs1[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rs1[0]_i_3_n_0\
    );
\decoded_rs1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A300A000"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \decoded_rs1[2]_i_5_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      O => \decoded_rs1[0]_i_4_n_0\
    );
\decoded_rs1[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000555D"
    )
        port map (
      I0 => \decoded_rs1[0]_i_2_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \decoded_rs1[0]_i_3_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \decoded_rs1[0]_i_4_n_0\,
      O => \decoded_rs1[0]_rep_i_1_n_0\
    );
\decoded_rs1[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000555D"
    )
        port map (
      I0 => \decoded_rs1[0]_i_2_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \decoded_rs1[0]_i_3_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \decoded_rs1[0]_i_4_n_0\,
      O => \decoded_rs1[0]_rep_i_1__0_n_0\
    );
\decoded_rs1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => \decoded_rs1[1]_i_2_n_0\,
      I1 => \decoded_rs1[1]_i_3_n_0\,
      I2 => \decoded_rs1[1]_i_4_n_0\,
      I3 => \decoded_rs1[1]_i_5_n_0\,
      I4 => \decoded_rs1[2]_i_4_n_0\,
      I5 => \mem_rdata_q[8]_i_3_n_0\,
      O => \decoded_rs1[1]_i_1_n_0\
    );
\decoded_rs1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557555FD"
    )
        port map (
      I0 => is_sb_sh_sw_i_10_n_0,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[8]_i_3_n_0\,
      O => \decoded_rs1[1]_i_2_n_0\
    );
\decoded_rs1[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080008"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_3_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => instr_jalr_i_4_n_0,
      I3 => instr_jalr_i_3_n_0,
      I4 => p_22_in,
      O => \decoded_rs1[1]_i_3_n_0\
    );
\decoded_rs1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8898AABAFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[8]_i_3_n_0\,
      I3 => p_22_in,
      I4 => instr_jalr_i_4_n_0,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rs1[1]_i_4_n_0\
    );
\decoded_rs1[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F7FFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \decoded_rs1[1]_i_6_n_0\,
      I2 => instr_jal_i_4_n_0,
      I3 => p_22_in,
      I4 => instr_jalr_i_3_n_0,
      I5 => \decoded_imm_uj[16]_i_1_n_0\,
      O => \decoded_rs1[1]_i_5_n_0\
    );
\decoded_rs1[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      O => \decoded_rs1[1]_i_6_n_0\
    );
\decoded_rs1[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => \decoded_rs1[1]_i_2_n_0\,
      I1 => \decoded_rs1[1]_i_3_n_0\,
      I2 => \decoded_rs1[1]_i_4_n_0\,
      I3 => \decoded_rs1[1]_i_5_n_0\,
      I4 => \decoded_rs1[2]_i_4_n_0\,
      I5 => \mem_rdata_q[8]_i_3_n_0\,
      O => \decoded_rs1[1]_rep_i_1_n_0\
    );
\decoded_rs1[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => \decoded_rs1[1]_i_2_n_0\,
      I1 => \decoded_rs1[1]_i_3_n_0\,
      I2 => \decoded_rs1[1]_i_4_n_0\,
      I3 => \decoded_rs1[1]_i_5_n_0\,
      I4 => \decoded_rs1[2]_i_4_n_0\,
      I5 => \mem_rdata_q[8]_i_3_n_0\,
      O => \decoded_rs1[1]_rep_i_1__0_n_0\
    );
\decoded_rs1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D05FF05"
    )
        port map (
      I0 => \decoded_rs1[2]_i_2_n_0\,
      I1 => \decoded_rs1[2]_i_3_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[9]_i_4_n_0\,
      I4 => \decoded_rs1[2]_i_4_n_0\,
      I5 => \decoded_imm_uj[17]_i_1_n_0\,
      O => \decoded_rs1[2]_i_1_n_0\
    );
\decoded_rs1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEFBFEFFFEFAFEF"
    )
        port map (
      I0 => \decoded_rd[3]_i_4_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[9]_i_4_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => instr_jalr_i_4_n_0,
      I5 => instr_jalr_i_3_n_0,
      O => \decoded_rs1[2]_i_2_n_0\
    );
\decoded_rs1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \decoded_rs1[2]_i_3_n_0\
    );
\decoded_rs1[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \decoded_rs1[2]_i_5_n_0\,
      I1 => instr_jal_i_4_n_0,
      O => \decoded_rs1[2]_i_4_n_0\
    );
\decoded_rs1[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555BB3B3333"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => p_22_in,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rs1[2]_i_5_n_0\
    );
\decoded_rs1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000004C0"
    )
        port map (
      I0 => \decoded_rs1[3]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \decoded_rs1[3]_i_3_n_0\,
      O => \decoded_rs1[3]_i_1_n_0\
    );
\decoded_rs1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFE0FF"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => instr_jalr_i_4_n_0,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => p_22_in,
      O => \decoded_rs1[3]_i_2_n_0\
    );
\decoded_rs1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => \decoded_rs1[3]_i_4_n_0\,
      I2 => \mem_rdata_q[26]_i_7_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \decoded_imm_uj[18]_i_1_n_0\,
      O => \decoded_rs1[3]_i_3_n_0\
    );
\decoded_rs1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBAAAA00000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      I3 => \mem_rdata_q[11]_i_2_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \decoded_rs1[3]_i_4_n_0\
    );
\decoded_rs1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => instr_lui0,
      I2 => instr_retirq_i_5_n_0,
      I3 => instr_retirq_i_4_n_0,
      I4 => instr_retirq_i_3_n_0,
      I5 => instr_retirq_i_2_n_0,
      O => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(30),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \decoded_rs1[4]_i_10_n_0\
    );
\decoded_rs1[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(14),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => \decoded_rs1[4]_i_11_n_0\
    );
\decoded_rs1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50005C0050C05CC0"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_6_n_0\,
      I1 => \decoded_rs1[4]_i_3_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \decoded_rs1[4]_i_4_n_0\,
      I5 => \decoded_rs1[4]_i_5_n_0\,
      O => \decoded_rs1[4]_i_2_n_0\
    );
\decoded_rs1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F4F4F400F400"
    )
        port map (
      I0 => \decoded_rs1[4]_i_6_n_0\,
      I1 => \decoded_rs1[4]_i_7_n_0\,
      I2 => \decoded_rs1[4]_i_8_n_0\,
      I3 => \decoded_rs1[4]_i_9_n_0\,
      I4 => \decoded_rs1[4]_i_10_n_0\,
      I5 => \decoded_rs1[4]_i_11_n_0\,
      O => \decoded_rs1[4]_i_3_n_0\
    );
\decoded_rs1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      O => \decoded_rs1[4]_i_4_n_0\
    );
\decoded_rs1[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFE0FF"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => instr_jalr_i_4_n_0,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[11]_i_2_n_0\,
      I4 => p_22_in,
      O => \decoded_rs1[4]_i_5_n_0\
    );
\decoded_rs1[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(29),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \decoded_rs1[4]_i_6_n_0\
    );
\decoded_rs1[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(13),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => \decoded_rs1[4]_i_7_n_0\
    );
\decoded_rs1[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[13]\,
      O => \decoded_rs1[4]_i_8_n_0\
    );
\decoded_rs1[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[14]\,
      O => \decoded_rs1[4]_i_9_n_0\
    );
\decoded_rs1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA3000AAAA"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[5]\,
      I1 => instr_retirq_i_5_n_0,
      I2 => instr_retirq_i_4_n_0,
      I3 => instr_retirq_i_2_n_0,
      I4 => instr_lui0,
      I5 => compressed_instr_i_1_n_0,
      O => \decoded_rs1[5]_i_1_n_0\
    );
\decoded_rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[0]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[0]\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[0]_rep_i_1_n_0\,
      Q => \decoded_rs1_reg[0]_rep_n_0\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[0]_rep_i_1__0_n_0\,
      Q => \decoded_rs1_reg[0]_rep__0_n_0\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[1]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[1]\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[1]_rep_i_1_n_0\,
      Q => \decoded_rs1_reg[1]_rep_n_0\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[1]_rep_i_1__0_n_0\,
      Q => \decoded_rs1_reg[1]_rep__0_n_0\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[2]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[2]\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[3]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[3]\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs1[4]_i_2_n_0\,
      Q => \decoded_rs1_reg_n_0_[4]\,
      R => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \decoded_rs1[5]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[5]\,
      R => '0'
    );
\decoded_rs2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500005555"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_4_n_0\,
      I1 => \decoded_rs2[4]_i_2_n_0\,
      I2 => \decoded_rs2[2]_i_2_n_0\,
      I3 => \decoded_rs2[2]_i_3_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[2]_i_1_n_0\,
      O => \decoded_rs2[0]_i_1_n_0\
    );
\decoded_rs2[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500005555"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_4_n_0\,
      I1 => \decoded_rs2[4]_i_2_n_0\,
      I2 => \decoded_rs2[2]_i_2_n_0\,
      I3 => \decoded_rs2[2]_i_3_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[2]_i_1_n_0\,
      O => \decoded_rs2[0]_rep_i_1_n_0\
    );
\decoded_rs2[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500005555"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_4_n_0\,
      I1 => \decoded_rs2[4]_i_2_n_0\,
      I2 => \decoded_rs2[2]_i_2_n_0\,
      I3 => \decoded_rs2[2]_i_3_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[2]_i_1_n_0\,
      O => \decoded_rs2[0]_rep_i_1__0_n_0\
    );
\decoded_rs2[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500005555"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_4_n_0\,
      I1 => \decoded_rs2[4]_i_2_n_0\,
      I2 => \decoded_rs2[2]_i_2_n_0\,
      I3 => \decoded_rs2[2]_i_3_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[2]_i_1_n_0\,
      O => \decoded_rs2[0]_rep_i_1__1_n_0\
    );
\decoded_rs2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A3A3A3A3A3A303"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_rs2[4]_i_2_n_0\,
      I4 => \decoded_rs2[2]_i_2_n_0\,
      I5 => \decoded_rs2[2]_i_3_n_0\,
      O => \decoded_rs2[1]_i_1_n_0\
    );
\decoded_rs2[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A3A3A3A3A3A303"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_rs2[4]_i_2_n_0\,
      I4 => \decoded_rs2[2]_i_2_n_0\,
      I5 => \decoded_rs2[2]_i_3_n_0\,
      O => \decoded_rs2[1]_rep_i_1_n_0\
    );
\decoded_rs2[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A3A3A3A3A3A303"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_rs2[4]_i_2_n_0\,
      I4 => \decoded_rs2[2]_i_2_n_0\,
      I5 => \decoded_rs2[2]_i_3_n_0\,
      O => \decoded_rs2[1]_rep_i_1__0_n_0\
    );
\decoded_rs2[1]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A3A3A3A3A3A303"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_rs2[4]_i_2_n_0\,
      I4 => \decoded_rs2[2]_i_2_n_0\,
      I5 => \decoded_rs2[2]_i_3_n_0\,
      O => \decoded_rs2[1]_rep_i_1__1_n_0\
    );
\decoded_rs2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A3A3A3A3A3A303"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_1_n_0\,
      I1 => \mem_rdata_q[22]_i_5_n_0\,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_rs2[4]_i_2_n_0\,
      I4 => \decoded_rs2[2]_i_2_n_0\,
      I5 => \decoded_rs2[2]_i_3_n_0\,
      O => \decoded_rs2[2]_i_1_n_0\
    );
\decoded_rs2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => is_sb_sh_sw_i_9_n_0,
      I2 => \mem_rdata_q[31]_i_15_n_0\,
      O => \decoded_rs2[2]_i_2_n_0\
    );
\decoded_rs2[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[26]_i_7_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => p_22_in,
      O => \decoded_rs2[2]_i_3_n_0\
    );
\decoded_rs2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFFFEEEFEFF"
    )
        port map (
      I0 => \decoded_rs2[3]_i_2_n_0\,
      I1 => \decoded_rs2[3]_i_3_n_0\,
      I2 => \decoded_rs2[4]_i_2_n_0\,
      I3 => compressed_instr_i_1_n_0,
      I4 => \mem_rdata_q[23]_i_5_n_0\,
      I5 => \mem_rdata_q[15]_i_2_n_0\,
      O => \decoded_rs2[3]_i_1_n_0\
    );
\decoded_rs2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800880088008800"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_7_n_0\,
      I1 => is_alu_reg_reg_i_2_n_0,
      I2 => \mem_rdata_q[31]_i_15_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \decoded_rs2[3]_i_2_n_0\
    );
\decoded_rs2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[26]_i_7_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => p_22_in,
      O => \decoded_rs2[3]_i_3_n_0\
    );
\decoded_rs2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC555500005555"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_10_n_0\,
      I1 => \decoded_rs2[4]_i_2_n_0\,
      I2 => \decoded_rs2[4]_i_3_n_0\,
      I3 => is_alu_reg_reg_i_3_n_0,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[6]_i_2_n_0\,
      O => \decoded_rs2[4]_i_1_n_0\
    );
\decoded_rs2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808088"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_17_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      O => \decoded_rs2[4]_i_2_n_0\
    );
\decoded_rs2[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      O => \decoded_rs2[4]_i_3_n_0\
    );
\decoded_rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[0]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[0]\,
      R => '0'
    );
\decoded_rs2_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[0]_rep_i_1_n_0\,
      Q => \decoded_rs2_reg[0]_rep_n_0\,
      R => '0'
    );
\decoded_rs2_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[0]_rep_i_1__0_n_0\,
      Q => \decoded_rs2_reg[0]_rep__0_n_0\,
      R => '0'
    );
\decoded_rs2_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[0]_rep_i_1__1_n_0\,
      Q => \decoded_rs2_reg[0]_rep__1_n_0\,
      R => '0'
    );
\decoded_rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[1]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[1]\,
      R => '0'
    );
\decoded_rs2_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[1]_rep_i_1_n_0\,
      Q => \decoded_rs2_reg[1]_rep_n_0\,
      R => '0'
    );
\decoded_rs2_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[1]_rep_i_1__0_n_0\,
      Q => \decoded_rs2_reg[1]_rep__0_n_0\,
      R => '0'
    );
\decoded_rs2_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[1]_rep_i_1__1_n_0\,
      Q => \decoded_rs2_reg[1]_rep__1_n_0\,
      R => '0'
    );
\decoded_rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[2]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[2]\,
      R => '0'
    );
\decoded_rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[3]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[3]\,
      R => '0'
    );
\decoded_rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => \decoded_rs2[4]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[4]\,
      R => '0'
    );
decoder_pseudo_trigger_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \cpu_state_reg_n_0_[3]\,
      I2 => \cpu_state_reg_n_0_[7]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => decoder_pseudo_trigger_i_2_n_0,
      O => decoder_pseudo_trigger
    );
decoder_pseudo_trigger_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFFFFFEEE"
    )
        port map (
      I0 => mem_do_prefetch_reg_n_0,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => is_sb_sh_sw_i_4_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => is_sb_sh_sw_i_6_n_0,
      I5 => compressed_instr_i_1_n_0,
      O => decoder_pseudo_trigger_i_2_n_0
    );
decoder_pseudo_trigger_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_pseudo_trigger_reg_n_0,
      Q => decoder_pseudo_trigger_q,
      R => '0'
    );
decoder_pseudo_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_pseudo_trigger,
      Q => decoder_pseudo_trigger_reg_n_0,
      R => clear_prefetched_high_word2
    );
decoder_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E000E0"
    )
        port map (
      I0 => \cpu_state[7]_i_3_n_0\,
      I1 => instr_lui0,
      I2 => resetn,
      I3 => decoder_trigger_i_2_n_0,
      I4 => \cpu_state_reg_n_0_[0]\,
      I5 => \cpu_state_reg_n_0_[1]\,
      O => decoder_trigger_i_1_n_0
    );
decoder_trigger_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \alu_out_q[0]_i_3_n_0\,
      I1 => \cpu_state_reg_n_0_[3]\,
      I2 => is_beq_bne_blt_bge_bltu_bgeu,
      O => decoder_trigger_i_2_n_0
    );
decoder_trigger_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_trigger_reg_n_0,
      Q => decoder_trigger_q,
      R => '0'
    );
decoder_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_trigger_i_1_n_0,
      Q => decoder_trigger_reg_n_0,
      R => '0'
    );
do_waitirq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => do_waitirq_reg_n_0,
      I2 => instr_waitirq,
      I3 => do_waitirq_i_2_n_0,
      I4 => \irq_state[1]_i_2_n_0\,
      I5 => \cpu_state_reg_n_0_[6]\,
      O => do_waitirq
    );
do_waitirq_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(1),
      I1 => irq_pending(0),
      I2 => irq_pending(3),
      I3 => irq_pending(2),
      O => do_waitirq_i_10_n_0
    );
do_waitirq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => do_waitirq_i_3_n_0,
      I1 => do_waitirq_i_4_n_0,
      I2 => do_waitirq_i_5_n_0,
      I3 => do_waitirq_i_6_n_0,
      O => do_waitirq_i_2_n_0
    );
do_waitirq_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(24),
      I1 => irq_pending(25),
      I2 => irq_pending(26),
      I3 => irq_pending(27),
      I4 => do_waitirq_i_7_n_0,
      O => do_waitirq_i_3_n_0
    );
do_waitirq_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(21),
      I1 => irq_pending(22),
      I2 => irq_pending(20),
      I3 => irq_pending(23),
      I4 => do_waitirq_i_8_n_0,
      O => do_waitirq_i_4_n_0
    );
do_waitirq_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(8),
      I1 => irq_pending(11),
      I2 => irq_pending(9),
      I3 => irq_pending(10),
      I4 => do_waitirq_i_9_n_0,
      O => do_waitirq_i_5_n_0
    );
do_waitirq_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(4),
      I1 => irq_pending(7),
      I2 => irq_pending(5),
      I3 => irq_pending(6),
      I4 => do_waitirq_i_10_n_0,
      O => do_waitirq_i_6_n_0
    );
do_waitirq_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(30),
      I1 => irq_pending(29),
      I2 => irq_pending(31),
      I3 => irq_pending(28),
      O => do_waitirq_i_7_n_0
    );
do_waitirq_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(17),
      I1 => irq_pending(16),
      I2 => irq_pending(19),
      I3 => irq_pending(18),
      O => do_waitirq_i_8_n_0
    );
do_waitirq_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(13),
      I1 => irq_pending(12),
      I2 => irq_pending(15),
      I3 => irq_pending(14),
      O => do_waitirq_i_9_n_0
    );
do_waitirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => do_waitirq,
      Q => do_waitirq_reg_n_0,
      R => clear_prefetched_high_word2
    );
\eoi[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[0]\,
      O => \eoi[0]_i_1_n_0\
    );
\eoi[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(10),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[10]\,
      O => \eoi[10]_i_1_n_0\
    );
\eoi[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(11),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[11]\,
      O => \eoi[11]_i_1_n_0\
    );
\eoi[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(12),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[12]\,
      O => \eoi[12]_i_1_n_0\
    );
\eoi[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[13]\,
      O => \eoi[13]_i_1_n_0\
    );
\eoi[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(14),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[14]\,
      O => \eoi[14]_i_1_n_0\
    );
\eoi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(15),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[15]\,
      O => \eoi[15]_i_1_n_0\
    );
\eoi[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => irq_pending(16),
      I2 => \irq_mask_reg_n_0_[16]\,
      O => \eoi[16]_i_1_n_0\
    );
\eoi[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(17),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[17]\,
      O => \eoi[17]_i_1_n_0\
    );
\eoi[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(18),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[18]\,
      O => \eoi[18]_i_1_n_0\
    );
\eoi[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(19),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[19]\,
      O => \eoi[19]_i_1_n_0\
    );
\eoi[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(1),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[1]\,
      O => \eoi[1]_i_1_n_0\
    );
\eoi[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(20),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[20]\,
      O => \eoi[20]_i_1_n_0\
    );
\eoi[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(21),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[21]\,
      O => \eoi[21]_i_1_n_0\
    );
\eoi[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(22),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[22]\,
      O => \eoi[22]_i_1_n_0\
    );
\eoi[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(23),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[23]\,
      O => \eoi[23]_i_1_n_0\
    );
\eoi[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(24),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[24]\,
      O => \eoi[24]_i_1_n_0\
    );
\eoi[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[25]\,
      O => \eoi[25]_i_1_n_0\
    );
\eoi[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[26]\,
      O => \eoi[26]_i_1_n_0\
    );
\eoi[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(27),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[27]\,
      O => \eoi[27]_i_1_n_0\
    );
\eoi[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(28),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[28]\,
      O => \eoi[28]_i_1_n_0\
    );
\eoi[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(29),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[29]\,
      O => \eoi[29]_i_1_n_0\
    );
\eoi[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[2]\,
      O => \eoi[2]_i_1_n_0\
    );
\eoi[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(30),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[30]\,
      O => \eoi[30]_i_1_n_0\
    );
\eoi[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => latched_store_reg_n_0,
      I2 => latched_branch_reg_n_0,
      I3 => \eoi[31]_i_3_n_0\,
      I4 => instr_retirq,
      I5 => \cpu_state_reg[5]_rep_n_0\,
      O => \eoi[31]_i_1_n_0\
    );
\eoi[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[31]\,
      O => \eoi[31]_i_2_n_0\
    );
\eoi[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[1]\,
      O => \eoi[31]_i_3_n_0\
    );
\eoi[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(3),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[3]\,
      O => \eoi[3]_i_1_n_0\
    );
\eoi[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(4),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[4]\,
      O => \eoi[4]_i_1_n_0\
    );
\eoi[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[5]\,
      O => \eoi[5]_i_1_n_0\
    );
\eoi[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(6),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[6]\,
      O => \eoi[6]_i_1_n_0\
    );
\eoi[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(7),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[7]\,
      O => \eoi[7]_i_1_n_0\
    );
\eoi[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(8),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[8]\,
      O => \eoi[8]_i_1_n_0\
    );
\eoi[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(9),
      I1 => \cpu_state_reg_n_0_[6]\,
      I2 => \irq_mask_reg_n_0_[9]\,
      O => \eoi[9]_i_1_n_0\
    );
\eoi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[0]_i_1_n_0\,
      Q => eoi(0),
      R => clear_prefetched_high_word2
    );
\eoi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[10]_i_1_n_0\,
      Q => eoi(10),
      R => clear_prefetched_high_word2
    );
\eoi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[11]_i_1_n_0\,
      Q => eoi(11),
      R => clear_prefetched_high_word2
    );
\eoi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[12]_i_1_n_0\,
      Q => eoi(12),
      R => clear_prefetched_high_word2
    );
\eoi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[13]_i_1_n_0\,
      Q => eoi(13),
      R => clear_prefetched_high_word2
    );
\eoi_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[14]_i_1_n_0\,
      Q => eoi(14),
      R => clear_prefetched_high_word2
    );
\eoi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[15]_i_1_n_0\,
      Q => eoi(15),
      R => clear_prefetched_high_word2
    );
\eoi_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[16]_i_1_n_0\,
      Q => eoi(16),
      R => clear_prefetched_high_word2
    );
\eoi_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[17]_i_1_n_0\,
      Q => eoi(17),
      R => clear_prefetched_high_word2
    );
\eoi_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[18]_i_1_n_0\,
      Q => eoi(18),
      R => clear_prefetched_high_word2
    );
\eoi_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[19]_i_1_n_0\,
      Q => eoi(19),
      R => clear_prefetched_high_word2
    );
\eoi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[1]_i_1_n_0\,
      Q => eoi(1),
      R => clear_prefetched_high_word2
    );
\eoi_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[20]_i_1_n_0\,
      Q => eoi(20),
      R => clear_prefetched_high_word2
    );
\eoi_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[21]_i_1_n_0\,
      Q => eoi(21),
      R => clear_prefetched_high_word2
    );
\eoi_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[22]_i_1_n_0\,
      Q => eoi(22),
      R => clear_prefetched_high_word2
    );
\eoi_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[23]_i_1_n_0\,
      Q => eoi(23),
      R => clear_prefetched_high_word2
    );
\eoi_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[24]_i_1_n_0\,
      Q => eoi(24),
      R => clear_prefetched_high_word2
    );
\eoi_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[25]_i_1_n_0\,
      Q => eoi(25),
      R => clear_prefetched_high_word2
    );
\eoi_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[26]_i_1_n_0\,
      Q => eoi(26),
      R => clear_prefetched_high_word2
    );
\eoi_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[27]_i_1_n_0\,
      Q => eoi(27),
      R => clear_prefetched_high_word2
    );
\eoi_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[28]_i_1_n_0\,
      Q => eoi(28),
      R => clear_prefetched_high_word2
    );
\eoi_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[29]_i_1_n_0\,
      Q => eoi(29),
      R => clear_prefetched_high_word2
    );
\eoi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[2]_i_1_n_0\,
      Q => eoi(2),
      R => clear_prefetched_high_word2
    );
\eoi_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[30]_i_1_n_0\,
      Q => eoi(30),
      R => clear_prefetched_high_word2
    );
\eoi_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[31]_i_2_n_0\,
      Q => eoi(31),
      R => clear_prefetched_high_word2
    );
\eoi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[3]_i_1_n_0\,
      Q => eoi(3),
      R => clear_prefetched_high_word2
    );
\eoi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[4]_i_1_n_0\,
      Q => eoi(4),
      R => clear_prefetched_high_word2
    );
\eoi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[5]_i_1_n_0\,
      Q => eoi(5),
      R => clear_prefetched_high_word2
    );
\eoi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[6]_i_1_n_0\,
      Q => eoi(6),
      R => clear_prefetched_high_word2
    );
\eoi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[7]_i_1_n_0\,
      Q => eoi(7),
      R => clear_prefetched_high_word2
    );
\eoi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[8]_i_1_n_0\,
      Q => eoi(8),
      R => clear_prefetched_high_word2
    );
\eoi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[9]_i_1_n_0\,
      Q => eoi(9),
      R => clear_prefetched_high_word2
    );
insti_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(12),
      O => dbg_ascii_state(46)
    );
insti_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(12),
      O => dbg_ascii_state(45)
    );
insti_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(5),
      O => dbg_ascii_state(22)
    );
insti_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(40)
    );
insti_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(39)
    );
insti_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(31)
    );
insti_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(23)
    );
insti_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(15)
    );
insti_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(11)
    );
insti_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(7)
    );
insti_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(5),
      O => dbg_ascii_state(21)
    );
insti_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(10),
      O => dbg_ascii_state(19)
    );
insti_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(3),
      O => dbg_ascii_state(18)
    );
insti_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(2),
      O => dbg_ascii_state(16)
    );
insti_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(5),
      O => dbg_ascii_state(14)
    );
insti_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(5),
      O => dbg_ascii_state(13)
    );
insti_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(127)
    );
insti_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(126)
    );
insti_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(125)
    );
insti_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(12),
      O => dbg_ascii_state(43)
    );
insti_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(124)
    );
insti_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(123)
    );
insti_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(122)
    );
insti_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(121)
    );
insti_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(120)
    );
insti_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(119)
    );
insti_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(118)
    );
insti_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(117)
    );
insti_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(116)
    );
insti_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(115)
    );
insti_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(12),
      O => dbg_ascii_state(42)
    );
insti_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(114)
    );
insti_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(113)
    );
insti_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(112)
    );
insti_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(111)
    );
insti_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(110)
    );
insti_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(109)
    );
insti_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(108)
    );
insti_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(107)
    );
insti_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(106)
    );
insti_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(105)
    );
insti_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(37),
      O => dbg_ascii_state(38)
    );
insti_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(104)
    );
insti_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(103)
    );
insti_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(102)
    );
insti_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(101)
    );
insti_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(100)
    );
insti_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(99)
    );
insti_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(98)
    );
insti_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(97)
    );
insti_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(96)
    );
insti_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(95)
    );
insti_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(32),
      O => dbg_ascii_state(36)
    );
insti_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(94)
    );
insti_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(93)
    );
insti_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(92)
    );
insti_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(91)
    );
insti_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(90)
    );
insti_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(89)
    );
insti_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(88)
    );
insti_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(87)
    );
insti_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(86)
    );
insti_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(85)
    );
insti_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(5),
      O => dbg_ascii_state(30)
    );
insti_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(84)
    );
insti_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(83)
    );
insti_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(82)
    );
insti_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(81)
    );
insti_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(80)
    );
insti_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(79)
    );
insti_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(78)
    );
insti_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(77)
    );
insti_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(76)
    );
insti_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(75)
    );
insti_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(6),
      O => dbg_ascii_state(29)
    );
insti_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(74)
    );
insti_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(73)
    );
insti_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(72)
    );
insti_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(71)
    );
insti_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(70)
    );
insti_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(69)
    );
insti_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(68)
    );
insti_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(67)
    );
insti_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(66)
    );
insti_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(65)
    );
insti_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(8),
      O => dbg_ascii_state(26)
    );
insti_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(64)
    );
insti_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(63)
    );
insti_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(62)
    );
insti_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(61)
    );
insti_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(60)
    );
insti_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(59)
    );
insti_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(58)
    );
insti_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(57)
    );
insti_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(56)
    );
insti_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(55)
    );
insti_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_ascii_state(12),
      O => dbg_ascii_state(25)
    );
insti_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(54)
    );
insti_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(53)
    );
insti_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(52)
    );
insti_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(51)
    );
insti_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(50)
    );
insti_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(49)
    );
insti_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(48)
    );
insti_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(47)
    );
insti_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(44)
    );
insti_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbg_ascii_state(41)
    );
instr_add_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_add0
    );
instr_add_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_add0,
      Q => instr_add,
      R => clear_prefetched_high_word2
    );
instr_addi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_alu_reg_imm,
      O => instr_addi_i_1_n_0
    );
instr_addi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_addi_i_1_n_0,
      Q => instr_addi,
      R => clear_prefetched_high_word2
    );
instr_and_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => instr_and_i_2_n_0,
      O => instr_and0
    );
instr_and_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => is_slli_srli_srai_i_4_n_0,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      I4 => \mem_rdata_q_reg_n_0_[29]\,
      I5 => \mem_rdata_q_reg_n_0_[31]\,
      O => instr_and_i_2_n_0
    );
instr_and_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_and0,
      Q => instr_and,
      R => clear_prefetched_high_word2
    );
instr_andi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_alu_reg_imm,
      O => instr_andi_i_1_n_0
    );
instr_andi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_andi_i_1_n_0,
      Q => instr_andi,
      R => clear_prefetched_high_word2
    );
instr_auipc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_rdata_q[2]_i_1_n_0\,
      I2 => \mem_rdata_q[3]_i_1_n_0\,
      I3 => \mem_rdata_q[4]_i_1_n_0\,
      I4 => \mem_rdata_q[6]_i_2_n_0\,
      I5 => \mem_rdata_q[15]_i_2_n_0\,
      O => instr_auipc_i_1_n_0
    );
instr_auipc_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => instr_auipc_i_1_n_0,
      Q => instr_auipc,
      R => '0'
    );
instr_beq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_beq_bne_blt_bge_bltu_bgeu,
      O => instr_beq_i_1_n_0
    );
instr_beq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_beq_i_1_n_0,
      Q => instr_beq,
      R => clear_prefetched_high_word2
    );
instr_bge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_beq_bne_blt_bge_bltu_bgeu,
      O => instr_bge_i_1_n_0
    );
instr_bge_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bge_i_1_n_0,
      Q => instr_bge,
      R => clear_prefetched_high_word2
    );
instr_bgeu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_beq_bne_blt_bge_bltu_bgeu,
      O => instr_bgeu_i_1_n_0
    );
instr_bgeu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bgeu_i_1_n_0,
      Q => instr_bgeu,
      R => clear_prefetched_high_word2
    );
instr_blt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => is_beq_bne_blt_bge_bltu_bgeu,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_blt0
    );
instr_blt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_blt0,
      Q => instr_blt,
      R => clear_prefetched_high_word2
    );
instr_bltu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => is_beq_bne_blt_bge_bltu_bgeu,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_bltu0
    );
instr_bltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bltu0,
      Q => instr_bltu,
      R => clear_prefetched_high_word2
    );
instr_bne_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_beq_bne_blt_bge_bltu_bgeu,
      O => instr_bne_i_1_n_0
    );
instr_bne_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bne_i_1_n_0,
      Q => instr_bne,
      R => clear_prefetched_high_word2
    );
instr_getq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => is_slli_srli_srai_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      I4 => \mem_rdata_q_reg_n_0_[31]\,
      I5 => instr_timer_i_2_n_0,
      O => instr_getq0
    );
instr_getq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_getq0,
      Q => instr_getq,
      R => '0'
    );
instr_jal_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_rdata_q[2]_i_1_n_0\,
      I2 => instr_jal_i_2_n_0,
      I3 => \mem_rdata_q[3]_i_1_n_0\,
      I4 => \mem_rdata_q[4]_i_1_n_0\,
      I5 => instr_jal_i_3_n_0,
      O => instr_jal_i_1_n_0
    );
instr_jal_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      O => instr_jal_i_2_n_0
    );
instr_jal_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => instr_jal_i_3_n_0
    );
instr_jal_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500454545004500"
    )
        port map (
      I0 => compressed_instr_i_2_n_0,
      I1 => compressed_instr_i_3_n_0,
      I2 => compressed_instr_i_4_n_0,
      I3 => compressed_instr_i_5_n_0,
      I4 => compressed_instr_i_6_n_0,
      I5 => compressed_instr_i_7_n_0,
      O => instr_jal_i_4_n_0
    );
instr_jal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => instr_jal_i_1_n_0,
      Q => instr_jal,
      R => '0'
    );
instr_jalr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => instr_jalr_i_2_n_0,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => instr_jalr_i_3_n_0,
      I5 => instr_jalr_i_4_n_0,
      O => instr_jalr_i_1_n_0
    );
instr_jalr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => instr_jalr_i_5_n_0,
      I1 => p_22_in,
      I2 => \mem_rdata_q[3]_i_1_n_0\,
      I3 => \mem_rdata_q[4]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => instr_jalr_i_2_n_0
    );
instr_jalr_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \mem_rdata_q[15]_i_2_n_0\,
      I1 => \mem_rdata_q[6]_i_2_n_0\,
      I2 => \mem_rdata_q[4]_i_1_n_0\,
      I3 => \mem_rdata_q[3]_i_1_n_0\,
      I4 => \mem_rdata_q[2]_i_1_n_0\,
      O => instr_jalr_i_3_n_0
    );
instr_jalr_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_3_n_0\,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => \mem_rdata_q[9]_i_4_n_0\,
      O => instr_jalr_i_4_n_0
    );
instr_jalr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_rdata_q[2]_i_1_n_0\,
      I2 => \mem_rdata_q[15]_i_2_n_0\,
      I3 => \mem_rdata_q[6]_i_2_n_0\,
      O => instr_jalr_i_5_n_0
    );
instr_jalr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => instr_jalr_i_1_n_0,
      Q => instr_jalr,
      R => '0'
    );
instr_lb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => instr_lb_i_1_n_0
    );
instr_lb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lb_i_1_n_0,
      Q => instr_lb,
      R => '0'
    );
instr_lbu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_lbu0
    );
instr_lbu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lbu0,
      Q => instr_lbu,
      R => '0'
    );
instr_lh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => instr_lh_i_1_n_0
    );
instr_lh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lh_i_1_n_0,
      Q => instr_lh,
      R => '0'
    );
instr_lhu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => instr_lhu_i_1_n_0
    );
instr_lhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lhu_i_1_n_0,
      Q => instr_lhu,
      R => '0'
    );
instr_lui_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F000088000000"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => instr_lui_i_2_n_0,
      I2 => instr_lui_i_3_n_0,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => instr_lui_i_4_n_0,
      O => instr_lui_i_1_n_0
    );
instr_lui_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      I2 => \mem_rdata_q[4]_i_1_n_0\,
      I3 => \mem_rdata_q[3]_i_1_n_0\,
      O => instr_lui_i_2_n_0
    );
instr_lui_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_4_n_0\,
      I1 => \mem_rdata_q[10]_i_1_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[11]_i_2_n_0\,
      I4 => \mem_rdata_q[8]_i_3_n_0\,
      I5 => \mem_rdata_q[27]_i_7_n_0\,
      O => instr_lui_i_3_n_0
    );
instr_lui_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => instr_jalr_i_3_n_0,
      I2 => p_22_in,
      O => instr_lui_i_4_n_0
    );
instr_lui_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => instr_lui_i_1_n_0,
      Q => instr_lui,
      R => '0'
    );
instr_lw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_lw0
    );
instr_lw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lw0,
      Q => instr_lw,
      R => '0'
    );
instr_maskirq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => instr_timer_i_2_n_0,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      I4 => instr_timer_i_3_n_0,
      O => instr_maskirq0
    );
instr_maskirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_maskirq0,
      Q => instr_maskirq,
      R => '0'
    );
instr_or_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_or0
    );
instr_or_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_or0,
      Q => instr_or,
      R => clear_prefetched_high_word2
    );
instr_ori_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_ori0
    );
instr_ori_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_ori0,
      Q => instr_ori,
      R => clear_prefetched_high_word2
    );
instr_rdcycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => instr_rdcycle_i_2_n_0,
      I1 => instr_rdcycle_i_3_n_0,
      I2 => instr_rdcycle_i_4_n_0,
      I3 => instr_rdcycle_i_5_n_0,
      I4 => instr_rdcycleh_i_5_n_0,
      I5 => instr_rdcycleh_i_4_n_0,
      O => instr_rdcycle0
    );
instr_rdcycle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_rdcycle_i_2_n_0
    );
instr_rdcycle_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[15]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      O => instr_rdcycle_i_3_n_0
    );
instr_rdcycle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[17]\,
      I1 => \mem_rdata_q_reg_n_0_[18]\,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \mem_rdata_q_reg_n_0_[16]\,
      I4 => \mem_rdata_q_reg_n_0_[30]\,
      O => instr_rdcycle_i_4_n_0
    );
instr_rdcycle_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      O => instr_rdcycle_i_5_n_0
    );
instr_rdcycle_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdcycle0,
      Q => instr_rdcycle,
      R => '0'
    );
instr_rdcycleh_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => instr_rdcycleh_i_2_n_0,
      I1 => instr_rdcycleh_i_3_n_0,
      I2 => instr_rdcycleh_i_4_n_0,
      I3 => instr_rdcycleh_i_5_n_0,
      I4 => instr_rdcycleh_i_6_n_0,
      O => instr_rdcycleh0
    );
instr_rdcycleh_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[27]\,
      I1 => instr_rdcycleh_i_7_n_0,
      I2 => \mem_rdata_q_reg_n_0_[18]\,
      I3 => \mem_rdata_q_reg_n_0_[17]\,
      I4 => \mem_rdata_q_reg_n_0_[31]\,
      I5 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_rdcycleh_i_2_n_0
    );
instr_rdcycleh_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[26]\,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => \mem_rdata_q_reg_n_0_[24]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_rdcycleh_i_3_n_0
    );
instr_rdcycleh_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[5]\,
      I1 => \mem_rdata_q_reg_n_0_[3]\,
      I2 => \mem_rdata_q_reg_n_0_[6]\,
      I3 => \mem_rdata_q_reg_n_0_[2]\,
      I4 => \mem_rdata_q_reg_n_0_[4]\,
      I5 => instr_timer_i_4_n_0,
      O => instr_rdcycleh_i_4_n_0
    );
instr_rdcycleh_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => \mem_rdata_q_reg_n_0_[22]\,
      I2 => \mem_rdata_q_reg_n_0_[23]\,
      I3 => \mem_rdata_q_reg_n_0_[19]\,
      O => instr_rdcycleh_i_5_n_0
    );
instr_rdcycleh_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      I3 => \mem_rdata_q_reg_n_0_[15]\,
      O => instr_rdcycleh_i_6_n_0
    );
instr_rdcycleh_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[16]\,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      O => instr_rdcycleh_i_7_n_0
    );
instr_rdcycleh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdcycleh0,
      Q => instr_rdcycleh,
      R => '0'
    );
instr_rdinstr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => instr_rdinstrh_i_2_n_0,
      I1 => instr_rdinstr_i_2_n_0,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      I4 => \mem_rdata_q_reg_n_0_[29]\,
      I5 => \mem_rdata_q_reg_n_0_[15]\,
      O => instr_rdinstr0
    );
instr_rdinstr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => instr_rdcycle_i_5_n_0,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => \mem_rdata_q_reg_n_0_[17]\,
      I3 => \mem_rdata_q_reg_n_0_[21]\,
      I4 => \mem_rdata_q_reg_n_0_[14]\,
      I5 => instr_rdinstrh_i_5_n_0,
      O => instr_rdinstr_i_2_n_0
    );
instr_rdinstr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdinstr0,
      Q => instr_rdinstr,
      R => '0'
    );
instr_rdinstrh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => instr_rdinstrh_i_2_n_0,
      I1 => instr_rdinstrh_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[20]\,
      I4 => instr_rdinstrh_i_4_n_0,
      I5 => instr_rdinstrh_i_5_n_0,
      O => instr_rdinstrh0
    );
instr_rdinstrh_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => instr_rdcycleh_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[19]\,
      I2 => \mem_rdata_q_reg_n_0_[23]\,
      I3 => \mem_rdata_q_reg_n_0_[22]\,
      I4 => \mem_rdata_q_reg_n_0_[18]\,
      O => instr_rdinstrh_i_2_n_0
    );
instr_rdinstrh_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => instr_rdcycleh_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[15]\,
      I2 => \mem_rdata_q_reg_n_0_[17]\,
      I3 => \mem_rdata_q_reg_n_0_[21]\,
      I4 => \mem_rdata_q_reg_n_0_[27]\,
      O => instr_rdinstrh_i_3_n_0
    );
instr_rdinstrh_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      O => instr_rdinstrh_i_4_n_0
    );
instr_rdinstrh_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q_reg_n_0_[16]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      O => instr_rdinstrh_i_5_n_0
    );
instr_rdinstrh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdinstrh0,
      Q => instr_rdinstrh,
      R => '0'
    );
instr_retirq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_retirq_i_2_n_0,
      I1 => instr_retirq_i_3_n_0,
      I2 => instr_retirq_i_4_n_0,
      I3 => instr_retirq_i_5_n_0,
      O => instr_retirq0
    );
instr_retirq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => is_sb_sh_sw_i_8_n_0,
      I1 => \mem_rdata_q[6]_i_2_n_0\,
      I2 => \mem_rdata_q[15]_i_2_n_0\,
      I3 => \mem_rdata_q[25]_i_6_n_0\,
      I4 => \mem_rdata_q[3]_i_1_n_0\,
      I5 => \mem_rdata_q[4]_i_1_n_0\,
      O => instr_retirq_i_2_n_0
    );
instr_retirq_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[10]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(10),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[10]_i_3_n_0\,
      O => instr_retirq_i_3_n_0
    );
instr_retirq_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF470047FF47FF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[11]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(11),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[11]_i_4_n_0\,
      O => instr_retirq_i_4_n_0
    );
instr_retirq_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_6_n_0\,
      I1 => \mem_rdata_q[28]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_13_n_0\,
      I3 => \mem_rdata_q[30]_i_2_n_0\,
      O => instr_retirq_i_5_n_0
    );
instr_retirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => instr_retirq0,
      Q => instr_retirq,
      R => '0'
    );
instr_sb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_sb_sh_sw,
      O => instr_sb_i_1_n_0
    );
instr_sb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sb_i_1_n_0,
      Q => instr_sb,
      R => '0'
    );
instr_setq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => instr_timer_i_2_n_0,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      I3 => instr_timer_i_3_n_0,
      I4 => \mem_rdata_q_reg_n_0_[27]\,
      O => instr_setq0
    );
instr_setq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_setq0,
      Q => instr_setq,
      R => '0'
    );
instr_sh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_sb_sh_sw,
      O => instr_sh_i_1_n_0
    );
instr_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sh_i_1_n_0,
      Q => instr_sh,
      R => '0'
    );
instr_sll_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_sll0
    );
instr_sll_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sll0,
      Q => instr_sll,
      R => clear_prefetched_high_word2
    );
instr_slli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => instr_srli_i_2_n_0,
      I4 => is_alu_reg_imm,
      O => instr_slli0
    );
instr_slli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_slli0,
      Q => instr_slli,
      R => '0'
    );
instr_slt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_slt0
    );
instr_slt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_slt0,
      Q => instr_slt,
      R => clear_prefetched_high_word2
    );
instr_slti_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_slti0
    );
instr_slti_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_slti0,
      Q => instr_slti,
      R => clear_prefetched_high_word2
    );
instr_sltiu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_sltiu0
    );
instr_sltiu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sltiu0,
      Q => instr_sltiu,
      R => clear_prefetched_high_word2
    );
instr_sltu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_sltu0
    );
instr_sltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sltu0,
      Q => instr_sltu,
      R => clear_prefetched_high_word2
    );
instr_sra_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => instr_sra_i_2_n_0,
      O => instr_sra0
    );
instr_sra_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => is_slli_srli_srai_i_4_n_0,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      I4 => \mem_rdata_q_reg_n_0_[29]\,
      I5 => \mem_rdata_q_reg_n_0_[31]\,
      O => instr_sra_i_2_n_0
    );
instr_sra_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sra0,
      Q => instr_sra,
      R => clear_prefetched_high_word2
    );
instr_srai_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => instr_srai_i_2_n_0,
      I1 => is_alu_reg_imm,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      I4 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_srai0
    );
instr_srai_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      I4 => is_slli_srli_srai_i_4_n_0,
      O => instr_srai_i_2_n_0
    );
instr_srai_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_srai0,
      Q => instr_srai,
      R => '0'
    );
instr_srl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_srl0
    );
instr_srl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_srl0,
      Q => instr_srl,
      R => clear_prefetched_high_word2
    );
instr_srli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => instr_srli_i_2_n_0,
      I4 => is_alu_reg_imm,
      O => instr_srli0
    );
instr_srli_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      I4 => is_slli_srli_srai_i_4_n_0,
      O => instr_srli_i_2_n_0
    );
instr_srli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_srli0,
      Q => instr_srli,
      R => '0'
    );
instr_sub_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => instr_sra_i_2_n_0,
      O => instr_sub0
    );
instr_sub_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sub0,
      Q => instr_sub,
      R => clear_prefetched_high_word2
    );
instr_sw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_sw0
    );
instr_sw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sw0,
      Q => instr_sw,
      R => '0'
    );
instr_timer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => instr_timer_i_2_n_0,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      I4 => instr_timer_i_3_n_0,
      O => instr_timer0
    );
instr_timer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[5]\,
      I1 => \mem_rdata_q_reg_n_0_[3]\,
      I2 => \mem_rdata_q_reg_n_0_[4]\,
      I3 => \mem_rdata_q_reg_n_0_[2]\,
      I4 => \mem_rdata_q_reg_n_0_[6]\,
      I5 => instr_timer_i_4_n_0,
      O => instr_timer_i_2_n_0
    );
instr_timer_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      O => instr_timer_i_3_n_0
    );
instr_timer_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[1]\,
      I1 => \mem_rdata_q_reg_n_0_[0]\,
      O => instr_timer_i_4_n_0
    );
instr_timer_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_timer0,
      Q => instr_timer,
      R => '0'
    );
instr_waitirq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_retirq_i_2_n_0,
      I1 => instr_retirq_i_4_n_0,
      I2 => instr_retirq_i_3_n_0,
      I3 => instr_retirq_i_5_n_0,
      O => instr_waitirq0
    );
instr_waitirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => instr_waitirq0,
      Q => instr_waitirq,
      R => '0'
    );
instr_xor_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_xor0
    );
instr_xor_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_xor0,
      Q => instr_xor,
      R => clear_prefetched_high_word2
    );
instr_xori_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_xori0
    );
instr_xori_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_xori0,
      Q => instr_xori,
      R => clear_prefetched_high_word2
    );
irq_active_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F080"
    )
        port map (
      I0 => instr_retirq,
      I1 => \cpu_state_reg[5]_rep_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_pc[31]_i_3_n_0\,
      I4 => irq_active_reg_n_0,
      O => irq_active_i_1_n_0
    );
irq_active_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => irq_active_i_1_n_0,
      Q => irq_active_reg_n_0,
      R => clear_prefetched_high_word2
    );
irq_delay_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => irq_active_reg_n_0,
      I1 => \count_instr[0]_i_1_n_0\,
      I2 => irq_delay_reg_n_0,
      O => irq_delay_i_1_n_0
    );
irq_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => irq_delay_i_1_n_0,
      Q => irq_delay_reg_n_0,
      R => clear_prefetched_high_word2
    );
\irq_mask[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040454040454545"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[0]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[5]\,
      I3 => \decoded_rs1_reg_n_0_[4]\,
      I4 => \irq_mask[0]_i_3_n_0\,
      I5 => \irq_mask[0]_i_4_n_0\,
      O => \irq_mask[0]_i_1_n_0\
    );
\irq_mask[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(0),
      I1 => \cpuregs_reg[10]_9\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(0),
      O => \irq_mask[0]_i_10_n_0\
    );
\irq_mask[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(0),
      I1 => \cpuregs_reg[6]_5\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(0),
      O => \irq_mask[0]_i_11_n_0\
    );
\irq_mask[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(0),
      I1 => \cpuregs_reg[2]_1\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(0),
      O => \irq_mask[0]_i_12_n_0\
    );
\irq_mask[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(0),
      I1 => \cpuregs_reg[34]_33\(0),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(0),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(0),
      O => \irq_mask[0]_i_2_n_0\
    );
\irq_mask[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[0]_i_5_n_0\,
      I1 => \irq_mask[0]_i_6_n_0\,
      I2 => \irq_mask[0]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[0]_i_8_n_0\,
      O => \irq_mask[0]_i_3_n_0\
    );
\irq_mask[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[0]_i_9_n_0\,
      I1 => \irq_mask[0]_i_10_n_0\,
      I2 => \irq_mask[0]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[0]_i_12_n_0\,
      O => \irq_mask[0]_i_4_n_0\
    );
\irq_mask[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(0),
      I1 => \cpuregs_reg[30]_29\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(0),
      O => \irq_mask[0]_i_5_n_0\
    );
\irq_mask[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(0),
      I1 => \cpuregs_reg[26]_25\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(0),
      O => \irq_mask[0]_i_6_n_0\
    );
\irq_mask[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(0),
      I1 => \cpuregs_reg[22]_21\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(0),
      O => \irq_mask[0]_i_7_n_0\
    );
\irq_mask[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(0),
      I1 => \cpuregs_reg[18]_17\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(0),
      O => \irq_mask[0]_i_8_n_0\
    );
\irq_mask[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(0),
      I1 => \cpuregs_reg[14]_13\(0),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(0),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(0),
      O => \irq_mask[0]_i_9_n_0\
    );
\irq_mask[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510001055150015"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[10]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[10]_i_3_n_0\,
      I5 => \irq_mask[10]_i_4_n_0\,
      O => \irq_mask[10]_i_1_n_0\
    );
\irq_mask[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(10),
      I1 => \cpuregs_reg[10]_9\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(10),
      O => \irq_mask[10]_i_10_n_0\
    );
\irq_mask[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(10),
      I1 => \cpuregs_reg[6]_5\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(10),
      O => \irq_mask[10]_i_11_n_0\
    );
\irq_mask[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(10),
      I1 => \cpuregs_reg[2]_1\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(10),
      O => \irq_mask[10]_i_12_n_0\
    );
\irq_mask[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[10]_i_5_n_0\,
      I1 => \irq_mask[10]_i_6_n_0\,
      I2 => \irq_mask[10]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[10]_i_8_n_0\,
      O => \irq_mask[10]_i_2_n_0\
    );
\irq_mask[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(10),
      I1 => \cpuregs_reg[34]_33\(10),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(10),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(10),
      O => \irq_mask[10]_i_3_n_0\
    );
\irq_mask[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[10]_i_9_n_0\,
      I1 => \irq_mask[10]_i_10_n_0\,
      I2 => \irq_mask[10]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[10]_i_12_n_0\,
      O => \irq_mask[10]_i_4_n_0\
    );
\irq_mask[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(10),
      I1 => \cpuregs_reg[30]_29\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(10),
      O => \irq_mask[10]_i_5_n_0\
    );
\irq_mask[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(10),
      I1 => \cpuregs_reg[26]_25\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(10),
      O => \irq_mask[10]_i_6_n_0\
    );
\irq_mask[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(10),
      I1 => \cpuregs_reg[22]_21\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(10),
      O => \irq_mask[10]_i_7_n_0\
    );
\irq_mask[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(10),
      I1 => \cpuregs_reg[18]_17\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(10),
      O => \irq_mask[10]_i_8_n_0\
    );
\irq_mask[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(10),
      I1 => \cpuregs_reg[14]_13\(10),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(10),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(10),
      O => \irq_mask[10]_i_9_n_0\
    );
\irq_mask[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFB8B8"
    )
        port map (
      I0 => \irq_mask_reg[11]_i_2_n_0\,
      I1 => \decoded_rs1_reg_n_0_[4]\,
      I2 => \irq_mask_reg[11]_i_3_n_0\,
      I3 => \irq_mask[11]_i_4_n_0\,
      I4 => \decoded_rs1_reg_n_0_[5]\,
      I5 => \irq_mask[31]_i_3_n_0\,
      O => \irq_mask[11]_i_1_n_0\
    );
\irq_mask[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(11),
      I1 => \cpuregs_reg[22]_21\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(11),
      O => \irq_mask[11]_i_10_n_0\
    );
\irq_mask[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(11),
      I1 => \cpuregs_reg[26]_25\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(11),
      O => \irq_mask[11]_i_11_n_0\
    );
\irq_mask[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(11),
      I1 => \cpuregs_reg[30]_29\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(11),
      O => \irq_mask[11]_i_12_n_0\
    );
\irq_mask[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(11),
      I1 => \cpuregs_reg[2]_1\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(11),
      O => \irq_mask[11]_i_13_n_0\
    );
\irq_mask[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(11),
      I1 => \cpuregs_reg[6]_5\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(11),
      O => \irq_mask[11]_i_14_n_0\
    );
\irq_mask[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(11),
      I1 => \cpuregs_reg[10]_9\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(11),
      O => \irq_mask[11]_i_15_n_0\
    );
\irq_mask[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(11),
      I1 => \cpuregs_reg[14]_13\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(11),
      O => \irq_mask[11]_i_16_n_0\
    );
\irq_mask[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(11),
      I1 => \cpuregs_reg[34]_33\(11),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(11),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(11),
      O => \irq_mask[11]_i_4_n_0\
    );
\irq_mask[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(11),
      I1 => \cpuregs_reg[18]_17\(11),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(11),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(11),
      O => \irq_mask[11]_i_9_n_0\
    );
\irq_mask[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[12]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[12]_i_3_n_0\,
      I5 => \irq_mask[12]_i_4_n_0\,
      O => \irq_mask[12]_i_1_n_0\
    );
\irq_mask[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(12),
      I1 => \cpuregs_reg[26]_25\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(12),
      O => \irq_mask[12]_i_10_n_0\
    );
\irq_mask[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(12),
      I1 => \cpuregs_reg[22]_21\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(12),
      O => \irq_mask[12]_i_11_n_0\
    );
\irq_mask[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(12),
      I1 => \cpuregs_reg[18]_17\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(12),
      O => \irq_mask[12]_i_12_n_0\
    );
\irq_mask[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[12]_i_5_n_0\,
      I1 => \irq_mask[12]_i_6_n_0\,
      I2 => \irq_mask[12]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[12]_i_8_n_0\,
      O => \irq_mask[12]_i_2_n_0\
    );
\irq_mask[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(12),
      I1 => \cpuregs_reg[34]_33\(12),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(12),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(12),
      O => \irq_mask[12]_i_3_n_0\
    );
\irq_mask[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[12]_i_9_n_0\,
      I1 => \irq_mask[12]_i_10_n_0\,
      I2 => \irq_mask[12]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[12]_i_12_n_0\,
      O => \irq_mask[12]_i_4_n_0\
    );
\irq_mask[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(12),
      I1 => \cpuregs_reg[14]_13\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(12),
      O => \irq_mask[12]_i_5_n_0\
    );
\irq_mask[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(12),
      I1 => \cpuregs_reg[10]_9\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(12),
      O => \irq_mask[12]_i_6_n_0\
    );
\irq_mask[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(12),
      I1 => \cpuregs_reg[6]_5\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(12),
      O => \irq_mask[12]_i_7_n_0\
    );
\irq_mask[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(12),
      I1 => \cpuregs_reg[2]_1\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(12),
      O => \irq_mask[12]_i_8_n_0\
    );
\irq_mask[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(12),
      I1 => \cpuregs_reg[30]_29\(12),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(12),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(12),
      O => \irq_mask[12]_i_9_n_0\
    );
\irq_mask[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[13]_i_2_n_0\,
      I2 => \irq_mask[13]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[13]_i_4_n_0\,
      O => \irq_mask[13]_i_1_n_0\
    );
\irq_mask[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(13),
      I1 => \cpuregs_reg[10]_9\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(13),
      O => \irq_mask[13]_i_10_n_0\
    );
\irq_mask[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(13),
      I1 => \cpuregs_reg[6]_5\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(13),
      O => \irq_mask[13]_i_11_n_0\
    );
\irq_mask[13]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(13),
      I1 => \cpuregs_reg[2]_1\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(13),
      O => \irq_mask[13]_i_12_n_0\
    );
\irq_mask[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(13),
      I1 => \cpuregs_reg[34]_33\(13),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(13),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(13),
      O => \irq_mask[13]_i_2_n_0\
    );
\irq_mask[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[13]_i_5_n_0\,
      I1 => \irq_mask[13]_i_6_n_0\,
      I2 => \irq_mask[13]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[13]_i_8_n_0\,
      O => \irq_mask[13]_i_3_n_0\
    );
\irq_mask[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[13]_i_9_n_0\,
      I1 => \irq_mask[13]_i_10_n_0\,
      I2 => \irq_mask[13]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[13]_i_12_n_0\,
      O => \irq_mask[13]_i_4_n_0\
    );
\irq_mask[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(13),
      I1 => \cpuregs_reg[30]_29\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(13),
      O => \irq_mask[13]_i_5_n_0\
    );
\irq_mask[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(13),
      I1 => \cpuregs_reg[26]_25\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(13),
      O => \irq_mask[13]_i_6_n_0\
    );
\irq_mask[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(13),
      I1 => \cpuregs_reg[22]_21\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(13),
      O => \irq_mask[13]_i_7_n_0\
    );
\irq_mask[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(13),
      I1 => \cpuregs_reg[18]_17\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(13),
      O => \irq_mask[13]_i_8_n_0\
    );
\irq_mask[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(13),
      I1 => \cpuregs_reg[14]_13\(13),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(13),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(13),
      O => \irq_mask[13]_i_9_n_0\
    );
\irq_mask[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[14]_i_2_n_0\,
      I2 => \irq_mask[14]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[14]_i_4_n_0\,
      O => \irq_mask[14]_i_1_n_0\
    );
\irq_mask[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(14),
      I1 => \cpuregs_reg[10]_9\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(14),
      O => \irq_mask[14]_i_10_n_0\
    );
\irq_mask[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(14),
      I1 => \cpuregs_reg[6]_5\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(14),
      O => \irq_mask[14]_i_11_n_0\
    );
\irq_mask[14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(14),
      I1 => \cpuregs_reg[2]_1\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(14),
      O => \irq_mask[14]_i_12_n_0\
    );
\irq_mask[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(14),
      I1 => \cpuregs_reg[34]_33\(14),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(14),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(14),
      O => \irq_mask[14]_i_2_n_0\
    );
\irq_mask[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[14]_i_5_n_0\,
      I1 => \irq_mask[14]_i_6_n_0\,
      I2 => \irq_mask[14]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[14]_i_8_n_0\,
      O => \irq_mask[14]_i_3_n_0\
    );
\irq_mask[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[14]_i_9_n_0\,
      I1 => \irq_mask[14]_i_10_n_0\,
      I2 => \irq_mask[14]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[14]_i_12_n_0\,
      O => \irq_mask[14]_i_4_n_0\
    );
\irq_mask[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(14),
      I1 => \cpuregs_reg[30]_29\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(14),
      O => \irq_mask[14]_i_5_n_0\
    );
\irq_mask[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(14),
      I1 => \cpuregs_reg[26]_25\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(14),
      O => \irq_mask[14]_i_6_n_0\
    );
\irq_mask[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(14),
      I1 => \cpuregs_reg[22]_21\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(14),
      O => \irq_mask[14]_i_7_n_0\
    );
\irq_mask[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(14),
      I1 => \cpuregs_reg[18]_17\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(14),
      O => \irq_mask[14]_i_8_n_0\
    );
\irq_mask[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(14),
      I1 => \cpuregs_reg[14]_13\(14),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(14),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(14),
      O => \irq_mask[14]_i_9_n_0\
    );
\irq_mask[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[15]_i_2_n_0\,
      I2 => \irq_mask[15]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[15]_i_4_n_0\,
      O => \irq_mask[15]_i_1_n_0\
    );
\irq_mask[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(15),
      I1 => \cpuregs_reg[10]_9\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(15),
      O => \irq_mask[15]_i_10_n_0\
    );
\irq_mask[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(15),
      I1 => \cpuregs_reg[6]_5\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(15),
      O => \irq_mask[15]_i_11_n_0\
    );
\irq_mask[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(15),
      I1 => \cpuregs_reg[2]_1\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(15),
      O => \irq_mask[15]_i_12_n_0\
    );
\irq_mask[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(15),
      I1 => \cpuregs_reg[34]_33\(15),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(15),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(15),
      O => \irq_mask[15]_i_2_n_0\
    );
\irq_mask[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[15]_i_5_n_0\,
      I1 => \irq_mask[15]_i_6_n_0\,
      I2 => \irq_mask[15]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[15]_i_8_n_0\,
      O => \irq_mask[15]_i_3_n_0\
    );
\irq_mask[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[15]_i_9_n_0\,
      I1 => \irq_mask[15]_i_10_n_0\,
      I2 => \irq_mask[15]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[15]_i_12_n_0\,
      O => \irq_mask[15]_i_4_n_0\
    );
\irq_mask[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(15),
      I1 => \cpuregs_reg[30]_29\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(15),
      O => \irq_mask[15]_i_5_n_0\
    );
\irq_mask[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(15),
      I1 => \cpuregs_reg[26]_25\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(15),
      O => \irq_mask[15]_i_6_n_0\
    );
\irq_mask[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(15),
      I1 => \cpuregs_reg[22]_21\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(15),
      O => \irq_mask[15]_i_7_n_0\
    );
\irq_mask[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(15),
      I1 => \cpuregs_reg[18]_17\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(15),
      O => \irq_mask[15]_i_8_n_0\
    );
\irq_mask[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(15),
      I1 => \cpuregs_reg[14]_13\(15),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(15),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(15),
      O => \irq_mask[15]_i_9_n_0\
    );
\irq_mask[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[16]_i_2_n_0\,
      I2 => \irq_mask[16]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[16]_i_4_n_0\,
      O => \irq_mask[16]_i_1_n_0\
    );
\irq_mask[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(16),
      I1 => \cpuregs_reg[10]_9\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(16),
      O => \irq_mask[16]_i_10_n_0\
    );
\irq_mask[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(16),
      I1 => \cpuregs_reg[6]_5\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(16),
      O => \irq_mask[16]_i_11_n_0\
    );
\irq_mask[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(16),
      I1 => \cpuregs_reg[2]_1\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(16),
      O => \irq_mask[16]_i_12_n_0\
    );
\irq_mask[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(16),
      I1 => \cpuregs_reg[34]_33\(16),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(16),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(16),
      O => \irq_mask[16]_i_2_n_0\
    );
\irq_mask[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[16]_i_5_n_0\,
      I1 => \irq_mask[16]_i_6_n_0\,
      I2 => \irq_mask[16]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[16]_i_8_n_0\,
      O => \irq_mask[16]_i_3_n_0\
    );
\irq_mask[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[16]_i_9_n_0\,
      I1 => \irq_mask[16]_i_10_n_0\,
      I2 => \irq_mask[16]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[16]_i_12_n_0\,
      O => \irq_mask[16]_i_4_n_0\
    );
\irq_mask[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(16),
      I1 => \cpuregs_reg[30]_29\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(16),
      O => \irq_mask[16]_i_5_n_0\
    );
\irq_mask[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(16),
      I1 => \cpuregs_reg[26]_25\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(16),
      O => \irq_mask[16]_i_6_n_0\
    );
\irq_mask[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(16),
      I1 => \cpuregs_reg[22]_21\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(16),
      O => \irq_mask[16]_i_7_n_0\
    );
\irq_mask[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(16),
      I1 => \cpuregs_reg[18]_17\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(16),
      O => \irq_mask[16]_i_8_n_0\
    );
\irq_mask[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(16),
      I1 => \cpuregs_reg[14]_13\(16),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(16),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(16),
      O => \irq_mask[16]_i_9_n_0\
    );
\irq_mask[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[17]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[17]_i_3_n_0\,
      I5 => \irq_mask[17]_i_4_n_0\,
      O => \irq_mask[17]_i_1_n_0\
    );
\irq_mask[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(17),
      I1 => \cpuregs_reg[26]_25\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(17),
      O => \irq_mask[17]_i_10_n_0\
    );
\irq_mask[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(17),
      I1 => \cpuregs_reg[22]_21\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(17),
      O => \irq_mask[17]_i_11_n_0\
    );
\irq_mask[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(17),
      I1 => \cpuregs_reg[18]_17\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(17),
      O => \irq_mask[17]_i_12_n_0\
    );
\irq_mask[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[17]_i_5_n_0\,
      I1 => \irq_mask[17]_i_6_n_0\,
      I2 => \irq_mask[17]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[17]_i_8_n_0\,
      O => \irq_mask[17]_i_2_n_0\
    );
\irq_mask[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(17),
      I1 => \cpuregs_reg[34]_33\(17),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(17),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(17),
      O => \irq_mask[17]_i_3_n_0\
    );
\irq_mask[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[17]_i_9_n_0\,
      I1 => \irq_mask[17]_i_10_n_0\,
      I2 => \irq_mask[17]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[17]_i_12_n_0\,
      O => \irq_mask[17]_i_4_n_0\
    );
\irq_mask[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(17),
      I1 => \cpuregs_reg[14]_13\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(17),
      O => \irq_mask[17]_i_5_n_0\
    );
\irq_mask[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(17),
      I1 => \cpuregs_reg[10]_9\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(17),
      O => \irq_mask[17]_i_6_n_0\
    );
\irq_mask[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(17),
      I1 => \cpuregs_reg[6]_5\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(17),
      O => \irq_mask[17]_i_7_n_0\
    );
\irq_mask[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(17),
      I1 => \cpuregs_reg[2]_1\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(17),
      O => \irq_mask[17]_i_8_n_0\
    );
\irq_mask[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(17),
      I1 => \cpuregs_reg[30]_29\(17),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(17),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(17),
      O => \irq_mask[17]_i_9_n_0\
    );
\irq_mask[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[18]_i_2_n_0\,
      I2 => \irq_mask[18]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[18]_i_4_n_0\,
      O => \irq_mask[18]_i_1_n_0\
    );
\irq_mask[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(18),
      I1 => \cpuregs_reg[10]_9\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(18),
      O => \irq_mask[18]_i_10_n_0\
    );
\irq_mask[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(18),
      I1 => \cpuregs_reg[6]_5\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(18),
      O => \irq_mask[18]_i_11_n_0\
    );
\irq_mask[18]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(18),
      I1 => \cpuregs_reg[2]_1\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(18),
      O => \irq_mask[18]_i_12_n_0\
    );
\irq_mask[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(18),
      I1 => \cpuregs_reg[34]_33\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(18),
      O => \irq_mask[18]_i_2_n_0\
    );
\irq_mask[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[18]_i_5_n_0\,
      I1 => \irq_mask[18]_i_6_n_0\,
      I2 => \irq_mask[18]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[18]_i_8_n_0\,
      O => \irq_mask[18]_i_3_n_0\
    );
\irq_mask[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[18]_i_9_n_0\,
      I1 => \irq_mask[18]_i_10_n_0\,
      I2 => \irq_mask[18]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[18]_i_12_n_0\,
      O => \irq_mask[18]_i_4_n_0\
    );
\irq_mask[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(18),
      I1 => \cpuregs_reg[30]_29\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(18),
      O => \irq_mask[18]_i_5_n_0\
    );
\irq_mask[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(18),
      I1 => \cpuregs_reg[26]_25\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(18),
      O => \irq_mask[18]_i_6_n_0\
    );
\irq_mask[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(18),
      I1 => \cpuregs_reg[22]_21\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(18),
      O => \irq_mask[18]_i_7_n_0\
    );
\irq_mask[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(18),
      I1 => \cpuregs_reg[18]_17\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(18),
      O => \irq_mask[18]_i_8_n_0\
    );
\irq_mask[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(18),
      I1 => \cpuregs_reg[14]_13\(18),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(18),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(18),
      O => \irq_mask[18]_i_9_n_0\
    );
\irq_mask[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[19]_i_2_n_0\,
      I2 => \irq_mask[19]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[19]_i_4_n_0\,
      O => \irq_mask[19]_i_1_n_0\
    );
\irq_mask[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(19),
      I1 => \cpuregs_reg[10]_9\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(19),
      O => \irq_mask[19]_i_10_n_0\
    );
\irq_mask[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(19),
      I1 => \cpuregs_reg[6]_5\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(19),
      O => \irq_mask[19]_i_11_n_0\
    );
\irq_mask[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(19),
      I1 => \cpuregs_reg[2]_1\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(19),
      O => \irq_mask[19]_i_12_n_0\
    );
\irq_mask[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(19),
      I1 => \cpuregs_reg[34]_33\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(19),
      O => \irq_mask[19]_i_2_n_0\
    );
\irq_mask[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[19]_i_5_n_0\,
      I1 => \irq_mask[19]_i_6_n_0\,
      I2 => \irq_mask[19]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[19]_i_8_n_0\,
      O => \irq_mask[19]_i_3_n_0\
    );
\irq_mask[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[19]_i_9_n_0\,
      I1 => \irq_mask[19]_i_10_n_0\,
      I2 => \irq_mask[19]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[19]_i_12_n_0\,
      O => \irq_mask[19]_i_4_n_0\
    );
\irq_mask[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(19),
      I1 => \cpuregs_reg[30]_29\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(19),
      O => \irq_mask[19]_i_5_n_0\
    );
\irq_mask[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(19),
      I1 => \cpuregs_reg[26]_25\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(19),
      O => \irq_mask[19]_i_6_n_0\
    );
\irq_mask[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(19),
      I1 => \cpuregs_reg[22]_21\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(19),
      O => \irq_mask[19]_i_7_n_0\
    );
\irq_mask[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(19),
      I1 => \cpuregs_reg[18]_17\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(19),
      O => \irq_mask[19]_i_8_n_0\
    );
\irq_mask[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(19),
      I1 => \cpuregs_reg[14]_13\(19),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(19),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(19),
      O => \irq_mask[19]_i_9_n_0\
    );
\irq_mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510001055150015"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[1]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[1]_i_3_n_0\,
      I5 => \irq_mask[1]_i_4_n_0\,
      O => \irq_mask[1]_i_1_n_0\
    );
\irq_mask[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(1),
      I1 => \cpuregs_reg[10]_9\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(1),
      O => \irq_mask[1]_i_10_n_0\
    );
\irq_mask[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(1),
      I1 => \cpuregs_reg[6]_5\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(1),
      O => \irq_mask[1]_i_11_n_0\
    );
\irq_mask[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(1),
      I1 => \cpuregs_reg[2]_1\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(1),
      O => \irq_mask[1]_i_12_n_0\
    );
\irq_mask[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[1]_i_5_n_0\,
      I1 => \irq_mask[1]_i_6_n_0\,
      I2 => \irq_mask[1]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[1]_i_8_n_0\,
      O => \irq_mask[1]_i_2_n_0\
    );
\irq_mask[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(1),
      I1 => \cpuregs_reg[34]_33\(1),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(1),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(1),
      O => \irq_mask[1]_i_3_n_0\
    );
\irq_mask[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[1]_i_9_n_0\,
      I1 => \irq_mask[1]_i_10_n_0\,
      I2 => \irq_mask[1]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[1]_i_12_n_0\,
      O => \irq_mask[1]_i_4_n_0\
    );
\irq_mask[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(1),
      I1 => \cpuregs_reg[30]_29\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(1),
      O => \irq_mask[1]_i_5_n_0\
    );
\irq_mask[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(1),
      I1 => \cpuregs_reg[26]_25\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(1),
      O => \irq_mask[1]_i_6_n_0\
    );
\irq_mask[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(1),
      I1 => \cpuregs_reg[22]_21\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(1),
      O => \irq_mask[1]_i_7_n_0\
    );
\irq_mask[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(1),
      I1 => \cpuregs_reg[18]_17\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(1),
      O => \irq_mask[1]_i_8_n_0\
    );
\irq_mask[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(1),
      I1 => \cpuregs_reg[14]_13\(1),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(1),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(1),
      O => \irq_mask[1]_i_9_n_0\
    );
\irq_mask[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[20]_i_2_n_0\,
      I1 => \irq_mask[20]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[20]_i_4_n_0\,
      O => \irq_mask[20]_i_1_n_0\
    );
\irq_mask[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(20),
      I1 => \cpuregs_reg[22]_21\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(20),
      O => \irq_mask[20]_i_10_n_0\
    );
\irq_mask[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(20),
      I1 => \cpuregs_reg[10]_9\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(20),
      O => \irq_mask[20]_i_11_n_0\
    );
\irq_mask[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(20),
      I1 => \cpuregs_reg[14]_13\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(20),
      O => \irq_mask[20]_i_12_n_0\
    );
\irq_mask[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(20),
      I1 => \cpuregs_reg[26]_25\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(20),
      O => \irq_mask[20]_i_13_n_0\
    );
\irq_mask[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(20),
      I1 => \cpuregs_reg[30]_29\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(20),
      O => \irq_mask[20]_i_14_n_0\
    );
\irq_mask[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447000074770000"
    )
        port map (
      I0 => \irq_mask_reg[20]_i_5_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[20]_i_6_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[20]_i_7_n_0\,
      O => \irq_mask[20]_i_2_n_0\
    );
\irq_mask[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101313101313"
    )
        port map (
      I0 => \irq_mask_reg[20]_i_8_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[20]_i_9_n_0\,
      I5 => \irq_mask[20]_i_10_n_0\,
      O => \irq_mask[20]_i_3_n_0\
    );
\irq_mask[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(20),
      I1 => \cpuregs_reg[34]_33\(20),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(20),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(20),
      O => \irq_mask[20]_i_4_n_0\
    );
\irq_mask[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(20),
      I1 => \cpuregs_reg[2]_1\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(20),
      O => \irq_mask[20]_i_6_n_0\
    );
\irq_mask[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(20),
      I1 => \cpuregs_reg[6]_5\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(20),
      O => \irq_mask[20]_i_7_n_0\
    );
\irq_mask[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(20),
      I1 => \cpuregs_reg[18]_17\(20),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(20),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(20),
      O => \irq_mask[20]_i_9_n_0\
    );
\irq_mask[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[21]_i_2_n_0\,
      I1 => \irq_mask[21]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[21]_i_4_n_0\,
      O => \irq_mask[21]_i_1_n_0\
    );
\irq_mask[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(21),
      I1 => \cpuregs_reg[2]_1\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(21),
      O => \irq_mask[21]_i_10_n_0\
    );
\irq_mask[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(21),
      I1 => \cpuregs_reg[26]_25\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(21),
      O => \irq_mask[21]_i_11_n_0\
    );
\irq_mask[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(21),
      I1 => \cpuregs_reg[30]_29\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(21),
      O => \irq_mask[21]_i_12_n_0\
    );
\irq_mask[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(21),
      I1 => \cpuregs_reg[10]_9\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(21),
      O => \irq_mask[21]_i_13_n_0\
    );
\irq_mask[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(21),
      I1 => \cpuregs_reg[14]_13\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(21),
      O => \irq_mask[21]_i_14_n_0\
    );
\irq_mask[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010131010131313"
    )
        port map (
      I0 => \irq_mask_reg[21]_i_5_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[21]_i_6_n_0\,
      I5 => \irq_mask[21]_i_7_n_0\,
      O => \irq_mask[21]_i_2_n_0\
    );
\irq_mask[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474000047770000"
    )
        port map (
      I0 => \irq_mask_reg[21]_i_8_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[21]_i_9_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[21]_i_10_n_0\,
      O => \irq_mask[21]_i_3_n_0\
    );
\irq_mask[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(21),
      I1 => \cpuregs_reg[34]_33\(21),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(21),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(21),
      O => \irq_mask[21]_i_4_n_0\
    );
\irq_mask[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(21),
      I1 => \cpuregs_reg[22]_21\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(21),
      O => \irq_mask[21]_i_6_n_0\
    );
\irq_mask[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(21),
      I1 => \cpuregs_reg[18]_17\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(21),
      O => \irq_mask[21]_i_7_n_0\
    );
\irq_mask[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(21),
      I1 => \cpuregs_reg[6]_5\(21),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(21),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(21),
      O => \irq_mask[21]_i_9_n_0\
    );
\irq_mask[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[22]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[22]_i_3_n_0\,
      I5 => \irq_mask[22]_i_4_n_0\,
      O => \irq_mask[22]_i_1_n_0\
    );
\irq_mask[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(22),
      I1 => \cpuregs_reg[26]_25\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(22),
      O => \irq_mask[22]_i_10_n_0\
    );
\irq_mask[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(22),
      I1 => \cpuregs_reg[22]_21\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(22),
      O => \irq_mask[22]_i_11_n_0\
    );
\irq_mask[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(22),
      I1 => \cpuregs_reg[18]_17\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(22),
      O => \irq_mask[22]_i_12_n_0\
    );
\irq_mask[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[22]_i_5_n_0\,
      I1 => \irq_mask[22]_i_6_n_0\,
      I2 => \irq_mask[22]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[22]_i_8_n_0\,
      O => \irq_mask[22]_i_2_n_0\
    );
\irq_mask[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(22),
      I1 => \cpuregs_reg[34]_33\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(22),
      O => \irq_mask[22]_i_3_n_0\
    );
\irq_mask[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[22]_i_9_n_0\,
      I1 => \irq_mask[22]_i_10_n_0\,
      I2 => \irq_mask[22]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[22]_i_12_n_0\,
      O => \irq_mask[22]_i_4_n_0\
    );
\irq_mask[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(22),
      I1 => \cpuregs_reg[14]_13\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(22),
      O => \irq_mask[22]_i_5_n_0\
    );
\irq_mask[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(22),
      I1 => \cpuregs_reg[10]_9\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(22),
      O => \irq_mask[22]_i_6_n_0\
    );
\irq_mask[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(22),
      I1 => \cpuregs_reg[6]_5\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(22),
      O => \irq_mask[22]_i_7_n_0\
    );
\irq_mask[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(22),
      I1 => \cpuregs_reg[2]_1\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(22),
      O => \irq_mask[22]_i_8_n_0\
    );
\irq_mask[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(22),
      I1 => \cpuregs_reg[30]_29\(22),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(22),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(22),
      O => \irq_mask[22]_i_9_n_0\
    );
\irq_mask[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[23]_i_2_n_0\,
      I1 => \irq_mask[23]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[23]_i_4_n_0\,
      O => \irq_mask[23]_i_1_n_0\
    );
\irq_mask[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(23),
      I1 => \cpuregs_reg[22]_21\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(23),
      O => \irq_mask[23]_i_10_n_0\
    );
\irq_mask[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(23),
      I1 => \cpuregs_reg[10]_9\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(23),
      O => \irq_mask[23]_i_11_n_0\
    );
\irq_mask[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(23),
      I1 => \cpuregs_reg[14]_13\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(23),
      O => \irq_mask[23]_i_12_n_0\
    );
\irq_mask[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(23),
      I1 => \cpuregs_reg[26]_25\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(23),
      O => \irq_mask[23]_i_13_n_0\
    );
\irq_mask[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(23),
      I1 => \cpuregs_reg[30]_29\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(23),
      O => \irq_mask[23]_i_14_n_0\
    );
\irq_mask[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447000074770000"
    )
        port map (
      I0 => \irq_mask_reg[23]_i_5_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[23]_i_6_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[23]_i_7_n_0\,
      O => \irq_mask[23]_i_2_n_0\
    );
\irq_mask[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101313101313"
    )
        port map (
      I0 => \irq_mask_reg[23]_i_8_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[23]_i_9_n_0\,
      I5 => \irq_mask[23]_i_10_n_0\,
      O => \irq_mask[23]_i_3_n_0\
    );
\irq_mask[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(23),
      I1 => \cpuregs_reg[34]_33\(23),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(23),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(23),
      O => \irq_mask[23]_i_4_n_0\
    );
\irq_mask[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(23),
      I1 => \cpuregs_reg[2]_1\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(23),
      O => \irq_mask[23]_i_6_n_0\
    );
\irq_mask[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(23),
      I1 => \cpuregs_reg[6]_5\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(23),
      O => \irq_mask[23]_i_7_n_0\
    );
\irq_mask[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(23),
      I1 => \cpuregs_reg[18]_17\(23),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(23),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(23),
      O => \irq_mask[23]_i_9_n_0\
    );
\irq_mask[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[24]_i_2_n_0\,
      I1 => \irq_mask[24]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[24]_i_4_n_0\,
      O => \irq_mask[24]_i_1_n_0\
    );
\irq_mask[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(24),
      I1 => \cpuregs_reg[22]_21\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(24),
      O => \irq_mask[24]_i_10_n_0\
    );
\irq_mask[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(24),
      I1 => \cpuregs_reg[10]_9\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(24),
      O => \irq_mask[24]_i_11_n_0\
    );
\irq_mask[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(24),
      I1 => \cpuregs_reg[14]_13\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(24),
      O => \irq_mask[24]_i_12_n_0\
    );
\irq_mask[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(24),
      I1 => \cpuregs_reg[26]_25\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(24),
      O => \irq_mask[24]_i_13_n_0\
    );
\irq_mask[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(24),
      I1 => \cpuregs_reg[30]_29\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(24),
      O => \irq_mask[24]_i_14_n_0\
    );
\irq_mask[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447000074770000"
    )
        port map (
      I0 => \irq_mask_reg[24]_i_5_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[24]_i_6_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[24]_i_7_n_0\,
      O => \irq_mask[24]_i_2_n_0\
    );
\irq_mask[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101313101313"
    )
        port map (
      I0 => \irq_mask_reg[24]_i_8_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[24]_i_9_n_0\,
      I5 => \irq_mask[24]_i_10_n_0\,
      O => \irq_mask[24]_i_3_n_0\
    );
\irq_mask[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(24),
      I1 => \cpuregs_reg[34]_33\(24),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(24),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(24),
      O => \irq_mask[24]_i_4_n_0\
    );
\irq_mask[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(24),
      I1 => \cpuregs_reg[2]_1\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(24),
      O => \irq_mask[24]_i_6_n_0\
    );
\irq_mask[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(24),
      I1 => \cpuregs_reg[6]_5\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(24),
      O => \irq_mask[24]_i_7_n_0\
    );
\irq_mask[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(24),
      I1 => \cpuregs_reg[18]_17\(24),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(24),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(24),
      O => \irq_mask[24]_i_9_n_0\
    );
\irq_mask[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFB8B8"
    )
        port map (
      I0 => \irq_mask_reg[25]_i_2_n_0\,
      I1 => \decoded_rs1_reg_n_0_[4]\,
      I2 => \irq_mask_reg[25]_i_3_n_0\,
      I3 => \irq_mask[25]_i_4_n_0\,
      I4 => \decoded_rs1_reg_n_0_[5]\,
      I5 => \irq_mask[31]_i_3_n_0\,
      O => \irq_mask[25]_i_1_n_0\
    );
\irq_mask[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(25),
      I1 => \cpuregs_reg[22]_21\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(25),
      O => \irq_mask[25]_i_10_n_0\
    );
\irq_mask[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(25),
      I1 => \cpuregs_reg[26]_25\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(25),
      O => \irq_mask[25]_i_11_n_0\
    );
\irq_mask[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(25),
      I1 => \cpuregs_reg[30]_29\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(25),
      O => \irq_mask[25]_i_12_n_0\
    );
\irq_mask[25]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(25),
      I1 => \cpuregs_reg[2]_1\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(25),
      O => \irq_mask[25]_i_13_n_0\
    );
\irq_mask[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(25),
      I1 => \cpuregs_reg[6]_5\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(25),
      O => \irq_mask[25]_i_14_n_0\
    );
\irq_mask[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(25),
      I1 => \cpuregs_reg[10]_9\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(25),
      O => \irq_mask[25]_i_15_n_0\
    );
\irq_mask[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(25),
      I1 => \cpuregs_reg[14]_13\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(25),
      O => \irq_mask[25]_i_16_n_0\
    );
\irq_mask[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(25),
      I1 => \cpuregs_reg[34]_33\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(25),
      O => \irq_mask[25]_i_4_n_0\
    );
\irq_mask[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(25),
      I1 => \cpuregs_reg[18]_17\(25),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(25),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(25),
      O => \irq_mask[25]_i_9_n_0\
    );
\irq_mask[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[26]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[26]_i_3_n_0\,
      I5 => \irq_mask[26]_i_4_n_0\,
      O => \irq_mask[26]_i_1_n_0\
    );
\irq_mask[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(26),
      I1 => \cpuregs_reg[26]_25\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(26),
      O => \irq_mask[26]_i_10_n_0\
    );
\irq_mask[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(26),
      I1 => \cpuregs_reg[22]_21\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(26),
      O => \irq_mask[26]_i_11_n_0\
    );
\irq_mask[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(26),
      I1 => \cpuregs_reg[18]_17\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(26),
      O => \irq_mask[26]_i_12_n_0\
    );
\irq_mask[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[26]_i_5_n_0\,
      I1 => \irq_mask[26]_i_6_n_0\,
      I2 => \irq_mask[26]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[26]_i_8_n_0\,
      O => \irq_mask[26]_i_2_n_0\
    );
\irq_mask[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(26),
      I1 => \cpuregs_reg[34]_33\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(26),
      O => \irq_mask[26]_i_3_n_0\
    );
\irq_mask[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[26]_i_9_n_0\,
      I1 => \irq_mask[26]_i_10_n_0\,
      I2 => \irq_mask[26]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[26]_i_12_n_0\,
      O => \irq_mask[26]_i_4_n_0\
    );
\irq_mask[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(26),
      I1 => \cpuregs_reg[14]_13\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(26),
      O => \irq_mask[26]_i_5_n_0\
    );
\irq_mask[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(26),
      I1 => \cpuregs_reg[10]_9\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(26),
      O => \irq_mask[26]_i_6_n_0\
    );
\irq_mask[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(26),
      I1 => \cpuregs_reg[6]_5\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(26),
      O => \irq_mask[26]_i_7_n_0\
    );
\irq_mask[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(26),
      I1 => \cpuregs_reg[2]_1\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(26),
      O => \irq_mask[26]_i_8_n_0\
    );
\irq_mask[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(26),
      I1 => \cpuregs_reg[30]_29\(26),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(26),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(26),
      O => \irq_mask[26]_i_9_n_0\
    );
\irq_mask[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[27]_i_2_n_0\,
      I2 => \irq_mask[27]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[27]_i_4_n_0\,
      O => \irq_mask[27]_i_1_n_0\
    );
\irq_mask[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(27),
      I1 => \cpuregs_reg[10]_9\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(27),
      O => \irq_mask[27]_i_10_n_0\
    );
\irq_mask[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(27),
      I1 => \cpuregs_reg[6]_5\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(27),
      O => \irq_mask[27]_i_11_n_0\
    );
\irq_mask[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(27),
      I1 => \cpuregs_reg[2]_1\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(27),
      O => \irq_mask[27]_i_12_n_0\
    );
\irq_mask[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(27),
      I1 => \cpuregs_reg[34]_33\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(27),
      O => \irq_mask[27]_i_2_n_0\
    );
\irq_mask[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[27]_i_5_n_0\,
      I1 => \irq_mask[27]_i_6_n_0\,
      I2 => \irq_mask[27]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[27]_i_8_n_0\,
      O => \irq_mask[27]_i_3_n_0\
    );
\irq_mask[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[27]_i_9_n_0\,
      I1 => \irq_mask[27]_i_10_n_0\,
      I2 => \irq_mask[27]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[27]_i_12_n_0\,
      O => \irq_mask[27]_i_4_n_0\
    );
\irq_mask[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(27),
      I1 => \cpuregs_reg[30]_29\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(27),
      O => \irq_mask[27]_i_5_n_0\
    );
\irq_mask[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(27),
      I1 => \cpuregs_reg[26]_25\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(27),
      O => \irq_mask[27]_i_6_n_0\
    );
\irq_mask[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(27),
      I1 => \cpuregs_reg[22]_21\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(27),
      O => \irq_mask[27]_i_7_n_0\
    );
\irq_mask[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(27),
      I1 => \cpuregs_reg[18]_17\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(27),
      O => \irq_mask[27]_i_8_n_0\
    );
\irq_mask[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(27),
      I1 => \cpuregs_reg[14]_13\(27),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(27),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(27),
      O => \irq_mask[27]_i_9_n_0\
    );
\irq_mask[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[28]_i_2_n_0\,
      I2 => \irq_mask[28]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[28]_i_4_n_0\,
      O => \irq_mask[28]_i_1_n_0\
    );
\irq_mask[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(28),
      I1 => \cpuregs_reg[10]_9\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(28),
      O => \irq_mask[28]_i_10_n_0\
    );
\irq_mask[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(28),
      I1 => \cpuregs_reg[6]_5\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(28),
      O => \irq_mask[28]_i_11_n_0\
    );
\irq_mask[28]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(28),
      I1 => \cpuregs_reg[2]_1\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(28),
      O => \irq_mask[28]_i_12_n_0\
    );
\irq_mask[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(28),
      I1 => \cpuregs_reg[34]_33\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(28),
      O => \irq_mask[28]_i_2_n_0\
    );
\irq_mask[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[28]_i_5_n_0\,
      I1 => \irq_mask[28]_i_6_n_0\,
      I2 => \irq_mask[28]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[28]_i_8_n_0\,
      O => \irq_mask[28]_i_3_n_0\
    );
\irq_mask[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[28]_i_9_n_0\,
      I1 => \irq_mask[28]_i_10_n_0\,
      I2 => \irq_mask[28]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[28]_i_12_n_0\,
      O => \irq_mask[28]_i_4_n_0\
    );
\irq_mask[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(28),
      I1 => \cpuregs_reg[30]_29\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(28),
      O => \irq_mask[28]_i_5_n_0\
    );
\irq_mask[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(28),
      I1 => \cpuregs_reg[26]_25\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(28),
      O => \irq_mask[28]_i_6_n_0\
    );
\irq_mask[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(28),
      I1 => \cpuregs_reg[22]_21\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(28),
      O => \irq_mask[28]_i_7_n_0\
    );
\irq_mask[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(28),
      I1 => \cpuregs_reg[18]_17\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(28),
      O => \irq_mask[28]_i_8_n_0\
    );
\irq_mask[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(28),
      I1 => \cpuregs_reg[14]_13\(28),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(28),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(28),
      O => \irq_mask[28]_i_9_n_0\
    );
\irq_mask[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[29]_i_2_n_0\,
      I1 => \irq_mask[29]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[29]_i_4_n_0\,
      O => \irq_mask[29]_i_1_n_0\
    );
\irq_mask[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(29),
      I1 => \cpuregs_reg[22]_21\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(29),
      O => \irq_mask[29]_i_10_n_0\
    );
\irq_mask[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(29),
      I1 => \cpuregs_reg[10]_9\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(29),
      O => \irq_mask[29]_i_11_n_0\
    );
\irq_mask[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(29),
      I1 => \cpuregs_reg[14]_13\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(29),
      O => \irq_mask[29]_i_12_n_0\
    );
\irq_mask[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(29),
      I1 => \cpuregs_reg[26]_25\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(29),
      O => \irq_mask[29]_i_13_n_0\
    );
\irq_mask[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(29),
      I1 => \cpuregs_reg[30]_29\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(29),
      O => \irq_mask[29]_i_14_n_0\
    );
\irq_mask[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474000047770000"
    )
        port map (
      I0 => \irq_mask_reg[29]_i_5_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[29]_i_6_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[29]_i_7_n_0\,
      O => \irq_mask[29]_i_2_n_0\
    );
\irq_mask[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101313101313"
    )
        port map (
      I0 => \irq_mask_reg[29]_i_8_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[29]_i_9_n_0\,
      I5 => \irq_mask[29]_i_10_n_0\,
      O => \irq_mask[29]_i_3_n_0\
    );
\irq_mask[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(29),
      I1 => \cpuregs_reg[34]_33\(29),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(29),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(29),
      O => \irq_mask[29]_i_4_n_0\
    );
\irq_mask[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(29),
      I1 => \cpuregs_reg[6]_5\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(29),
      O => \irq_mask[29]_i_6_n_0\
    );
\irq_mask[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(29),
      I1 => \cpuregs_reg[2]_1\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(29),
      O => \irq_mask[29]_i_7_n_0\
    );
\irq_mask[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(29),
      I1 => \cpuregs_reg[18]_17\(29),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(29),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(29),
      O => \irq_mask[29]_i_9_n_0\
    );
\irq_mask[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4405440044054455"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[2]_i_2_n_0\,
      I2 => \irq_mask[2]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \irq_mask[2]_i_4_n_0\,
      O => \irq_mask[2]_i_1_n_0\
    );
\irq_mask[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(2),
      I1 => \cpuregs_reg[10]_9\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(2),
      O => \irq_mask[2]_i_10_n_0\
    );
\irq_mask[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(2),
      I1 => \cpuregs_reg[6]_5\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(2),
      O => \irq_mask[2]_i_11_n_0\
    );
\irq_mask[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(2),
      I1 => \cpuregs_reg[2]_1\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(2),
      O => \irq_mask[2]_i_12_n_0\
    );
\irq_mask[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(2),
      I1 => \cpuregs_reg[34]_33\(2),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(2),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(2),
      O => \irq_mask[2]_i_2_n_0\
    );
\irq_mask[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[2]_i_5_n_0\,
      I1 => \irq_mask[2]_i_6_n_0\,
      I2 => \irq_mask[2]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[2]_i_8_n_0\,
      O => \irq_mask[2]_i_3_n_0\
    );
\irq_mask[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[2]_i_9_n_0\,
      I1 => \irq_mask[2]_i_10_n_0\,
      I2 => \irq_mask[2]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[2]_i_12_n_0\,
      O => \irq_mask[2]_i_4_n_0\
    );
\irq_mask[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(2),
      I1 => \cpuregs_reg[30]_29\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(2),
      O => \irq_mask[2]_i_5_n_0\
    );
\irq_mask[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(2),
      I1 => \cpuregs_reg[26]_25\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(2),
      O => \irq_mask[2]_i_6_n_0\
    );
\irq_mask[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(2),
      I1 => \cpuregs_reg[22]_21\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(2),
      O => \irq_mask[2]_i_7_n_0\
    );
\irq_mask[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(2),
      I1 => \cpuregs_reg[18]_17\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(2),
      O => \irq_mask[2]_i_8_n_0\
    );
\irq_mask[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(2),
      I1 => \cpuregs_reg[14]_13\(2),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(2),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(2),
      O => \irq_mask[2]_i_9_n_0\
    );
\irq_mask[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[30]_i_2_n_0\,
      I1 => \irq_mask[30]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[30]_i_4_n_0\,
      O => \irq_mask[30]_i_1_n_0\
    );
\irq_mask[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(30),
      I1 => \cpuregs_reg[6]_5\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(30),
      O => \irq_mask[30]_i_10_n_0\
    );
\irq_mask[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[5]\,
      I1 => \decoded_rs1_reg_n_0_[4]\,
      O => \irq_mask[30]_i_11_n_0\
    );
\irq_mask[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(30),
      I1 => \cpuregs_reg[2]_1\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(30),
      O => \irq_mask[30]_i_12_n_0\
    );
\irq_mask[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(30),
      I1 => \cpuregs_reg[26]_25\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(30),
      O => \irq_mask[30]_i_13_n_0\
    );
\irq_mask[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(30),
      I1 => \cpuregs_reg[30]_29\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(30),
      O => \irq_mask[30]_i_14_n_0\
    );
\irq_mask[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(30),
      I1 => \cpuregs_reg[10]_9\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(30),
      O => \irq_mask[30]_i_15_n_0\
    );
\irq_mask[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(30),
      I1 => \cpuregs_reg[14]_13\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(30),
      O => \irq_mask[30]_i_16_n_0\
    );
\irq_mask[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010131010131313"
    )
        port map (
      I0 => \irq_mask_reg[30]_i_5_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[30]_i_7_n_0\,
      I5 => \irq_mask[30]_i_8_n_0\,
      O => \irq_mask[30]_i_2_n_0\
    );
\irq_mask[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474000047770000"
    )
        port map (
      I0 => \irq_mask_reg[30]_i_9_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[30]_i_10_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[30]_i_12_n_0\,
      O => \irq_mask[30]_i_3_n_0\
    );
\irq_mask[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(30),
      I1 => \cpuregs_reg[34]_33\(30),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(30),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(30),
      O => \irq_mask[30]_i_4_n_0\
    );
\irq_mask[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[5]\,
      I1 => \decoded_rs1_reg_n_0_[4]\,
      O => \irq_mask[30]_i_6_n_0\
    );
\irq_mask[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(30),
      I1 => \cpuregs_reg[22]_21\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(30),
      O => \irq_mask[30]_i_7_n_0\
    );
\irq_mask[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(30),
      I1 => \cpuregs_reg[18]_17\(30),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(30),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(30),
      O => \irq_mask[30]_i_8_n_0\
    );
\irq_mask[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => instr_maskirq,
      O => irq_mask
    );
\irq_mask[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(31),
      I1 => \cpuregs_reg[2]_1\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(31),
      O => \irq_mask[31]_i_10_n_0\
    );
\irq_mask[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(31),
      I1 => \cpuregs_reg[30]_29\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(31),
      O => \irq_mask[31]_i_11_n_0\
    );
\irq_mask[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(31),
      I1 => \cpuregs_reg[26]_25\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(31),
      O => \irq_mask[31]_i_12_n_0\
    );
\irq_mask[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(31),
      I1 => \cpuregs_reg[22]_21\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(31),
      O => \irq_mask[31]_i_13_n_0\
    );
\irq_mask[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(31),
      I1 => \cpuregs_reg[18]_17\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(31),
      O => \irq_mask[31]_i_14_n_0\
    );
\irq_mask[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[31]_i_4_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[31]_i_5_n_0\,
      I5 => \irq_mask[31]_i_6_n_0\,
      O => \irq_mask[31]_i_2_n_0\
    );
\irq_mask[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[2]\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[5]\,
      I3 => \decoded_rs1_reg_n_0_[4]\,
      I4 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I5 => \decoded_rs1_reg[0]_rep__0_n_0\,
      O => \irq_mask[31]_i_3_n_0\
    );
\irq_mask[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[31]_i_7_n_0\,
      I1 => \irq_mask[31]_i_8_n_0\,
      I2 => \irq_mask[31]_i_9_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[31]_i_10_n_0\,
      O => \irq_mask[31]_i_4_n_0\
    );
\irq_mask[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(31),
      I1 => \cpuregs_reg[34]_33\(31),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[33]_32\(31),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[32]_31\(31),
      O => \irq_mask[31]_i_5_n_0\
    );
\irq_mask[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[31]_i_11_n_0\,
      I1 => \irq_mask[31]_i_12_n_0\,
      I2 => \irq_mask[31]_i_13_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[31]_i_14_n_0\,
      O => \irq_mask[31]_i_6_n_0\
    );
\irq_mask[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(31),
      I1 => \cpuregs_reg[14]_13\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(31),
      O => \irq_mask[31]_i_7_n_0\
    );
\irq_mask[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(31),
      I1 => \cpuregs_reg[10]_9\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(31),
      O => \irq_mask[31]_i_8_n_0\
    );
\irq_mask[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(31),
      I1 => \cpuregs_reg[6]_5\(31),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(31),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(31),
      O => \irq_mask[31]_i_9_n_0\
    );
\irq_mask[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510001055150015"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[3]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[3]_i_3_n_0\,
      I5 => \irq_mask[3]_i_4_n_0\,
      O => \irq_mask[3]_i_1_n_0\
    );
\irq_mask[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(3),
      I1 => \cpuregs_reg[10]_9\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(3),
      O => \irq_mask[3]_i_10_n_0\
    );
\irq_mask[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(3),
      I1 => \cpuregs_reg[6]_5\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(3),
      O => \irq_mask[3]_i_11_n_0\
    );
\irq_mask[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(3),
      I1 => \cpuregs_reg[2]_1\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(3),
      O => \irq_mask[3]_i_12_n_0\
    );
\irq_mask[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[3]_i_5_n_0\,
      I1 => \irq_mask[3]_i_6_n_0\,
      I2 => \irq_mask[3]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[3]_i_8_n_0\,
      O => \irq_mask[3]_i_2_n_0\
    );
\irq_mask[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(3),
      I1 => \cpuregs_reg[34]_33\(3),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(3),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(3),
      O => \irq_mask[3]_i_3_n_0\
    );
\irq_mask[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[3]_i_9_n_0\,
      I1 => \irq_mask[3]_i_10_n_0\,
      I2 => \irq_mask[3]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[3]_i_12_n_0\,
      O => \irq_mask[3]_i_4_n_0\
    );
\irq_mask[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(3),
      I1 => \cpuregs_reg[30]_29\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(3),
      O => \irq_mask[3]_i_5_n_0\
    );
\irq_mask[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(3),
      I1 => \cpuregs_reg[26]_25\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(3),
      O => \irq_mask[3]_i_6_n_0\
    );
\irq_mask[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(3),
      I1 => \cpuregs_reg[22]_21\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(3),
      O => \irq_mask[3]_i_7_n_0\
    );
\irq_mask[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(3),
      I1 => \cpuregs_reg[18]_17\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(3),
      O => \irq_mask[3]_i_8_n_0\
    );
\irq_mask[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(3),
      I1 => \cpuregs_reg[14]_13\(3),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(3),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(3),
      O => \irq_mask[3]_i_9_n_0\
    );
\irq_mask[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[4]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[4]_i_3_n_0\,
      I5 => \irq_mask[4]_i_4_n_0\,
      O => \irq_mask[4]_i_1_n_0\
    );
\irq_mask[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(4),
      I1 => \cpuregs_reg[26]_25\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(4),
      O => \irq_mask[4]_i_10_n_0\
    );
\irq_mask[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(4),
      I1 => \cpuregs_reg[22]_21\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(4),
      O => \irq_mask[4]_i_11_n_0\
    );
\irq_mask[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(4),
      I1 => \cpuregs_reg[18]_17\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(4),
      O => \irq_mask[4]_i_12_n_0\
    );
\irq_mask[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[4]_i_5_n_0\,
      I1 => \irq_mask[4]_i_6_n_0\,
      I2 => \irq_mask[4]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[4]_i_8_n_0\,
      O => \irq_mask[4]_i_2_n_0\
    );
\irq_mask[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(4),
      I1 => \cpuregs_reg[34]_33\(4),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(4),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(4),
      O => \irq_mask[4]_i_3_n_0\
    );
\irq_mask[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[4]_i_9_n_0\,
      I1 => \irq_mask[4]_i_10_n_0\,
      I2 => \irq_mask[4]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[4]_i_12_n_0\,
      O => \irq_mask[4]_i_4_n_0\
    );
\irq_mask[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(4),
      I1 => \cpuregs_reg[14]_13\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(4),
      O => \irq_mask[4]_i_5_n_0\
    );
\irq_mask[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(4),
      I1 => \cpuregs_reg[10]_9\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(4),
      O => \irq_mask[4]_i_6_n_0\
    );
\irq_mask[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(4),
      I1 => \cpuregs_reg[6]_5\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(4),
      O => \irq_mask[4]_i_7_n_0\
    );
\irq_mask[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(4),
      I1 => \cpuregs_reg[2]_1\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(4),
      O => \irq_mask[4]_i_8_n_0\
    );
\irq_mask[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(4),
      I1 => \cpuregs_reg[30]_29\(4),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(4),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(4),
      O => \irq_mask[4]_i_9_n_0\
    );
\irq_mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[5]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[5]_i_3_n_0\,
      I5 => \irq_mask[5]_i_4_n_0\,
      O => \irq_mask[5]_i_1_n_0\
    );
\irq_mask[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(5),
      I1 => \cpuregs_reg[26]_25\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(5),
      O => \irq_mask[5]_i_10_n_0\
    );
\irq_mask[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(5),
      I1 => \cpuregs_reg[22]_21\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(5),
      O => \irq_mask[5]_i_11_n_0\
    );
\irq_mask[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(5),
      I1 => \cpuregs_reg[18]_17\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(5),
      O => \irq_mask[5]_i_12_n_0\
    );
\irq_mask[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[5]_i_5_n_0\,
      I1 => \irq_mask[5]_i_6_n_0\,
      I2 => \irq_mask[5]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[5]_i_8_n_0\,
      O => \irq_mask[5]_i_2_n_0\
    );
\irq_mask[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(5),
      I1 => \cpuregs_reg[34]_33\(5),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(5),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(5),
      O => \irq_mask[5]_i_3_n_0\
    );
\irq_mask[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[5]_i_9_n_0\,
      I1 => \irq_mask[5]_i_10_n_0\,
      I2 => \irq_mask[5]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[5]_i_12_n_0\,
      O => \irq_mask[5]_i_4_n_0\
    );
\irq_mask[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(5),
      I1 => \cpuregs_reg[14]_13\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(5),
      O => \irq_mask[5]_i_5_n_0\
    );
\irq_mask[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(5),
      I1 => \cpuregs_reg[10]_9\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(5),
      O => \irq_mask[5]_i_6_n_0\
    );
\irq_mask[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(5),
      I1 => \cpuregs_reg[6]_5\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(5),
      O => \irq_mask[5]_i_7_n_0\
    );
\irq_mask[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(5),
      I1 => \cpuregs_reg[2]_1\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(5),
      O => \irq_mask[5]_i_8_n_0\
    );
\irq_mask[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(5),
      I1 => \cpuregs_reg[30]_29\(5),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(5),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(5),
      O => \irq_mask[5]_i_9_n_0\
    );
\irq_mask[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \irq_mask[6]_i_2_n_0\,
      I1 => \irq_mask[6]_i_3_n_0\,
      I2 => \irq_mask[31]_i_3_n_0\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[6]_i_4_n_0\,
      O => \irq_mask[6]_i_1_n_0\
    );
\irq_mask[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(6),
      I1 => \cpuregs_reg[22]_21\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[21]_20\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[20]_19\(6),
      O => \irq_mask[6]_i_10_n_0\
    );
\irq_mask[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(6),
      I1 => \cpuregs_reg[10]_9\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[9]_8\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[8]_7\(6),
      O => \irq_mask[6]_i_11_n_0\
    );
\irq_mask[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(6),
      I1 => \cpuregs_reg[14]_13\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[13]_12\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[12]_11\(6),
      O => \irq_mask[6]_i_12_n_0\
    );
\irq_mask[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(6),
      I1 => \cpuregs_reg[26]_25\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[25]_24\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[24]_23\(6),
      O => \irq_mask[6]_i_13_n_0\
    );
\irq_mask[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(6),
      I1 => \cpuregs_reg[30]_29\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(6),
      O => \irq_mask[6]_i_14_n_0\
    );
\irq_mask[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474000047770000"
    )
        port map (
      I0 => \irq_mask_reg[6]_i_5_n_0\,
      I1 => \decoded_rs1_reg_n_0_[3]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \irq_mask[6]_i_6_n_0\,
      I4 => \irq_mask[30]_i_11_n_0\,
      I5 => \irq_mask[6]_i_7_n_0\,
      O => \irq_mask[6]_i_2_n_0\
    );
\irq_mask[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101313101313"
    )
        port map (
      I0 => \irq_mask_reg[6]_i_8_n_0\,
      I1 => \irq_mask[30]_i_6_n_0\,
      I2 => \decoded_rs1_reg_n_0_[3]\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \irq_mask[6]_i_9_n_0\,
      I5 => \irq_mask[6]_i_10_n_0\,
      O => \irq_mask[6]_i_3_n_0\
    );
\irq_mask[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(6),
      I1 => \cpuregs_reg[34]_33\(6),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(6),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(6),
      O => \irq_mask[6]_i_4_n_0\
    );
\irq_mask[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(6),
      I1 => \cpuregs_reg[6]_5\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[5]_4\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[4]_3\(6),
      O => \irq_mask[6]_i_6_n_0\
    );
\irq_mask[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(6),
      I1 => \cpuregs_reg[2]_1\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \cpuregs_reg[1]_0\(6),
      O => \irq_mask[6]_i_7_n_0\
    );
\irq_mask[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(6),
      I1 => \cpuregs_reg[18]_17\(6),
      I2 => \decoded_rs1_reg_n_0_[1]\,
      I3 => \cpuregs_reg[17]_16\(6),
      I4 => \decoded_rs1_reg_n_0_[0]\,
      I5 => \cpuregs_reg[16]_15\(6),
      O => \irq_mask[6]_i_9_n_0\
    );
\irq_mask[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[7]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[7]_i_3_n_0\,
      I5 => \irq_mask[7]_i_4_n_0\,
      O => \irq_mask[7]_i_1_n_0\
    );
\irq_mask[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(7),
      I1 => \cpuregs_reg[26]_25\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(7),
      O => \irq_mask[7]_i_10_n_0\
    );
\irq_mask[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(7),
      I1 => \cpuregs_reg[22]_21\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(7),
      O => \irq_mask[7]_i_11_n_0\
    );
\irq_mask[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(7),
      I1 => \cpuregs_reg[18]_17\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(7),
      O => \irq_mask[7]_i_12_n_0\
    );
\irq_mask[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[7]_i_5_n_0\,
      I1 => \irq_mask[7]_i_6_n_0\,
      I2 => \irq_mask[7]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[7]_i_8_n_0\,
      O => \irq_mask[7]_i_2_n_0\
    );
\irq_mask[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(7),
      I1 => \cpuregs_reg[34]_33\(7),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(7),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(7),
      O => \irq_mask[7]_i_3_n_0\
    );
\irq_mask[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[7]_i_9_n_0\,
      I1 => \irq_mask[7]_i_10_n_0\,
      I2 => \irq_mask[7]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[7]_i_12_n_0\,
      O => \irq_mask[7]_i_4_n_0\
    );
\irq_mask[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(7),
      I1 => \cpuregs_reg[14]_13\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(7),
      O => \irq_mask[7]_i_5_n_0\
    );
\irq_mask[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(7),
      I1 => \cpuregs_reg[10]_9\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(7),
      O => \irq_mask[7]_i_6_n_0\
    );
\irq_mask[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(7),
      I1 => \cpuregs_reg[6]_5\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(7),
      O => \irq_mask[7]_i_7_n_0\
    );
\irq_mask[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(7),
      I1 => \cpuregs_reg[2]_1\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(7),
      O => \irq_mask[7]_i_8_n_0\
    );
\irq_mask[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(7),
      I1 => \cpuregs_reg[30]_29\(7),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(7),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(7),
      O => \irq_mask[7]_i_9_n_0\
    );
\irq_mask[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501000155510051"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[8]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[8]_i_3_n_0\,
      I5 => \irq_mask[8]_i_4_n_0\,
      O => \irq_mask[8]_i_1_n_0\
    );
\irq_mask[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(8),
      I1 => \cpuregs_reg[26]_25\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(8),
      O => \irq_mask[8]_i_10_n_0\
    );
\irq_mask[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(8),
      I1 => \cpuregs_reg[22]_21\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(8),
      O => \irq_mask[8]_i_11_n_0\
    );
\irq_mask[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(8),
      I1 => \cpuregs_reg[18]_17\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(8),
      O => \irq_mask[8]_i_12_n_0\
    );
\irq_mask[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[8]_i_5_n_0\,
      I1 => \irq_mask[8]_i_6_n_0\,
      I2 => \irq_mask[8]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[8]_i_8_n_0\,
      O => \irq_mask[8]_i_2_n_0\
    );
\irq_mask[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(8),
      I1 => \cpuregs_reg[34]_33\(8),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(8),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(8),
      O => \irq_mask[8]_i_3_n_0\
    );
\irq_mask[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[8]_i_9_n_0\,
      I1 => \irq_mask[8]_i_10_n_0\,
      I2 => \irq_mask[8]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[8]_i_12_n_0\,
      O => \irq_mask[8]_i_4_n_0\
    );
\irq_mask[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(8),
      I1 => \cpuregs_reg[14]_13\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(8),
      O => \irq_mask[8]_i_5_n_0\
    );
\irq_mask[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(8),
      I1 => \cpuregs_reg[10]_9\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(8),
      O => \irq_mask[8]_i_6_n_0\
    );
\irq_mask[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(8),
      I1 => \cpuregs_reg[6]_5\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(8),
      O => \irq_mask[8]_i_7_n_0\
    );
\irq_mask[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(8),
      I1 => \cpuregs_reg[2]_1\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(8),
      O => \irq_mask[8]_i_8_n_0\
    );
\irq_mask[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(8),
      I1 => \cpuregs_reg[30]_29\(8),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(8),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(8),
      O => \irq_mask[8]_i_9_n_0\
    );
\irq_mask[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510001055150015"
    )
        port map (
      I0 => \irq_mask[31]_i_3_n_0\,
      I1 => \irq_mask[9]_i_2_n_0\,
      I2 => \decoded_rs1_reg_n_0_[4]\,
      I3 => \decoded_rs1_reg_n_0_[5]\,
      I4 => \irq_mask[9]_i_3_n_0\,
      I5 => \irq_mask[9]_i_4_n_0\,
      O => \irq_mask[9]_i_1_n_0\
    );
\irq_mask[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(9),
      I1 => \cpuregs_reg[10]_9\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(9),
      O => \irq_mask[9]_i_10_n_0\
    );
\irq_mask[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(9),
      I1 => \cpuregs_reg[6]_5\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(9),
      O => \irq_mask[9]_i_11_n_0\
    );
\irq_mask[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(9),
      I1 => \cpuregs_reg[2]_1\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \decoded_rs1_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(9),
      O => \irq_mask[9]_i_12_n_0\
    );
\irq_mask[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[9]_i_5_n_0\,
      I1 => \irq_mask[9]_i_6_n_0\,
      I2 => \irq_mask[9]_i_7_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[9]_i_8_n_0\,
      O => \irq_mask[9]_i_2_n_0\
    );
\irq_mask[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[35]_34\(9),
      I1 => \cpuregs_reg[34]_33\(9),
      I2 => \decoded_rs1_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[33]_32\(9),
      I4 => \decoded_rs1_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[32]_31\(9),
      O => \irq_mask[9]_i_3_n_0\
    );
\irq_mask[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \irq_mask[9]_i_9_n_0\,
      I1 => \irq_mask[9]_i_10_n_0\,
      I2 => \irq_mask[9]_i_11_n_0\,
      I3 => \decoded_rs1_reg_n_0_[2]\,
      I4 => \decoded_rs1_reg_n_0_[3]\,
      I5 => \irq_mask[9]_i_12_n_0\,
      O => \irq_mask[9]_i_4_n_0\
    );
\irq_mask[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(9),
      I1 => \cpuregs_reg[30]_29\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(9),
      O => \irq_mask[9]_i_5_n_0\
    );
\irq_mask[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(9),
      I1 => \cpuregs_reg[26]_25\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(9),
      O => \irq_mask[9]_i_6_n_0\
    );
\irq_mask[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(9),
      I1 => \cpuregs_reg[22]_21\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(9),
      O => \irq_mask[9]_i_7_n_0\
    );
\irq_mask[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(9),
      I1 => \cpuregs_reg[18]_17\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(9),
      O => \irq_mask[9]_i_8_n_0\
    );
\irq_mask[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(9),
      I1 => \cpuregs_reg[14]_13\(9),
      I2 => \decoded_rs1_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(9),
      I4 => \decoded_rs1_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(9),
      O => \irq_mask[9]_i_9_n_0\
    );
\irq_mask_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[0]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[0]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[10]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[10]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[11]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[11]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \irq_mask_reg[11]_i_5_n_0\,
      I1 => \irq_mask_reg[11]_i_6_n_0\,
      O => \irq_mask_reg[11]_i_2_n_0\,
      S => \decoded_rs1_reg_n_0_[3]\
    );
\irq_mask_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \irq_mask_reg[11]_i_7_n_0\,
      I1 => \irq_mask_reg[11]_i_8_n_0\,
      O => \irq_mask_reg[11]_i_3_n_0\,
      S => \decoded_rs1_reg_n_0_[3]\
    );
\irq_mask_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[11]_i_9_n_0\,
      I1 => \irq_mask[11]_i_10_n_0\,
      O => \irq_mask_reg[11]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[11]_i_11_n_0\,
      I1 => \irq_mask[11]_i_12_n_0\,
      O => \irq_mask_reg[11]_i_6_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[11]_i_13_n_0\,
      I1 => \irq_mask[11]_i_14_n_0\,
      O => \irq_mask_reg[11]_i_7_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[11]_i_15_n_0\,
      I1 => \irq_mask[11]_i_16_n_0\,
      O => \irq_mask_reg[11]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[12]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[12]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[13]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[13]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[14]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[14]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[15]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[15]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[16]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[16]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[17]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[17]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[18]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[18]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[19]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[19]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[1]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[1]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[20]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[20]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[20]_i_11_n_0\,
      I1 => \irq_mask[20]_i_12_n_0\,
      O => \irq_mask_reg[20]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[20]_i_13_n_0\,
      I1 => \irq_mask[20]_i_14_n_0\,
      O => \irq_mask_reg[20]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[21]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[21]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[21]_i_11_n_0\,
      I1 => \irq_mask[21]_i_12_n_0\,
      O => \irq_mask_reg[21]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[21]_i_13_n_0\,
      I1 => \irq_mask[21]_i_14_n_0\,
      O => \irq_mask_reg[21]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[22]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[22]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[23]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[23]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[23]_i_11_n_0\,
      I1 => \irq_mask[23]_i_12_n_0\,
      O => \irq_mask_reg[23]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[23]_i_13_n_0\,
      I1 => \irq_mask[23]_i_14_n_0\,
      O => \irq_mask_reg[23]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[24]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[24]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[24]_i_11_n_0\,
      I1 => \irq_mask[24]_i_12_n_0\,
      O => \irq_mask_reg[24]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[24]_i_13_n_0\,
      I1 => \irq_mask[24]_i_14_n_0\,
      O => \irq_mask_reg[24]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[25]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[25]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[25]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \irq_mask_reg[25]_i_5_n_0\,
      I1 => \irq_mask_reg[25]_i_6_n_0\,
      O => \irq_mask_reg[25]_i_2_n_0\,
      S => \decoded_rs1_reg_n_0_[3]\
    );
\irq_mask_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \irq_mask_reg[25]_i_7_n_0\,
      I1 => \irq_mask_reg[25]_i_8_n_0\,
      O => \irq_mask_reg[25]_i_3_n_0\,
      S => \decoded_rs1_reg_n_0_[3]\
    );
\irq_mask_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[25]_i_9_n_0\,
      I1 => \irq_mask[25]_i_10_n_0\,
      O => \irq_mask_reg[25]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[25]_i_11_n_0\,
      I1 => \irq_mask[25]_i_12_n_0\,
      O => \irq_mask_reg[25]_i_6_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[25]_i_13_n_0\,
      I1 => \irq_mask[25]_i_14_n_0\,
      O => \irq_mask_reg[25]_i_7_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[25]_i_15_n_0\,
      I1 => \irq_mask[25]_i_16_n_0\,
      O => \irq_mask_reg[25]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[26]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[26]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[27]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[27]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[28]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[28]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[29]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[29]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[29]_i_11_n_0\,
      I1 => \irq_mask[29]_i_12_n_0\,
      O => \irq_mask_reg[29]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[29]_i_13_n_0\,
      I1 => \irq_mask[29]_i_14_n_0\,
      O => \irq_mask_reg[29]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[2]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[2]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[30]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[30]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[30]_i_13_n_0\,
      I1 => \irq_mask[30]_i_14_n_0\,
      O => \irq_mask_reg[30]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[30]_i_15_n_0\,
      I1 => \irq_mask[30]_i_16_n_0\,
      O => \irq_mask_reg[30]_i_9_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[31]_i_2_n_0\,
      Q => \irq_mask_reg_n_0_[31]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[3]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[3]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[4]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[4]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[5]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[5]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[6]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[6]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[6]_i_11_n_0\,
      I1 => \irq_mask[6]_i_12_n_0\,
      O => \irq_mask_reg[6]_i_5_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \irq_mask[6]_i_13_n_0\,
      I1 => \irq_mask[6]_i_14_n_0\,
      O => \irq_mask_reg[6]_i_8_n_0\,
      S => \decoded_rs1_reg_n_0_[2]\
    );
\irq_mask_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[7]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[7]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[8]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[8]\,
      S => clear_prefetched_high_word2
    );
\irq_mask_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[9]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[9]\,
      S => clear_prefetched_high_word2
    );
\irq_pending[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \irq_pending[0]_i_2_n_0\,
      I1 => resetn,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => \irq_mask_reg_n_0_[0]\,
      I4 => \cpu_state_reg_n_0_[6]\,
      O => \irq_pending[0]_i_1_n_0\
    );
\irq_pending[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEEEEEEEE"
    )
        port map (
      I0 => irq(0),
      I1 => irq_pending(0),
      I2 => \timer[31]_i_4_n_0\,
      I3 => \timer_reg_n_0_[0]\,
      I4 => \timer[31]_i_5_n_0\,
      I5 => \timer[31]_i_3_n_0\,
      O => \irq_pending[0]_i_2_n_0\
    );
\irq_pending[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[10]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(10),
      I5 => irq(10),
      O => \irq_pending[10]_i_1_n_0\
    );
\irq_pending[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[11]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(11),
      I5 => irq(11),
      O => \irq_pending[11]_i_1_n_0\
    );
\irq_pending[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[12]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(12),
      I5 => irq(12),
      O => \irq_pending[12]_i_1_n_0\
    );
\irq_pending[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[13]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(13),
      I5 => irq(13),
      O => \irq_pending[13]_i_1_n_0\
    );
\irq_pending[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[14]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(14),
      I5 => irq(14),
      O => \irq_pending[14]_i_1_n_0\
    );
\irq_pending[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[15]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(15),
      I5 => irq(15),
      O => \irq_pending[15]_i_1_n_0\
    );
\irq_pending[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[16]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(16),
      I5 => irq(16),
      O => \irq_pending[16]_i_1_n_0\
    );
\irq_pending[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[17]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(17),
      I5 => irq(17),
      O => \irq_pending[17]_i_1_n_0\
    );
\irq_pending[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[18]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(18),
      I5 => irq(18),
      O => \irq_pending[18]_i_1_n_0\
    );
\irq_pending[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[19]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(19),
      I5 => irq(19),
      O => \irq_pending[19]_i_1_n_0\
    );
\irq_pending[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => resetn,
      I2 => dbg_ascii_instr_inferred_i_73_n_0,
      I3 => \irq_mask_reg_n_0_[1]\,
      I4 => irq_active_reg_n_0,
      I5 => \irq_pending[1]_i_2_n_0\,
      O => \irq_pending[1]_i_1_n_0\
    );
\irq_pending[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(1),
      I5 => irq(1),
      O => \irq_pending[1]_i_2_n_0\
    );
\irq_pending[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[20]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(20),
      I5 => irq(20),
      O => \irq_pending[20]_i_1_n_0\
    );
\irq_pending[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[21]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(21),
      I5 => irq(21),
      O => \irq_pending[21]_i_1_n_0\
    );
\irq_pending[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[22]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(22),
      I5 => irq(22),
      O => \irq_pending[22]_i_1_n_0\
    );
\irq_pending[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[23]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(23),
      I5 => irq(23),
      O => \irq_pending[23]_i_1_n_0\
    );
\irq_pending[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[24]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(24),
      I5 => irq(24),
      O => \irq_pending[24]_i_1_n_0\
    );
\irq_pending[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[25]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(25),
      I5 => irq(25),
      O => \irq_pending[25]_i_1_n_0\
    );
\irq_pending[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[26]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(26),
      I5 => irq(26),
      O => \irq_pending[26]_i_1_n_0\
    );
\irq_pending[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[27]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(27),
      I5 => irq(27),
      O => \irq_pending[27]_i_1_n_0\
    );
\irq_pending[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[28]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(28),
      I5 => irq(28),
      O => \irq_pending[28]_i_1_n_0\
    );
\irq_pending[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[29]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(29),
      I5 => irq(29),
      O => \irq_pending[29]_i_1_n_0\
    );
\irq_pending[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545050505FF"
    )
        port map (
      I0 => \irq_pending[2]_i_2_n_0\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => \irq_pending[2]_i_3_n_0\,
      I4 => irq_active_reg_n_0,
      I5 => \irq_mask_reg_n_0_[2]\,
      O => \irq_pending[2]_i_1_n_0\
    );
\irq_pending[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => irq(2),
      I1 => irq_pending(2),
      I2 => resetn,
      O => \irq_pending[2]_i_2_n_0\
    );
\irq_pending[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \reg_pc_reg_n_0_[0]\,
      I3 => resetn,
      O => \irq_pending[2]_i_3_n_0\
    );
\irq_pending[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[30]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(30),
      I5 => irq(30),
      O => \irq_pending[30]_i_1_n_0\
    );
\irq_pending[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[31]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(31),
      I5 => irq(31),
      O => \irq_pending[31]_i_1_n_0\
    );
\irq_pending[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => latched_branch_reg_n_0,
      I3 => latched_store_reg_n_0,
      I4 => \cpu_state_reg_n_0_[6]\,
      O => \irq_pending[31]_i_2_n_0\
    );
\irq_pending[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000444444444"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \irq_pending[31]_i_4_n_0\,
      I2 => latched_store_reg_n_0,
      I3 => latched_branch_reg_n_0,
      I4 => \eoi[31]_i_3_n_0\,
      I5 => \cpu_state_reg_n_0_[6]\,
      O => \irq_pending[31]_i_3_n_0\
    );
\irq_pending[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \cpu_state_reg_n_0_[7]\,
      O => \irq_pending[31]_i_4_n_0\
    );
\irq_pending[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[3]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(3),
      I5 => irq(3),
      O => \irq_pending[3]_i_1_n_0\
    );
\irq_pending[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[4]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(4),
      I5 => irq(4),
      O => \irq_pending[4]_i_1_n_0\
    );
\irq_pending[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[5]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(5),
      I5 => irq(5),
      O => \irq_pending[5]_i_1_n_0\
    );
\irq_pending[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[6]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(6),
      I5 => irq(6),
      O => \irq_pending[6]_i_1_n_0\
    );
\irq_pending[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[7]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(7),
      I5 => irq(7),
      O => \irq_pending[7]_i_1_n_0\
    );
\irq_pending[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[8]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(8),
      I5 => irq(8),
      O => \irq_pending[8]_i_1_n_0\
    );
\irq_pending[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[9]\,
      I1 => \irq_pending[31]_i_2_n_0\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => irq_pending(9),
      I5 => irq(9),
      O => \irq_pending[9]_i_1_n_0\
    );
\irq_pending_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[0]_i_1_n_0\,
      Q => irq_pending(0),
      R => '0'
    );
\irq_pending_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[10]_i_1_n_0\,
      Q => irq_pending(10),
      R => '0'
    );
\irq_pending_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[11]_i_1_n_0\,
      Q => irq_pending(11),
      R => '0'
    );
\irq_pending_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[12]_i_1_n_0\,
      Q => irq_pending(12),
      R => '0'
    );
\irq_pending_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[13]_i_1_n_0\,
      Q => irq_pending(13),
      R => '0'
    );
\irq_pending_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[14]_i_1_n_0\,
      Q => irq_pending(14),
      R => '0'
    );
\irq_pending_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[15]_i_1_n_0\,
      Q => irq_pending(15),
      R => '0'
    );
\irq_pending_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[16]_i_1_n_0\,
      Q => irq_pending(16),
      R => '0'
    );
\irq_pending_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[17]_i_1_n_0\,
      Q => irq_pending(17),
      R => '0'
    );
\irq_pending_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[18]_i_1_n_0\,
      Q => irq_pending(18),
      R => '0'
    );
\irq_pending_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[19]_i_1_n_0\,
      Q => irq_pending(19),
      R => '0'
    );
\irq_pending_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[1]_i_1_n_0\,
      Q => irq_pending(1),
      R => '0'
    );
\irq_pending_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[20]_i_1_n_0\,
      Q => irq_pending(20),
      R => '0'
    );
\irq_pending_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[21]_i_1_n_0\,
      Q => irq_pending(21),
      R => '0'
    );
\irq_pending_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[22]_i_1_n_0\,
      Q => irq_pending(22),
      R => '0'
    );
\irq_pending_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[23]_i_1_n_0\,
      Q => irq_pending(23),
      R => '0'
    );
\irq_pending_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[24]_i_1_n_0\,
      Q => irq_pending(24),
      R => '0'
    );
\irq_pending_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[25]_i_1_n_0\,
      Q => irq_pending(25),
      R => '0'
    );
\irq_pending_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[26]_i_1_n_0\,
      Q => irq_pending(26),
      R => '0'
    );
\irq_pending_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[27]_i_1_n_0\,
      Q => irq_pending(27),
      R => '0'
    );
\irq_pending_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[28]_i_1_n_0\,
      Q => irq_pending(28),
      R => '0'
    );
\irq_pending_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[29]_i_1_n_0\,
      Q => irq_pending(29),
      R => '0'
    );
\irq_pending_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[2]_i_1_n_0\,
      Q => irq_pending(2),
      R => '0'
    );
\irq_pending_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[30]_i_1_n_0\,
      Q => irq_pending(30),
      R => '0'
    );
\irq_pending_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[31]_i_1_n_0\,
      Q => irq_pending(31),
      R => '0'
    );
\irq_pending_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[3]_i_1_n_0\,
      Q => irq_pending(3),
      R => '0'
    );
\irq_pending_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[4]_i_1_n_0\,
      Q => irq_pending(4),
      R => '0'
    );
\irq_pending_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[5]_i_1_n_0\,
      Q => irq_pending(5),
      R => '0'
    );
\irq_pending_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[6]_i_1_n_0\,
      Q => irq_pending(6),
      R => '0'
    );
\irq_pending_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[7]_i_1_n_0\,
      Q => irq_pending(7),
      R => '0'
    );
\irq_pending_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[8]_i_1_n_0\,
      Q => irq_pending(8),
      R => '0'
    );
\irq_pending_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[9]_i_1_n_0\,
      Q => irq_pending(9),
      R => '0'
    );
\irq_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD02"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \irq_state[1]_i_2_n_0\,
      I2 => \irq_state_reg_n_0_[1]\,
      I3 => \irq_state_reg_n_0_[0]\,
      O => \irq_state[0]_i_1_n_0\
    );
\irq_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD20"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \irq_state[1]_i_2_n_0\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_state_reg_n_0_[1]\,
      O => \irq_state[1]_i_1_n_0\
    );
\irq_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \irq_state_reg_n_0_[0]\,
      I2 => dbg_next_i_2_n_0,
      I3 => decoder_trigger_reg_n_0,
      O => \irq_state[1]_i_2_n_0\
    );
\irq_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_state[0]_i_1_n_0\,
      Q => \irq_state_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\irq_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_state[1]_i_1_n_0\,
      Q => \irq_state_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
is_alu_reg_imm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04040400"
    )
        port map (
      I0 => is_alu_reg_imm_i_2_n_0,
      I1 => is_alu_reg_imm_i_3_n_0,
      I2 => is_alu_reg_imm_i_4_n_0,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => is_alu_reg_imm_i_5_n_0,
      O => is_alu_reg_imm_i_1_n_0
    );
is_alu_reg_imm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA000CFFFF00FF"
    )
        port map (
      I0 => p_22_in,
      I1 => is_alu_reg_imm_i_6_n_0,
      I2 => is_alu_reg_imm_i_7_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \decoded_rs1[4]_i_3_n_0\,
      O => is_alu_reg_imm_i_2_n_0
    );
is_alu_reg_imm_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => p_22_in,
      I2 => instr_jalr_i_3_n_0,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      O => is_alu_reg_imm_i_3_n_0
    );
is_alu_reg_imm_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A088AAAA"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      I3 => \mem_rdata_q[11]_i_2_n_0\,
      I4 => \mem_rdata_q[26]_i_7_n_0\,
      O => is_alu_reg_imm_i_4_n_0
    );
is_alu_reg_imm_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      I2 => \mem_rdata_q[6]_i_2_n_0\,
      I3 => \mem_rdata_q[2]_i_1_n_0\,
      I4 => \mem_rdata_q[4]_i_1_n_0\,
      I5 => compressed_instr_i_1_n_0,
      O => is_alu_reg_imm_i_5_n_0
    );
is_alu_reg_imm_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[8]_i_3_n_0\,
      O => is_alu_reg_imm_i_6_n_0
    );
is_alu_reg_imm_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_4_n_0\,
      I1 => \mem_rdata_q[10]_i_1_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => p_22_in,
      O => is_alu_reg_imm_i_7_n_0
    );
is_alu_reg_imm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => is_alu_reg_imm_i_1_n_0,
      Q => is_alu_reg_imm,
      R => '0'
    );
is_alu_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => is_alu_reg_reg_i_2_n_0,
      I1 => is_alu_reg_reg_i_3_n_0,
      I2 => instr_jalr_i_3_n_0,
      I3 => is_alu_reg_reg_i_4_n_0,
      I4 => is_sb_sh_sw_i_8_n_0,
      I5 => instr_lui_i_2_n_0,
      O => is_alu_reg_reg_i_1_n_0
    );
is_alu_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      O => is_alu_reg_reg_i_2_n_0
    );
is_alu_reg_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_7_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      O => is_alu_reg_reg_i_3_n_0
    );
is_alu_reg_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      O => is_alu_reg_reg_i_4_n_0
    );
is_alu_reg_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => is_alu_reg_reg_i_1_n_0,
      Q => is_alu_reg_reg,
      R => '0'
    );
is_beq_bne_blt_bge_bltu_bgeu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFFFFF04FF0000"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => instr_jal_i_2_n_0,
      I2 => is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0,
      I3 => is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0,
      I4 => instr_lui0,
      I5 => is_beq_bne_blt_bge_bltu_bgeu,
      O => is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0
    );
is_beq_bne_blt_bge_bltu_bgeu_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => \mem_rdata_q[3]_i_1_n_0\,
      I2 => \mem_rdata_q[4]_i_1_n_0\,
      O => is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    );
is_beq_bne_blt_bge_bltu_bgeu_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      O => is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0
    );
is_beq_bne_blt_bge_bltu_bgeu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0,
      Q => is_beq_bne_blt_bge_bltu_bgeu,
      R => clear_prefetched_high_word2
    );
is_compare_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => is_beq_bne_blt_bge_bltu_bgeu,
      I1 => instr_slt,
      I2 => instr_slti,
      I3 => is_compare_i_2_n_0,
      I4 => resetn,
      I5 => is_lui_auipc_jal_jalr_addi_add_sub0,
      O => is_compare_i_1_n_0
    );
is_compare_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_sltiu,
      O => is_compare_i_2_n_0
    );
is_compare_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_compare_i_1_n_0,
      Q => is_compare,
      R => '0'
    );
is_jalr_addi_slti_sltiu_xori_ori_andi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => instr_jalr,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_alu_reg_imm,
      O => is_jalr_addi_slti_sltiu_xori_ori_andi0
    );
is_jalr_addi_slti_sltiu_xori_ori_andi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => is_jalr_addi_slti_sltiu_xori_ori_andi0,
      Q => is_jalr_addi_slti_sltiu_xori_ori_andi,
      R => '0'
    );
is_lb_lh_lw_lbu_lhu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000A03FA000"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_2_n_0,
      I1 => instr_jalr_i_4_n_0,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[19]_i_5_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_1_n_0
    );
is_lb_lh_lw_lbu_lhu_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      I2 => \mem_rdata_q[4]_i_1_n_0\,
      I3 => \mem_rdata_q[3]_i_1_n_0\,
      I4 => \mem_rdata_q[2]_i_1_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_2_n_0
    );
is_lb_lh_lw_lbu_lhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => is_lb_lh_lw_lbu_lhu_i_1_n_0,
      Q => is_lb_lh_lw_lbu_lhu,
      R => '0'
    );
is_lbu_lhu_lw_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_lhu,
      I1 => instr_lw,
      I2 => instr_lbu,
      O => is_lbu_lhu_lw_i_1_n_0
    );
is_lbu_lhu_lw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lbu_lhu_lw_i_1_n_0,
      Q => is_lbu_lhu_lw,
      R => '0'
    );
is_lui_auipc_jal_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => instr_jal,
      O => is_lui_auipc_jal_i_1_n_0
    );
is_lui_auipc_jal_jalr_addi_add_sub_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => instr_add,
      I1 => instr_sub,
      I2 => instr_addi,
      I3 => instr_jalr,
      I4 => \decoded_imm[0]_i_2_n_0\,
      I5 => is_lui_auipc_jal_jalr_addi_add_sub0,
      O => is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0
    );
is_lui_auipc_jal_jalr_addi_add_sub_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0,
      Q => is_lui_auipc_jal_jalr_addi_add_sub,
      R => '0'
    );
is_lui_auipc_jal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lui_auipc_jal_i_1_n_0,
      Q => is_lui_auipc_jal,
      R => '0'
    );
is_sb_sh_sw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002AA00000222"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => is_sb_sh_sw_i_4_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => is_sb_sh_sw_i_6_n_0,
      I5 => compressed_instr_i_1_n_0,
      O => instr_lui0
    );
is_sb_sh_sw_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_sb_sh_sw_i_10_n_0
    );
is_sb_sh_sw_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => mem_do_prefetch_reg_n_0,
      I2 => mem_do_rinst_reg_n_0,
      O => is_sb_sh_sw_i_11_n_0
    );
is_sb_sh_sw_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[1]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[1]\,
      O => is_sb_sh_sw_i_12_n_0
    );
is_sb_sh_sw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[4]_i_1_n_0\,
      I2 => is_sb_sh_sw_i_7_n_0,
      I3 => is_sb_sh_sw_i_8_n_0,
      I4 => is_sb_sh_sw_i_9_n_0,
      I5 => is_sb_sh_sw_i_10_n_0,
      O => is_sb_sh_sw_i_2_n_0
    );
is_sb_sh_sw_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E200"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[1]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[1]\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => mem_do_prefetch_reg_n_0,
      I5 => mem_la_secondword,
      O => is_sb_sh_sw_i_3_n_0
    );
is_sb_sh_sw_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => mem_do_rinst_reg_n_0,
      O => is_sb_sh_sw_i_4_n_0
    );
is_sb_sh_sw_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777077777"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_ready,
      I2 => mem_do_rinst_reg_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => is_sb_sh_sw_i_12_n_0,
      I5 => mem_la_read_INST_0_i_5_n_0,
      O => is_sb_sh_sw_i_5_n_0
    );
is_sb_sh_sw_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF01FF01FFFFFF"
    )
        port map (
      I0 => mem_do_wdata,
      I1 => mem_do_rdata,
      I2 => mem_do_rinst_reg_n_0,
      I3 => resetn,
      I4 => \mem_state_reg_n_0_[0]\,
      I5 => \mem_state_reg_n_0_[1]\,
      O => is_sb_sh_sw_i_6_n_0
    );
is_sb_sh_sw_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[15]_i_2_n_0\,
      I1 => \mem_rdata_q[6]_i_2_n_0\,
      O => is_sb_sh_sw_i_7_n_0
    );
is_sb_sh_sw_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => is_sb_sh_sw_i_8_n_0
    );
is_sb_sh_sw_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      O => is_sb_sh_sw_i_9_n_0
    );
is_sb_sh_sw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => instr_lui0,
      D => is_sb_sh_sw_i_2_n_0,
      Q => is_sb_sh_sw,
      R => '0'
    );
is_slli_srli_srai_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => decoder_pseudo_trigger_reg_n_0,
      O => is_lui_auipc_jal_jalr_addi_add_sub0
    );
is_slli_srli_srai_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008C00"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => is_slli_srli_srai_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => is_alu_reg_imm,
      I4 => is_slli_srli_srai_i_4_n_0,
      I5 => is_slli_srli_srai_i_5_n_0,
      O => is_slli_srli_srai0
    );
is_slli_srli_srai_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      O => is_slli_srli_srai_i_3_n_0
    );
is_slli_srli_srai_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[26]\,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      O => is_slli_srli_srai_i_4_n_0
    );
is_slli_srli_srai_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      O => is_slli_srli_srai_i_5_n_0
    );
is_slli_srli_srai_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => is_slli_srli_srai0,
      Q => is_slli_srli_srai,
      R => '0'
    );
is_slti_blt_slt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_blt,
      I1 => instr_slt,
      I2 => instr_slti,
      O => is_slti_blt_slt_i_1_n_0
    );
is_slti_blt_slt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_slti_blt_slt_i_1_n_0,
      Q => is_slti_blt_slt,
      R => '0'
    );
is_sltiu_bltu_sltu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_bltu,
      I1 => instr_sltiu,
      I2 => instr_sltu,
      O => is_sltiu_bltu_sltu_i_1_n_0
    );
is_sltiu_bltu_sltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_sltiu_bltu_sltu_i_1_n_0,
      Q => is_sltiu_bltu_sltu,
      R => '0'
    );
last_mem_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_ready,
      O => last_mem_valid0
    );
last_mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_mem_valid0,
      Q => last_mem_valid,
      R => clear_prefetched_high_word2
    );
latched_branch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACAFACACACA0"
    )
        port map (
      I0 => latched_branch_i_2_n_0,
      I1 => latched_branch_i_3_n_0,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => latched_branch_i_4_n_0,
      I5 => latched_branch_reg_n_0,
      O => latched_branch_i_1_n_0
    );
latched_branch_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \alu_out_q[0]_i_3_n_0\,
      I1 => is_beq_bne_blt_bge_bltu_bgeu,
      I2 => instr_jalr,
      O => latched_branch_i_2_n_0
    );
latched_branch_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => instr_jal,
      I2 => \count_instr[0]_i_3_n_0\,
      I3 => decoder_trigger_reg_n_0,
      O => latched_branch_i_3_n_0
    );
latched_branch_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => instr_retirq,
      O => latched_branch_i_4_n_0
    );
latched_branch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_branch_i_1_n_0,
      Q => latched_branch_reg_n_0,
      R => clear_prefetched_high_word2
    );
latched_compr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => compressed_instr,
      I1 => \irq_state[1]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => resetn,
      I4 => latched_compr_reg_n_0,
      O => latched_compr_i_1_n_0
    );
latched_compr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_compr_i_1_n_0,
      Q => latched_compr_reg_n_0,
      R => '0'
    );
latched_is_lb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0008"
    )
        port map (
      I0 => instr_lb,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \reg_op1[31]_i_4_n_0\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => latched_is_lb_reg_n_0,
      O => latched_is_lb_i_1_n_0
    );
latched_is_lb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lb_i_1_n_0,
      Q => latched_is_lb_reg_n_0,
      R => clear_prefetched_high_word2
    );
latched_is_lh_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0008"
    )
        port map (
      I0 => instr_lh,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \reg_op1[31]_i_4_n_0\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => latched_is_lh_reg_n_0,
      O => latched_is_lh_i_1_n_0
    );
latched_is_lh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lh_i_1_n_0,
      Q => latched_is_lh_reg_n_0,
      R => clear_prefetched_high_word2
    );
latched_is_lu_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0008"
    )
        port map (
      I0 => is_lbu_lhu_lw,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \reg_op1[31]_i_4_n_0\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => latched_is_lu_reg_n_0,
      O => latched_is_lu_i_1_n_0
    );
latched_is_lu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lu_i_1_n_0,
      Q => latched_is_lu_reg_n_0,
      R => clear_prefetched_high_word2
    );
\latched_rd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => \irq_state[1]_i_2_n_0\,
      I2 => \decoded_rd_reg_n_0_[0]\,
      I3 => \cpu_state_reg_n_0_[6]\,
      I4 => \latched_rd_reg_n_0_[0]\,
      I5 => \cpu_state_reg[5]_rep_n_0\,
      O => \latched_rd[0]_i_1_n_0\
    );
\latched_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[1]\,
      I1 => \cpu_state_reg[5]_rep_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \decoded_rd_reg_n_0_[1]\,
      I4 => \irq_state[1]_i_2_n_0\,
      O => \latched_rd[1]_i_1_n_0\
    );
\latched_rd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[2]\,
      I1 => \cpu_state_reg[5]_rep_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \decoded_rd_reg_n_0_[2]\,
      I4 => \irq_state[1]_i_2_n_0\,
      O => \latched_rd[2]_i_1_n_0\
    );
\latched_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[3]\,
      I1 => \cpu_state_reg[5]_rep_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \decoded_rd_reg_n_0_[3]\,
      I4 => \irq_state[1]_i_2_n_0\,
      O => \latched_rd[3]_i_1_n_0\
    );
\latched_rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \latched_rd_reg_n_0_[4]\,
      I1 => \cpu_state_reg[5]_rep_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \decoded_rd_reg_n_0_[4]\,
      I4 => \irq_state[1]_i_2_n_0\,
      O => \latched_rd[4]_i_1_n_0\
    );
\latched_rd[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[3]\,
      I1 => is_beq_bne_blt_bge_bltu_bgeu,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => instr_setq,
      I4 => \cpu_state_reg_n_0_[6]\,
      O => latched_rd
    );
\latched_rd[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \irq_state[1]_i_2_n_0\,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      O => \latched_rd[5]_i_2_n_0\
    );
\latched_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => latched_rd,
      D => \latched_rd[0]_i_1_n_0\,
      Q => \latched_rd_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\latched_rd_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => latched_rd,
      D => \latched_rd[1]_i_1_n_0\,
      Q => \latched_rd_reg_n_0_[1]\,
      S => clear_prefetched_high_word2
    );
\latched_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => latched_rd,
      D => \latched_rd[2]_i_1_n_0\,
      Q => \latched_rd_reg_n_0_[2]\,
      R => clear_prefetched_high_word2
    );
\latched_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => latched_rd,
      D => \latched_rd[3]_i_1_n_0\,
      Q => \latched_rd_reg_n_0_[3]\,
      R => clear_prefetched_high_word2
    );
\latched_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => latched_rd,
      D => \latched_rd[4]_i_1_n_0\,
      Q => \latched_rd_reg_n_0_[4]\,
      R => clear_prefetched_high_word2
    );
\latched_rd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => latched_rd,
      D => \latched_rd[5]_i_2_n_0\,
      Q => \latched_rd_reg_n_0_[5]\,
      R => clear_prefetched_high_word2
    );
latched_stalu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => is_beq_bne_blt_bge_bltu_bgeu,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => latched_stalu_reg_n_0,
      O => latched_stalu_i_1_n_0
    );
latched_stalu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_stalu_i_1_n_0,
      Q => latched_stalu_reg_n_0,
      R => clear_prefetched_high_word2
    );
latched_store_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => latched_store_i_2_n_0,
      I1 => latched_store,
      I2 => latched_store_reg_n_0,
      O => latched_store_i_1_n_0
    );
latched_store_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBBBAFFFEFFFE"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[3]\,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => \reg_next_pc[1]_i_4_n_0\,
      I4 => \alu_out_q[0]_i_3_n_0\,
      I5 => is_beq_bne_blt_bge_bltu_bgeu,
      O => latched_store_i_2_n_0
    );
latched_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF15FF55"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[7]\,
      I1 => \cached_ascii_instr[54]_i_3_n_0\,
      I2 => \cached_ascii_instr[35]_i_2_n_0\,
      I3 => \cpu_state_reg_n_0_[3]\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \cpu_state_reg_n_0_[1]\,
      O => latched_store
    );
latched_store_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => latched_store_i_1_n_0,
      Q => latched_store_reg_n_0,
      S => clear_prefetched_high_word2
    );
\mem_16bit_buffer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000888880008"
    )
        port map (
      I0 => mem_instr_i_4_n_0,
      I1 => \mem_16bit_buffer[15]_i_2_n_0\,
      I2 => \mem_16bit_buffer[15]_i_3_n_0\,
      I3 => mem_do_rdata,
      I4 => \^mem_la_read\,
      I5 => mem_la_read_INST_0_i_3_n_0,
      O => mem_16bit_buffer
    );
\mem_16bit_buffer[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_state_reg_n_0_[1]\,
      O => \mem_16bit_buffer[15]_i_2_n_0\
    );
\mem_16bit_buffer[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => mem_rdata(1),
      I2 => mem_rdata(0),
      O => \mem_16bit_buffer[15]_i_3_n_0\
    );
\mem_16bit_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(16),
      Q => \mem_16bit_buffer_reg_n_0_[0]\,
      R => '0'
    );
\mem_16bit_buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(26),
      Q => \mem_16bit_buffer_reg_n_0_[10]\,
      R => '0'
    );
\mem_16bit_buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(27),
      Q => \mem_16bit_buffer_reg_n_0_[11]\,
      R => '0'
    );
\mem_16bit_buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(28),
      Q => \mem_16bit_buffer_reg_n_0_[12]\,
      R => '0'
    );
\mem_16bit_buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(29),
      Q => \mem_16bit_buffer_reg_n_0_[13]\,
      R => '0'
    );
\mem_16bit_buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(30),
      Q => \mem_16bit_buffer_reg_n_0_[14]\,
      R => '0'
    );
\mem_16bit_buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(31),
      Q => \mem_16bit_buffer_reg_n_0_[15]\,
      R => '0'
    );
\mem_16bit_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(17),
      Q => \mem_16bit_buffer_reg_n_0_[1]\,
      R => '0'
    );
\mem_16bit_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(18),
      Q => \mem_16bit_buffer_reg_n_0_[2]\,
      R => '0'
    );
\mem_16bit_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(19),
      Q => \mem_16bit_buffer_reg_n_0_[3]\,
      R => '0'
    );
\mem_16bit_buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(20),
      Q => \mem_16bit_buffer_reg_n_0_[4]\,
      R => '0'
    );
\mem_16bit_buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(21),
      Q => \mem_16bit_buffer_reg_n_0_[5]\,
      R => '0'
    );
\mem_16bit_buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(22),
      Q => \mem_16bit_buffer_reg_n_0_[6]\,
      R => '0'
    );
\mem_16bit_buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(23),
      Q => \mem_16bit_buffer_reg_n_0_[7]\,
      R => '0'
    );
\mem_16bit_buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(24),
      Q => \mem_16bit_buffer_reg_n_0_[8]\,
      R => '0'
    );
\mem_16bit_buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_rdata(25),
      Q => \mem_16bit_buffer_reg_n_0_[9]\,
      R => '0'
    );
\mem_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000055550000"
    )
        port map (
      I0 => \^trap\,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => mem_do_wdata,
      I4 => resetn,
      I5 => mem_la_read_INST_0_i_1_n_0,
      O => \mem_addr[31]_i_1_n_0\
    );
\mem_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(8),
      Q => mem_addr(8),
      R => '0'
    );
\mem_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(9),
      Q => mem_addr(9),
      R => '0'
    );
\mem_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(10),
      Q => mem_addr(10),
      R => '0'
    );
\mem_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(11),
      Q => mem_addr(11),
      R => '0'
    );
\mem_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(12),
      Q => mem_addr(12),
      R => '0'
    );
\mem_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(13),
      Q => mem_addr(13),
      R => '0'
    );
\mem_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(14),
      Q => mem_addr(14),
      R => '0'
    );
\mem_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(15),
      Q => mem_addr(15),
      R => '0'
    );
\mem_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(16),
      Q => mem_addr(16),
      R => '0'
    );
\mem_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(17),
      Q => mem_addr(17),
      R => '0'
    );
\mem_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(18),
      Q => mem_addr(18),
      R => '0'
    );
\mem_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(19),
      Q => mem_addr(19),
      R => '0'
    );
\mem_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(20),
      Q => mem_addr(20),
      R => '0'
    );
\mem_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(21),
      Q => mem_addr(21),
      R => '0'
    );
\mem_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(22),
      Q => mem_addr(22),
      R => '0'
    );
\mem_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(23),
      Q => mem_addr(23),
      R => '0'
    );
\mem_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(24),
      Q => mem_addr(24),
      R => '0'
    );
\mem_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(25),
      Q => mem_addr(25),
      R => '0'
    );
\mem_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(26),
      Q => mem_addr(26),
      R => '0'
    );
\mem_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(27),
      Q => mem_addr(27),
      R => '0'
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(0),
      Q => mem_addr(0),
      R => '0'
    );
\mem_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(28),
      Q => mem_addr(28),
      R => '0'
    );
\mem_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(29),
      Q => mem_addr(29),
      R => '0'
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(1),
      Q => mem_addr(1),
      R => '0'
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(2),
      Q => mem_addr(2),
      R => '0'
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(3),
      Q => mem_addr(3),
      R => '0'
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(4),
      Q => mem_addr(4),
      R => '0'
    );
\mem_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(5),
      Q => mem_addr(5),
      R => '0'
    );
\mem_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(6),
      Q => mem_addr(6),
      R => '0'
    );
\mem_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \^mem_la_addr\(7),
      Q => mem_addr(7),
      R => '0'
    );
mem_do_prefetch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2A2AEA"
    )
        port map (
      I0 => mem_do_prefetch_reg_n_0,
      I1 => resetn,
      I2 => mem_do_prefetch_i_2_n_0,
      I3 => instr_retirq,
      I4 => instr_jalr,
      I5 => mem_do_prefetch_i_3_n_0,
      O => mem_do_prefetch_i_1_n_0
    );
mem_do_prefetch_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => decoder_trigger_reg_n_0,
      I3 => instr_jal,
      O => mem_do_prefetch_i_2_n_0
    );
mem_do_prefetch_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557FF55555777"
    )
        port map (
      I0 => resetn,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => is_sb_sh_sw_i_4_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => is_sb_sh_sw_i_6_n_0,
      I5 => compressed_instr_i_1_n_0,
      O => mem_do_prefetch_i_3_n_0
    );
mem_do_prefetch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_prefetch_i_1_n_0,
      Q => mem_do_prefetch_reg_n_0,
      R => '0'
    );
mem_do_rdata_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555755500003000"
    )
        port map (
      I0 => mem_do_prefetch_i_3_n_0,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => mem_do_rdata_i_2_n_0,
      I3 => resetn,
      I4 => \cpu_state_reg_n_0_[1]\,
      I5 => mem_do_rdata,
      O => mem_do_rdata_i_1_n_0
    );
mem_do_rdata_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      O => mem_do_rdata_i_2_n_0
    );
mem_do_rdata_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_rdata_i_1_n_0,
      Q => mem_do_rdata,
      R => '0'
    );
mem_do_rinst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF320232023202"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => mem_do_prefetch_i_3_n_0,
      I2 => mem_do_rinst4_out,
      I3 => mem_do_rinst,
      I4 => resetn,
      I5 => decoder_trigger_i_2_n_0,
      O => mem_do_rinst_i_1_n_0
    );
mem_do_rinst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFEFAAAAAAAA"
    )
        port map (
      I0 => mem_do_rinst_i_4_n_0,
      I1 => is_lb_lh_lw_lbu_lhu,
      I2 => \cpu_state[3]_i_3_n_0\,
      I3 => dbg_ascii_instr_inferred_i_73_n_0,
      I4 => \cpu_state[6]_i_3_n_0\,
      I5 => \reg_op2[7]_i_1_n_0\,
      O => mem_do_rinst4_out
    );
mem_do_rinst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => mem_do_rinst_i_5_n_0,
      I2 => instr_jal,
      I3 => \reg_next_pc[31]_i_3_n_0\,
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => mem_do_rinst_i_6_n_0,
      O => mem_do_rinst
    );
mem_do_rinst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn,
      I1 => \cpu_state_reg_n_0_[6]\,
      O => mem_do_rinst_i_4_n_0
    );
mem_do_rinst_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => do_waitirq_reg_n_0,
      O => mem_do_rinst_i_5_n_0
    );
mem_do_rinst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => mem_do_rinst_i_7_n_0,
      I1 => \cpu_state[3]_i_3_n_0\,
      I2 => is_sb_sh_sw,
      I3 => mem_do_prefetch_reg_n_0,
      I4 => \cpu_state[0]_i_2_n_0\,
      I5 => \cpu_state_reg[5]_rep_n_0\,
      O => mem_do_rinst_i_6_n_0
    );
mem_do_rinst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \cpu_state_reg_n_0_[6]\,
      O => mem_do_rinst_i_7_n_0
    );
mem_do_rinst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_rinst_i_1_n_0,
      Q => mem_do_rinst_reg_n_0,
      R => '0'
    );
mem_do_wdata_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => resetn,
      I1 => mem_do_prefetch_i_3_n_0,
      I2 => \reg_op1[31]_i_3_n_0\,
      I3 => mem_do_wdata,
      O => mem_do_wdata_i_1_n_0
    );
mem_do_wdata_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_wdata_i_1_n_0,
      Q => mem_do_wdata,
      R => '0'
    );
mem_instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13FFFFFF11000000"
    )
        port map (
      I0 => mem_instr_i_2_n_0,
      I1 => mem_do_wdata,
      I2 => mem_do_rdata,
      I3 => mem_instr_i_3_n_0,
      I4 => mem_instr_i_4_n_0,
      I5 => \^mem_instr\,
      O => mem_instr_i_1_n_0
    );
mem_instr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => mem_do_prefetch_reg_n_0,
      O => mem_instr_i_2_n_0
    );
mem_instr_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      O => mem_instr_i_3_n_0
    );
mem_instr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => \^trap\,
      O => mem_instr_i_4_n_0
    );
mem_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_instr_i_1_n_0,
      Q => \^mem_instr\,
      R => '0'
    );
\mem_la_addr[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(10),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(8),
      O => \^mem_la_addr\(8)
    );
\mem_la_addr[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(11),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(9),
      O => \^mem_la_addr\(9)
    );
\mem_la_addr[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(12),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(10),
      O => \^mem_la_addr\(10)
    );
\mem_la_addr[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(11),
      O => \^mem_la_addr\(11)
    );
\mem_la_addr[13]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[9]_INST_0_i_1_n_0\,
      CO(3) => \mem_la_addr[13]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[13]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[13]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[13]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(11 downto 8),
      S(3 downto 0) => p_0_in(11 downto 8)
    );
\mem_la_addr[13]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[13]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[13]\,
      O => p_0_in(11)
    );
\mem_la_addr[13]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[12]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[12]\,
      O => p_0_in(10)
    );
\mem_la_addr[13]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[11]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[11]\,
      O => p_0_in(9)
    );
\mem_la_addr[13]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[10]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[10]\,
      O => p_0_in(8)
    );
\mem_la_addr[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(14),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(12),
      O => \^mem_la_addr\(12)
    );
\mem_la_addr[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(15),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(13),
      O => \^mem_la_addr\(13)
    );
\mem_la_addr[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(16),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(14),
      O => \^mem_la_addr\(14)
    );
\mem_la_addr[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(17),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(15),
      O => \^mem_la_addr\(15)
    );
\mem_la_addr[17]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[13]_INST_0_i_1_n_0\,
      CO(3) => \mem_la_addr[17]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[17]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[17]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[17]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(15 downto 12),
      S(3 downto 0) => p_0_in(15 downto 12)
    );
\mem_la_addr[17]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[17]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[17]\,
      O => p_0_in(15)
    );
\mem_la_addr[17]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[16]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[16]\,
      O => p_0_in(14)
    );
\mem_la_addr[17]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[15]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[15]\,
      O => p_0_in(13)
    );
\mem_la_addr[17]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[14]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[14]\,
      O => p_0_in(12)
    );
\mem_la_addr[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(18),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(16),
      O => \^mem_la_addr\(16)
    );
\mem_la_addr[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(19),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(17),
      O => \^mem_la_addr\(17)
    );
\mem_la_addr[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(20),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(18),
      O => \^mem_la_addr\(18)
    );
\mem_la_addr[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(21),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(19),
      O => \^mem_la_addr\(19)
    );
\mem_la_addr[21]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[17]_INST_0_i_1_n_0\,
      CO(3) => \mem_la_addr[21]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[21]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[21]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[21]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(19 downto 16),
      S(3 downto 0) => p_0_in(19 downto 16)
    );
\mem_la_addr[21]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[21]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[21]\,
      O => p_0_in(19)
    );
\mem_la_addr[21]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[20]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[20]\,
      O => p_0_in(18)
    );
\mem_la_addr[21]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[19]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[19]\,
      O => p_0_in(17)
    );
\mem_la_addr[21]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[18]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[18]\,
      O => p_0_in(16)
    );
\mem_la_addr[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(22),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(20),
      O => \^mem_la_addr\(20)
    );
\mem_la_addr[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(23),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(21),
      O => \^mem_la_addr\(21)
    );
\mem_la_addr[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(24),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(22),
      O => \^mem_la_addr\(22)
    );
\mem_la_addr[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(23),
      O => \^mem_la_addr\(23)
    );
\mem_la_addr[25]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[21]_INST_0_i_1_n_0\,
      CO(3) => \mem_la_addr[25]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[25]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[25]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[25]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(23 downto 20),
      S(3 downto 0) => p_0_in(23 downto 20)
    );
\mem_la_addr[25]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[25]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[25]\,
      O => p_0_in(23)
    );
\mem_la_addr[25]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[24]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[24]\,
      O => p_0_in(22)
    );
\mem_la_addr[25]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[23]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[23]\,
      O => p_0_in(21)
    );
\mem_la_addr[25]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[22]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[22]\,
      O => p_0_in(20)
    );
\mem_la_addr[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(26),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(24),
      O => \^mem_la_addr\(24)
    );
\mem_la_addr[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(27),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(25),
      O => \^mem_la_addr\(25)
    );
\mem_la_addr[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(28),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(26),
      O => \^mem_la_addr\(26)
    );
\mem_la_addr[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(29),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(27),
      O => \^mem_la_addr\(27)
    );
\mem_la_addr[29]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[25]_INST_0_i_1_n_0\,
      CO(3) => \mem_la_addr[29]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[29]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[29]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[29]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(27 downto 24),
      S(3 downto 0) => p_0_in(27 downto 24)
    );
\mem_la_addr[29]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[29]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[29]\,
      O => p_0_in(27)
    );
\mem_la_addr[29]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[28]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[28]\,
      O => p_0_in(26)
    );
\mem_la_addr[29]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[27]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[27]\,
      O => p_0_in(25)
    );
\mem_la_addr[29]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[26]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[26]\,
      O => p_0_in(24)
    );
\mem_la_addr[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(0),
      O => \^mem_la_addr\(0)
    );
\mem_la_addr[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(30),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(28),
      O => \^mem_la_addr\(28)
    );
\mem_la_addr[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(31),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(29),
      O => \^mem_la_addr\(29)
    );
\mem_la_addr[31]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[29]_INST_0_i_1_n_0\,
      CO(3 downto 1) => \NLW_mem_la_addr[31]_INST_0_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mem_la_addr[31]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_mem_la_addr[31]_INST_0_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mem_la_addr0(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => p_0_in(29 downto 28)
    );
\mem_la_addr[31]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[31]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[31]\,
      O => p_0_in(29)
    );
\mem_la_addr[31]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[30]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[30]\,
      O => p_0_in(28)
    );
\mem_la_addr[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(1),
      O => \^mem_la_addr\(1)
    );
\mem_la_addr[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(2),
      O => \^mem_la_addr\(2)
    );
\mem_la_addr[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(3),
      O => \^mem_la_addr\(3)
    );
\mem_la_addr[5]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mem_la_addr[5]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[5]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[5]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[5]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_89_in,
      O(3 downto 0) => mem_la_addr0(3 downto 0),
      S(3 downto 1) => p_0_in(3 downto 1),
      S(0) => \mem_la_addr[5]_INST_0_i_5_n_0\
    );
\mem_la_addr[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[5]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[5]\,
      O => p_0_in(3)
    );
\mem_la_addr[5]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[4]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[4]\,
      O => p_0_in(2)
    );
\mem_la_addr[5]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[3]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\mem_la_addr[5]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[2]\,
      I1 => latched_store_reg_n_0,
      I2 => latched_branch_reg_n_0,
      I3 => \reg_out_reg_n_0_[2]\,
      I4 => p_89_in,
      O => \mem_la_addr[5]_INST_0_i_5_n_0\
    );
\mem_la_addr[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(6),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(4),
      O => \^mem_la_addr\(4)
    );
\mem_la_addr[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(5),
      O => \^mem_la_addr\(5)
    );
\mem_la_addr[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(8),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(6),
      O => \^mem_la_addr\(6)
    );
\mem_la_addr[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs1\(9),
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_reg_n_0,
      I3 => mem_la_addr0(7),
      O => \^mem_la_addr\(7)
    );
\mem_la_addr[9]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_la_addr[5]_INST_0_i_1_n_0\,
      CO(3) => \mem_la_addr[9]_INST_0_i_1_n_0\,
      CO(2) => \mem_la_addr[9]_INST_0_i_1_n_1\,
      CO(1) => \mem_la_addr[9]_INST_0_i_1_n_2\,
      CO(0) => \mem_la_addr[9]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(7 downto 4),
      S(3 downto 0) => p_0_in(7 downto 4)
    );
\mem_la_addr[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[9]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[9]\,
      O => p_0_in(7)
    );
\mem_la_addr[9]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[8]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[8]\,
      O => p_0_in(6)
    );
\mem_la_addr[9]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[7]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[7]\,
      O => p_0_in(5)
    );
\mem_la_addr[9]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[6]\,
      I1 => latched_branch_reg_n_0,
      I2 => latched_store_reg_n_0,
      I3 => \reg_next_pc_reg_n_0_[6]\,
      O => p_0_in(4)
    );
mem_la_firstword_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_la_firstword_reg_reg_n_0,
      I1 => last_mem_valid,
      I2 => is_sb_sh_sw_i_3_n_0,
      O => mem_la_firstword_reg
    );
mem_la_firstword_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_la_firstword_reg,
      Q => mem_la_firstword_reg_reg_n_0,
      R => clear_prefetched_high_word2
    );
mem_la_read_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => mem_la_read_INST_0_i_1_n_0,
      O => \^mem_la_read\
    );
mem_la_read_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE0EE"
    )
        port map (
      I0 => mem_la_read_INST_0_i_2_n_0,
      I1 => mem_la_read_INST_0_i_3_n_0,
      I2 => compressed_instr_i_1_n_0,
      I3 => p_89_in,
      I4 => mem_la_secondword,
      O => mem_la_read_INST_0_i_1_n_0
    );
mem_la_read_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => mem_do_prefetch_reg_n_0,
      I1 => mem_do_rdata,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \mem_state_reg_n_0_[0]\,
      O => mem_la_read_INST_0_i_2_n_0
    );
mem_la_read_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => mem_instr_i_2_n_0,
      I2 => \reg_out_reg_n_0_[1]\,
      I3 => \reg_pc[31]_i_2_n_0\,
      I4 => \reg_next_pc_reg_n_0_[1]\,
      I5 => mem_la_read_INST_0_i_5_n_0,
      O => mem_la_read_INST_0_i_3_n_0
    );
mem_la_read_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => last_mem_valid,
      I2 => mem_la_firstword_reg_reg_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      O => p_89_in
    );
mem_la_read_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \irq_state_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => resetn,
      I3 => latched_branch_reg_n_0,
      I4 => clear_prefetched_high_word_q,
      I5 => prefetched_high_word_reg_n_0,
      O => mem_la_read_INST_0_i_5_n_0
    );
mem_la_secondword_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAA8A00000000"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => \^mem_la_read\,
      I5 => mem_instr_i_4_n_0,
      O => mem_la_secondword_i_1_n_0
    );
mem_la_secondword_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_la_secondword_i_1_n_0,
      Q => mem_la_secondword,
      R => '0'
    );
\mem_la_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(2),
      O => \^mem_la_wdata[31]\(2)
    );
\mem_la_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(3),
      O => \^mem_la_wdata[31]\(3)
    );
\mem_la_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(4),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(4),
      O => \^mem_la_wdata[31]\(4)
    );
\mem_la_wdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(5),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(5),
      O => \^mem_la_wdata[31]\(5)
    );
\mem_la_wdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(6),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(6),
      O => \^mem_la_wdata[31]\(6)
    );
\mem_la_wdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(7),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(7),
      O => \^mem_la_wdata[31]\(7)
    );
\mem_la_wdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(8),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(0),
      O => \^mem_la_wdata[31]\(8)
    );
\mem_la_wdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(9),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(1),
      O => \^mem_la_wdata[31]\(9)
    );
\mem_la_wdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(10),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(2),
      O => \^mem_la_wdata[31]\(10)
    );
\mem_la_wdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(11),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(3),
      O => \^mem_la_wdata[31]\(11)
    );
\mem_la_wdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(12),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(4),
      O => \^mem_la_wdata[31]\(12)
    );
\mem_la_wdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(13),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(5),
      O => \^mem_la_wdata[31]\(13)
    );
\mem_la_wdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(14),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(6),
      O => \^mem_la_wdata[31]\(14)
    );
\mem_la_wdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pcpi_rs2\(15),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^mem_la_wdata\(7),
      O => \^mem_la_wdata[31]\(15)
    );
\mem_la_wdata[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(0),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(0),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(16),
      O => \^mem_la_wdata[31]\(16)
    );
\mem_la_wdata[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(1),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(1),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(17),
      O => \^mem_la_wdata[31]\(17)
    );
\mem_la_wdata[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(2),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(2),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(18),
      O => \^mem_la_wdata[31]\(18)
    );
\mem_la_wdata[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(3),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(3),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(19),
      O => \^mem_la_wdata[31]\(19)
    );
\mem_la_wdata[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(4),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(4),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(20),
      O => \^mem_la_wdata[31]\(20)
    );
\mem_la_wdata[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(5),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(5),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(21),
      O => \^mem_la_wdata[31]\(21)
    );
\mem_la_wdata[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(6),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(6),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(22),
      O => \^mem_la_wdata[31]\(22)
    );
\mem_la_wdata[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^mem_la_wdata\(7),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(7),
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^pcpi_rs2\(23),
      O => \^mem_la_wdata[31]\(23)
    );
\mem_la_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(0),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(0),
      O => \^mem_la_wdata[31]\(0)
    );
\mem_la_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_la_wdata\(1),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs2\(1),
      O => \^mem_la_wdata[31]\(1)
    );
mem_la_write_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => mem_do_wdata,
      I3 => resetn,
      O => mem_la_write
    );
\mem_la_wstrb[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03F7"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^pcpi_rs1\(1),
      O => \^mem_la_wstrb\(0)
    );
\mem_la_wstrb[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03FB"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \^pcpi_rs1\(1),
      O => \^mem_la_wstrb\(1)
    );
\mem_la_wstrb[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF11"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^pcpi_rs1\(0),
      I3 => \^pcpi_rs1\(1),
      O => \^mem_la_wstrb\(2)
    );
\mem_la_wstrb[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CF"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \^pcpi_rs1\(1),
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \mem_wordsize_reg_n_0_[1]\,
      O => \^mem_la_wstrb\(3)
    );
\mem_rdata_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[0]_i_2_n_0\,
      I2 => \mem_rdata_q[0]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[0]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[0]_i_1_n_0\
    );
\mem_rdata_q[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[0]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(0),
      O => \mem_rdata_q[0]_i_2_n_0\
    );
\mem_rdata_q[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[16]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(16),
      O => \mem_rdata_q[0]_i_3_n_0\
    );
\mem_rdata_q[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[10]_i_2_n_0\,
      I2 => \mem_rdata_q[10]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[10]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[10]_i_1_n_0\
    );
\mem_rdata_q[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[10]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(10),
      O => \mem_rdata_q[10]_i_2_n_0\
    );
\mem_rdata_q[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[26]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(26),
      O => \mem_rdata_q[10]_i_3_n_0\
    );
\mem_rdata_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08880080FFFFFFFF"
    )
        port map (
      I0 => is_sb_sh_sw_i_9_n_0,
      I1 => \mem_rdata_q[31]_i_7_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => is_sb_sh_sw_i_5_n_0,
      O => \mem_rdata_q[11]_i_1_n_0\
    );
\mem_rdata_q[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B1B1"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[11]_i_3_n_0\,
      I2 => \mem_rdata_q[11]_i_4_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[11]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[11]_i_2_n_0\
    );
\mem_rdata_q[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[11]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(11),
      O => \mem_rdata_q[11]_i_3_n_0\
    );
\mem_rdata_q[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[27]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(27),
      O => \mem_rdata_q[11]_i_4_n_0\
    );
\mem_rdata_q[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005404"
    )
        port map (
      I0 => mem_la_read_INST_0_i_5_n_0,
      I1 => \reg_next_pc_reg_n_0_[1]\,
      I2 => \reg_pc[31]_i_2_n_0\,
      I3 => \reg_out_reg_n_0_[1]\,
      I4 => mem_instr_i_2_n_0,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[11]_i_5_n_0\
    );
\mem_rdata_q[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \mem_rdata_q[12]_i_2_n_0\,
      I1 => \mem_rdata_q[12]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_7_n_0\,
      I3 => \mem_rdata_q[12]_i_4_n_0\,
      I4 => p_22_in,
      O => \mem_rdata_q[12]_i_1_n_0\
    );
\mem_rdata_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33BFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[2]_i_1_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => instr_jal_i_4_n_0,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[12]_i_2_n_0\
    );
\mem_rdata_q[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000FFFFD000D000"
    )
        port map (
      I0 => is_alu_reg_reg_i_2_n_0,
      I1 => instr_jal_i_2_n_0,
      I2 => \mem_rdata_q[26]_i_7_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[12]_i_5_n_0\,
      I5 => \mem_rdata_q[31]_i_17_n_0\,
      O => \mem_rdata_q[12]_i_3_n_0\
    );
\mem_rdata_q[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FB0000"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => instr_jalr_i_4_n_0,
      I2 => is_alu_reg_reg_i_4_n_0,
      I3 => instr_jal_i_3_n_0,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[31]_i_19_n_0\,
      O => \mem_rdata_q[12]_i_4_n_0\
    );
\mem_rdata_q[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => p_22_in,
      O => \mem_rdata_q[12]_i_5_n_0\
    );
\mem_rdata_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37040000F7F7FFFF"
    )
        port map (
      I0 => \mem_rdata_q[13]_i_2_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[13]_i_1_n_0\
    );
\mem_rdata_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDCC00CCCC"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[13]_i_3_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[13]_i_2_n_0\
    );
\mem_rdata_q[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0F1F0F"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[13]_i_3_n_0\
    );
\mem_rdata_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mem_rdata_q[14]_i_2_n_0\,
      I1 => \mem_rdata_q[28]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_7_n_0\,
      I3 => \mem_rdata_q[14]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[14]_i_4_n_0\,
      O => \mem_rdata_q[14]_i_1_n_0\
    );
\mem_rdata_q[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[4]_i_1_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[14]_i_2_n_0\
    );
\mem_rdata_q[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777F7F7F777F77"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[26]_i_7_n_0\,
      I2 => \mem_rdata_q[31]_i_16_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[6]_i_2_n_0\,
      I5 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[14]_i_3_n_0\
    );
\mem_rdata_q[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A08"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_7_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[14]_i_4_n_0\
    );
\mem_rdata_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[28]_i_4_n_0\,
      O => \mem_rdata_q[15]_i_1_n_0\
    );
\mem_rdata_q[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FC5530"
    )
        port map (
      I0 => \mem_16bit_buffer_reg_n_0_[5]\,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => \mem_rdata_q[15]_i_3_n_0\,
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      I4 => \mem_rdata_q[21]_i_8_n_0\,
      O => \mem_rdata_q[15]_i_2_n_0\
    );
\mem_rdata_q[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[5]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(5),
      O => \mem_rdata_q[15]_i_3_n_0\
    );
\mem_rdata_q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFB"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => \mem_rdata_q[28]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_5_n_0\,
      I5 => \mem_rdata_q[16]_i_2_n_0\,
      O => \mem_rdata_q[16]_i_1_n_0\
    );
\mem_rdata_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[0]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(0),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[0]_i_3_n_0\,
      O => \mem_rdata_q[16]_i_2_n_0\
    );
\mem_rdata_q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFB"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[28]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_5_n_0\,
      I5 => \mem_rdata_q[17]_i_2_n_0\,
      O => \mem_rdata_q[17]_i_1_n_0\
    );
\mem_rdata_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[1]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(1),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[1]_i_3_n_0\,
      O => \mem_rdata_q[17]_i_2_n_0\
    );
\mem_rdata_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFB"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[28]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_5_n_0\,
      I5 => \mem_rdata_q[18]_i_2_n_0\,
      O => \mem_rdata_q[18]_i_1_n_0\
    );
\mem_rdata_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[2]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(2),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[2]_i_3_n_0\,
      O => \mem_rdata_q[18]_i_2_n_0\
    );
\mem_rdata_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040000FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[28]_i_4_n_0\,
      I5 => is_sb_sh_sw_i_5_n_0,
      O => \mem_rdata_q[19]_i_1_n_0\
    );
\mem_rdata_q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFB"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[28]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_5_n_0\,
      I5 => \mem_rdata_q[19]_i_6_n_0\,
      O => \mem_rdata_q[19]_i_2_n_0\
    );
\mem_rdata_q[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => \mem_rdata_q[31]_i_25_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[15]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[19]_i_3_n_0\
    );
\mem_rdata_q[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_3_n_0\,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => \mem_rdata_q[9]_i_4_n_0\,
      O => \mem_rdata_q[19]_i_4_n_0\
    );
\mem_rdata_q[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[19]_i_5_n_0\
    );
\mem_rdata_q[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[3]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(3),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[3]_i_3_n_0\,
      O => \mem_rdata_q[19]_i_6_n_0\
    );
\mem_rdata_q[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_rdata(15),
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      O => \mem_rdata_q[19]_i_7_n_0\
    );
\mem_rdata_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[1]_i_2_n_0\,
      I2 => \mem_rdata_q[1]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[1]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[1]_i_1_n_0\
    );
\mem_rdata_q[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[1]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(1),
      O => \mem_rdata_q[1]_i_2_n_0\
    );
\mem_rdata_q[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[17]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(17),
      O => \mem_rdata_q[1]_i_3_n_0\
    );
\mem_rdata_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FF4F4F4F"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_2_n_0\,
      I1 => \mem_rdata_q[28]_i_4_n_0\,
      I2 => \mem_rdata_q[21]_i_5_n_0\,
      I3 => \mem_rdata_q[20]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[20]_i_4_n_0\,
      O => \mem_rdata_q[20]_i_1_n_0\
    );
\mem_rdata_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F557F"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[22]_i_7_n_0\,
      I2 => \mem_rdata_q[2]_i_1_n_0\,
      I3 => p_22_in,
      I4 => instr_lui_i_3_n_0,
      I5 => \mem_rdata_q[20]_i_5_n_0\,
      O => \mem_rdata_q[20]_i_2_n_0\
    );
\mem_rdata_q[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[20]_i_3_n_0\
    );
\mem_rdata_q[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[4]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(4),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[4]_i_2_n_0\,
      O => \mem_rdata_q[20]_i_4_n_0\
    );
\mem_rdata_q[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF80B00000A0A0"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => \mem_rdata_q[24]_i_16_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[20]_i_4_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[20]_i_5_n_0\
    );
\mem_rdata_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD00FD00FFFF"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_2_n_0\,
      I1 => \mem_rdata_q[21]_i_3_n_0\,
      I2 => \mem_rdata_q[21]_i_4_n_0\,
      I3 => \mem_rdata_q[31]_i_7_n_0\,
      I4 => \mem_rdata_q[21]_i_5_n_0\,
      I5 => \mem_rdata_q[21]_i_6_n_0\,
      O => \mem_rdata_q[21]_i_1_n_0\
    );
\mem_rdata_q[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFFF0"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_13_n_0\,
      I1 => \mem_rdata_q[21]_i_14_n_0\,
      I2 => \mem_rdata_q[11]_i_5_n_0\,
      I3 => \mem_rdata_q[21]_i_15_n_0\,
      I4 => \mem_rdata_q[21]_i_16_n_0\,
      I5 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[21]_i_10_n_0\
    );
\mem_rdata_q[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFFF0"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_17_n_0\,
      I1 => \mem_rdata_q[21]_i_18_n_0\,
      I2 => \mem_rdata_q[11]_i_5_n_0\,
      I3 => \mem_rdata_q[21]_i_19_n_0\,
      I4 => \mem_rdata_q[21]_i_20_n_0\,
      I5 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[21]_i_11_n_0\
    );
\mem_rdata_q[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF0000"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => is_sb_sh_sw_i_5_n_0,
      I5 => is_sb_sh_sw_i_6_n_0,
      O => \mem_rdata_q[21]_i_12_n_0\
    );
\mem_rdata_q[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00200000"
    )
        port map (
      I0 => mem_rdata(16),
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_13_n_0\
    );
\mem_rdata_q[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8AAAAA"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[16]\,
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_14_n_0\
    );
\mem_rdata_q[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8AAAAA"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[0]\,
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_15_n_0\
    );
\mem_rdata_q[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00200000"
    )
        port map (
      I0 => mem_rdata(0),
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_16_n_0\
    );
\mem_rdata_q[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00200000"
    )
        port map (
      I0 => mem_rdata(17),
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_17_n_0\
    );
\mem_rdata_q[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8AAAAA"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[17]\,
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_18_n_0\
    );
\mem_rdata_q[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8AAAAA"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[1]\,
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_19_n_0\
    );
\mem_rdata_q[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_7_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[21]_i_2_n_0\
    );
\mem_rdata_q[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00200000"
    )
        port map (
      I0 => mem_rdata(1),
      I1 => mem_la_read_INST_0_i_5_n_0,
      I2 => is_sb_sh_sw_i_12_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \mem_rdata_q[21]_i_21_n_0\,
      O => \mem_rdata_q[21]_i_20_n_0\
    );
\mem_rdata_q[21]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_ready,
      I1 => \^mem_valid\,
      O => \mem_rdata_q[21]_i_21_n_0\
    );
\mem_rdata_q[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05FF05050D0D0D0D"
    )
        port map (
      I0 => is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0,
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[21]_i_6_n_0\,
      I3 => \mem_rdata_q[24]_i_7_n_0\,
      I4 => \mem_rdata_q[3]_i_1_n_0\,
      I5 => \mem_rdata_q[22]_i_7_n_0\,
      O => \mem_rdata_q[21]_i_3_n_0\
    );
\mem_rdata_q[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_7_n_0\,
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => \mem_rdata_q[22]_i_8_n_0\,
      I3 => \mem_rdata_q[3]_i_1_n_0\,
      O => \mem_rdata_q[21]_i_4_n_0\
    );
\mem_rdata_q[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AA00AAAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_7_n_0\,
      I1 => \mem_rdata_q[31]_i_14_n_0\,
      I2 => instr_jalr_i_3_n_0,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_17_n_0\,
      O => \mem_rdata_q[21]_i_5_n_0\
    );
\mem_rdata_q[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[5]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(5),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[21]_i_8_n_0\,
      O => \mem_rdata_q[21]_i_6_n_0\
    );
\mem_rdata_q[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011101010001"
    )
        port map (
      I0 => mem_instr_i_2_n_0,
      I1 => \mem_rdata_q[21]_i_9_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[21]_i_7_n_0\
    );
\mem_rdata_q[21]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(21),
      O => \mem_rdata_q[21]_i_8_n_0\
    );
\mem_rdata_q[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => compressed_instr_i_2_n_0,
      I1 => \mem_rdata_q[21]_i_10_n_0\,
      I2 => compressed_instr_i_5_n_0,
      I3 => \mem_rdata_q[21]_i_11_n_0\,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[21]_i_12_n_0\,
      O => \mem_rdata_q[21]_i_9_n_0\
    );
\mem_rdata_q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD00FD00FFFF"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_2_n_0\,
      I1 => \mem_rdata_q[22]_i_3_n_0\,
      I2 => \mem_rdata_q[22]_i_4_n_0\,
      I3 => \mem_rdata_q[31]_i_7_n_0\,
      I4 => \mem_rdata_q[24]_i_9_n_0\,
      I5 => \mem_rdata_q[22]_i_5_n_0\,
      O => \mem_rdata_q[22]_i_1_n_0\
    );
\mem_rdata_q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABFBFAAAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_7_n_0\,
      I1 => \mem_rdata_q[4]_i_1_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[22]_i_5_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[25]_i_8_n_0\,
      O => \mem_rdata_q[22]_i_2_n_0\
    );
\mem_rdata_q[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8FF88008800"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_17_n_0\,
      I1 => \mem_rdata_q[22]_i_6_n_0\,
      I2 => \mem_rdata_q[6]_i_2_n_0\,
      I3 => \mem_rdata_q[22]_i_7_n_0\,
      I4 => \mem_rdata_q[22]_i_5_n_0\,
      I5 => \mem_rdata_q[31]_i_15_n_0\,
      O => \mem_rdata_q[22]_i_3_n_0\
    );
\mem_rdata_q[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_7_n_0\,
      I1 => \mem_rdata_q[22]_i_5_n_0\,
      I2 => \mem_rdata_q[22]_i_8_n_0\,
      I3 => \mem_rdata_q[4]_i_1_n_0\,
      O => \mem_rdata_q[22]_i_4_n_0\
    );
\mem_rdata_q[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[6]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(6),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[6]_i_3_n_0\,
      O => \mem_rdata_q[22]_i_5_n_0\
    );
\mem_rdata_q[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[22]_i_5_n_0\,
      O => \mem_rdata_q[22]_i_6_n_0\
    );
\mem_rdata_q[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[22]_i_7_n_0\
    );
\mem_rdata_q[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444FFF"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_1_n_0\,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[22]_i_8_n_0\
    );
\mem_rdata_q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0FFFFDFFF"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_2_n_0\,
      I1 => \mem_rdata_q[23]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_7_n_0\,
      I3 => compressed_instr_i_1_n_0,
      I4 => \mem_rdata_q[23]_i_4_n_0\,
      I5 => \mem_rdata_q[23]_i_5_n_0\,
      O => \mem_rdata_q[23]_i_1_n_0\
    );
\mem_rdata_q[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000011F3"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[23]_i_10_n_0\
    );
\mem_rdata_q[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[23]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(23),
      O => \mem_rdata_q[23]_i_11_n_0\
    );
\mem_rdata_q[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454500FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_6_n_0\,
      I1 => \mem_rdata_q[23]_i_7_n_0\,
      I2 => \mem_rdata_q[31]_i_15_n_0\,
      I3 => \mem_rdata_q[23]_i_8_n_0\,
      I4 => \mem_rdata_q[23]_i_9_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[23]_i_2_n_0\
    );
\mem_rdata_q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0E0C0C0C0C"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_8_n_0\,
      I1 => \mem_rdata_q[23]_i_10_n_0\,
      I2 => \mem_rdata_q[23]_i_5_n_0\,
      I3 => \mem_rdata_q[25]_i_8_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[23]_i_3_n_0\
    );
\mem_rdata_q[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FF000000FF00"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[31]_i_17_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[23]_i_4_n_0\
    );
\mem_rdata_q[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[7]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(7),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[23]_i_11_n_0\,
      O => \mem_rdata_q[23]_i_5_n_0\
    );
\mem_rdata_q[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404040004"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[23]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[23]_i_6_n_0\
    );
\mem_rdata_q[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F4"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[23]_i_7_n_0\
    );
\mem_rdata_q[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      O => \mem_rdata_q[23]_i_8_n_0\
    );
\mem_rdata_q[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[15]_i_2_n_0\,
      I1 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[23]_i_9_n_0\
    );
\mem_rdata_q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F0000FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q[24]_i_4_n_0\,
      I3 => \mem_rdata_q[24]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => is_sb_sh_sw_i_5_n_0,
      O => \mem_rdata_q[24]_i_1_n_0\
    );
\mem_rdata_q[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[8]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(8),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[24]_i_15_n_0\,
      O => \mem_rdata_q[24]_i_10_n_0\
    );
\mem_rdata_q[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777755544444555"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => \mem_rdata_q[24]_i_16_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[24]_i_10_n_0\,
      O => \mem_rdata_q[24]_i_11_n_0\
    );
\mem_rdata_q[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[6]_i_2_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[24]_i_12_n_0\
    );
\mem_rdata_q[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004001400050005"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_10_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[24]_i_13_n_0\
    );
\mem_rdata_q[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[24]_i_14_n_0\
    );
\mem_rdata_q[24]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(24),
      O => \mem_rdata_q[24]_i_15_n_0\
    );
\mem_rdata_q[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500454545004500"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_17_n_0\,
      I1 => \mem_rdata_q[24]_i_18_n_0\,
      I2 => \mem_rdata_q[24]_i_19_n_0\,
      I3 => \mem_rdata_q[25]_i_15_n_0\,
      I4 => \mem_rdata_q[25]_i_16_n_0\,
      I5 => \mem_rdata_q[25]_i_17_n_0\,
      O => \mem_rdata_q[24]_i_16_n_0\
    );
\mem_rdata_q[24]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[11]\,
      O => \mem_rdata_q[24]_i_17_n_0\
    );
\mem_rdata_q[24]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => mem_rdata(27),
      O => \mem_rdata_q[24]_i_18_n_0\
    );
\mem_rdata_q[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(11),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[11]\,
      O => \mem_rdata_q[24]_i_19_n_0\
    );
\mem_rdata_q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F100F100FFFF"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_6_n_0\,
      I1 => \mem_rdata_q[24]_i_7_n_0\,
      I2 => \mem_rdata_q[24]_i_8_n_0\,
      I3 => \mem_rdata_q[31]_i_7_n_0\,
      I4 => \mem_rdata_q[24]_i_9_n_0\,
      I5 => \mem_rdata_q[24]_i_10_n_0\,
      O => \mem_rdata_q[24]_i_2_n_0\
    );
\mem_rdata_q[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01F0"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_14_n_0\,
      I1 => instr_jalr_i_3_n_0,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[24]_i_3_n_0\
    );
\mem_rdata_q[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[24]_i_4_n_0\
    );
\mem_rdata_q[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800CCCC8888"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => instr_jal_i_4_n_0,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      I3 => \mem_rdata_q[11]_i_2_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[24]_i_5_n_0\
    );
\mem_rdata_q[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F1D00000F1D"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => \mem_rdata_q[6]_i_2_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[24]_i_10_n_0\,
      O => \mem_rdata_q[24]_i_6_n_0\
    );
\mem_rdata_q[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[24]_i_7_n_0\
    );
\mem_rdata_q[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_11_n_0\,
      I1 => \mem_rdata_q[26]_i_7_n_0\,
      I2 => \mem_rdata_q[24]_i_12_n_0\,
      I3 => \mem_rdata_q[24]_i_4_n_0\,
      I4 => \mem_rdata_q[11]_i_2_n_0\,
      I5 => \mem_rdata_q[24]_i_13_n_0\,
      O => \mem_rdata_q[24]_i_8_n_0\
    );
\mem_rdata_q[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010111010"
    )
        port map (
      I0 => \mem_rdata_q[28]_i_8_n_0\,
      I1 => instr_jal_i_3_n_0,
      I2 => \mem_rdata_q[24]_i_14_n_0\,
      I3 => \mem_rdata_q[31]_i_14_n_0\,
      I4 => \decoded_rs1[4]_i_3_n_0\,
      I5 => instr_jalr_i_3_n_0,
      O => \mem_rdata_q[24]_i_9_n_0\
    );
\mem_rdata_q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF40000FFF4FFFF"
    )
        port map (
      I0 => \mem_rdata_q[25]_i_2_n_0\,
      I1 => \mem_rdata_q[25]_i_3_n_0\,
      I2 => \mem_rdata_q[25]_i_4_n_0\,
      I3 => \mem_rdata_q[25]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[25]_i_6_n_0\,
      O => \mem_rdata_q[25]_i_1_n_0\
    );
\mem_rdata_q[25]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[25]_i_6_n_0\,
      O => \mem_rdata_q[25]_i_10_n_0\
    );
\mem_rdata_q[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      I4 => p_22_in,
      O => \mem_rdata_q[25]_i_11_n_0\
    );
\mem_rdata_q[25]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[25]_i_12_n_0\
    );
\mem_rdata_q[25]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(25),
      O => \mem_rdata_q[25]_i_13_n_0\
    );
\mem_rdata_q[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545FFFF45FF"
    )
        port map (
      I0 => \mem_rdata_q[25]_i_15_n_0\,
      I1 => \mem_rdata_q[25]_i_16_n_0\,
      I2 => \mem_rdata_q[25]_i_17_n_0\,
      I3 => \mem_rdata_q[25]_i_18_n_0\,
      I4 => \mem_rdata_q[25]_i_19_n_0\,
      I5 => \mem_rdata_q[25]_i_20_n_0\,
      O => \mem_rdata_q[25]_i_14_n_0\
    );
\mem_rdata_q[25]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[10]\,
      O => \mem_rdata_q[25]_i_15_n_0\
    );
\mem_rdata_q[25]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(26),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[25]_i_16_n_0\
    );
\mem_rdata_q[25]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(10),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[10]\,
      O => \mem_rdata_q[25]_i_17_n_0\
    );
\mem_rdata_q[25]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => mem_rdata(25),
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[25]_i_18_n_0\
    );
\mem_rdata_q[25]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[9]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(9),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[25]_i_19_n_0\
    );
\mem_rdata_q[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D500FFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_20_n_0\,
      I1 => \mem_rdata_q[25]_i_6_n_0\,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      I3 => \mem_rdata_q[30]_i_5_n_0\,
      I4 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[25]_i_2_n_0\
    );
\mem_rdata_q[25]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[9]\,
      O => \mem_rdata_q[25]_i_20_n_0\
    );
\mem_rdata_q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F0000"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => \mem_rdata_q[25]_i_7_n_0\,
      I2 => \mem_rdata_q[25]_i_8_n_0\,
      I3 => \mem_rdata_q[25]_i_9_n_0\,
      I4 => \mem_rdata_q[30]_i_6_n_0\,
      I5 => \mem_rdata_q[25]_i_10_n_0\,
      O => \mem_rdata_q[25]_i_3_n_0\
    );
\mem_rdata_q[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08C808FF"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[28]_i_11_n_0\,
      I3 => \mem_rdata_q[25]_i_6_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[25]_i_11_n_0\,
      O => \mem_rdata_q[25]_i_4_n_0\
    );
\mem_rdata_q[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222A222"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_17_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[25]_i_12_n_0\,
      I4 => instr_jalr_i_3_n_0,
      I5 => \mem_rdata_q[25]_i_6_n_0\,
      O => \mem_rdata_q[25]_i_5_n_0\
    );
\mem_rdata_q[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[9]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(9),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[25]_i_13_n_0\,
      O => \mem_rdata_q[25]_i_6_n_0\
    );
\mem_rdata_q[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545555"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[25]_i_14_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[11]_i_2_n_0\,
      I4 => \mem_rdata_q[8]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[25]_i_7_n_0\
    );
\mem_rdata_q[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_7_n_0\,
      I1 => \mem_rdata_q[8]_i_3_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      I4 => \mem_rdata_q[25]_i_14_n_0\,
      I5 => p_22_in,
      O => \mem_rdata_q[25]_i_8_n_0\
    );
\mem_rdata_q[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0A0"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[2]_i_1_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[25]_i_9_n_0\
    );
\mem_rdata_q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_2_n_0\,
      I1 => \mem_rdata_q[26]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q[26]_i_4_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[26]_i_5_n_0\,
      O => \mem_rdata_q[26]_i_1_n_0\
    );
\mem_rdata_q[26]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[15]_i_2_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[26]_i_10_n_0\
    );
\mem_rdata_q[26]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[26]_i_11_n_0\
    );
\mem_rdata_q[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFFFBFFBBAAAB"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_7_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[26]_i_2_n_0\
    );
\mem_rdata_q[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFFFFFD0"
    )
        port map (
      I0 => \mem_rdata_q[28]_i_9_n_0\,
      I1 => \mem_rdata_q[26]_i_6_n_0\,
      I2 => \mem_rdata_q[26]_i_7_n_0\,
      I3 => \mem_rdata_q[26]_i_8_n_0\,
      I4 => \mem_rdata_q[26]_i_9_n_0\,
      I5 => \mem_rdata_q[26]_i_10_n_0\,
      O => \mem_rdata_q[26]_i_3_n_0\
    );
\mem_rdata_q[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFCFFAAAAFFFF"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_11_n_0\,
      I1 => instr_retirq_i_3_n_0,
      I2 => instr_jalr_i_3_n_0,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_14_n_0\,
      O => \mem_rdata_q[26]_i_4_n_0\
    );
\mem_rdata_q[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5511010055555555"
    )
        port map (
      I0 => instr_retirq_i_3_n_0,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[31]_i_7_n_0\,
      O => \mem_rdata_q[26]_i_5_n_0\
    );
\mem_rdata_q[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_2_n_0\,
      I1 => p_22_in,
      I2 => instr_retirq_i_3_n_0,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      O => \mem_rdata_q[26]_i_6_n_0\
    );
\mem_rdata_q[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[26]_i_7_n_0\
    );
\mem_rdata_q[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => instr_jal_i_4_n_0,
      I4 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[26]_i_8_n_0\
    );
\mem_rdata_q[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C88FFFB"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      I4 => instr_retirq_i_3_n_0,
      O => \mem_rdata_q[26]_i_9_n_0\
    );
\mem_rdata_q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFF"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_2_n_0\,
      I1 => \mem_rdata_q[27]_i_3_n_0\,
      I2 => \mem_rdata_q[27]_i_4_n_0\,
      I3 => \mem_rdata_q[27]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => instr_retirq_i_4_n_0,
      O => \mem_rdata_q[27]_i_1_n_0\
    );
\mem_rdata_q[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[27]_i_10_n_0\
    );
\mem_rdata_q[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_2_n_0\,
      I1 => p_22_in,
      I2 => instr_retirq_i_4_n_0,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      O => \mem_rdata_q[27]_i_11_n_0\
    );
\mem_rdata_q[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C05555"
    )
        port map (
      I0 => instr_retirq_i_4_n_0,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[3]_i_1_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[27]_i_12_n_0\
    );
\mem_rdata_q[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[8]_i_3_n_0\,
      O => \mem_rdata_q[27]_i_13_n_0\
    );
\mem_rdata_q[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_1_n_0\,
      I1 => \mem_rdata_q[3]_i_1_n_0\,
      I2 => \mem_rdata_q[4]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_26_n_0\,
      I4 => instr_retirq_i_4_n_0,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[27]_i_14_n_0\
    );
\mem_rdata_q[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[15]\,
      O => \mem_rdata_q[27]_i_15_n_0\
    );
\mem_rdata_q[27]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(31),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[27]_i_16_n_0\
    );
\mem_rdata_q[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[15]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(15),
      O => \mem_rdata_q[27]_i_17_n_0\
    );
\mem_rdata_q[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => instr_retirq_i_4_n_0,
      I2 => \mem_rdata_q[27]_i_6_n_0\,
      I3 => \mem_rdata_q[31]_i_15_n_0\,
      O => \mem_rdata_q[27]_i_2_n_0\
    );
\mem_rdata_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4540"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_7_n_0\,
      I1 => \mem_rdata_q[3]_i_1_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => p_22_in,
      I4 => \mem_rdata_q[27]_i_8_n_0\,
      I5 => \mem_rdata_q[24]_i_7_n_0\,
      O => \mem_rdata_q[27]_i_3_n_0\
    );
\mem_rdata_q[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA020002AA02AA02"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => \mem_rdata_q[27]_i_9_n_0\,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \decoded_rs1[4]_i_3_n_0\,
      I4 => \mem_rdata_q[27]_i_11_n_0\,
      I5 => \mem_rdata_q[28]_i_9_n_0\,
      O => \mem_rdata_q[27]_i_4_n_0\
    );
\mem_rdata_q[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A888A8A8A888A8"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_17_n_0\,
      I1 => \mem_rdata_q[27]_i_12_n_0\,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \mem_rdata_q[27]_i_13_n_0\,
      I4 => \mem_rdata_q[31]_i_14_n_0\,
      I5 => \mem_rdata_q[27]_i_14_n_0\,
      O => \mem_rdata_q[27]_i_5_n_0\
    );
\mem_rdata_q[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAA8BAA"
    )
        port map (
      I0 => instr_retirq_i_4_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[8]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[27]_i_6_n_0\
    );
\mem_rdata_q[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F4F4FFF4FF"
    )
        port map (
      I0 => \decoded_rs1[4]_i_6_n_0\,
      I1 => \decoded_rs1[4]_i_7_n_0\,
      I2 => \decoded_rs1[4]_i_8_n_0\,
      I3 => \mem_rdata_q[27]_i_15_n_0\,
      I4 => \mem_rdata_q[27]_i_16_n_0\,
      I5 => \mem_rdata_q[27]_i_17_n_0\,
      O => \mem_rdata_q[27]_i_7_n_0\
    );
\mem_rdata_q[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_2_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[27]_i_8_n_0\
    );
\mem_rdata_q[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => instr_retirq_i_4_n_0,
      O => \mem_rdata_q[27]_i_9_n_0\
    );
\mem_rdata_q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF444F4F4"
    )
        port map (
      I0 => \mem_rdata_q[28]_i_2_n_0\,
      I1 => \mem_rdata_q[28]_i_3_n_0\,
      I2 => \mem_rdata_q[28]_i_4_n_0\,
      I3 => \mem_rdata_q[28]_i_5_n_0\,
      I4 => \mem_rdata_q[28]_i_6_n_0\,
      I5 => \mem_rdata_q[28]_i_7_n_0\,
      O => \mem_rdata_q[28]_i_1_n_0\
    );
\mem_rdata_q[28]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[9]_i_4_n_0\,
      O => \mem_rdata_q[28]_i_10_n_0\
    );
\mem_rdata_q[28]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[28]_i_11_n_0\
    );
\mem_rdata_q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005DDD"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_17_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[31]_i_18_n_0\,
      I4 => \mem_rdata_q[28]_i_8_n_0\,
      I5 => instr_jal_i_3_n_0,
      O => \mem_rdata_q[28]_i_2_n_0\
    );
\mem_rdata_q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(12),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \decoded_imm_uj[12]_i_3_n_0\,
      O => \mem_rdata_q[28]_i_3_n_0\
    );
\mem_rdata_q[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_7_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[28]_i_4_n_0\
    );
\mem_rdata_q[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AA02000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[4]_i_1_n_0\,
      I5 => p_22_in,
      O => \mem_rdata_q[28]_i_5_n_0\
    );
\mem_rdata_q[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7500FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_20_n_0\,
      I1 => \mem_rdata_q[28]_i_3_n_0\,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      I3 => \mem_rdata_q[28]_i_9_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[28]_i_6_n_0\
    );
\mem_rdata_q[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888008000800080"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_7_n_0\,
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \decoded_rs1[4]_i_3_n_0\,
      I3 => \mem_rdata_q[28]_i_10_n_0\,
      I4 => \mem_rdata_q[28]_i_11_n_0\,
      I5 => \mem_rdata_q[28]_i_3_n_0\,
      O => \mem_rdata_q[28]_i_7_n_0\
    );
\mem_rdata_q[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFDFDDD"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => is_sb_sh_sw_i_6_n_0,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => is_sb_sh_sw_i_4_n_0,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => mem_instr_i_2_n_0,
      O => \mem_rdata_q[28]_i_8_n_0\
    );
\mem_rdata_q[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => p_22_in,
      O => \mem_rdata_q[28]_i_9_n_0\
    );
\mem_rdata_q[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0FFFFD0FF"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_2_n_0\,
      I1 => \mem_rdata_q[29]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_7_n_0\,
      I3 => \mem_rdata_q[29]_i_4_n_0\,
      I4 => \mem_rdata_q[29]_i_5_n_0\,
      I5 => \mem_rdata_q[29]_i_6_n_0\,
      O => \mem_rdata_q[29]_i_1_n_0\
    );
\mem_rdata_q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFBFBFBFB"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_7_n_0\,
      I1 => instr_jal_i_4_n_0,
      I2 => \mem_rdata_q[30]_i_5_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => \mem_rdata_q[29]_i_6_n_0\,
      I5 => \mem_rdata_q[31]_i_20_n_0\,
      O => \mem_rdata_q[29]_i_2_n_0\
    );
\mem_rdata_q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440400"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => is_sb_sh_sw_i_10_n_0,
      I2 => \mem_rdata_q[29]_i_6_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \mem_rdata_q[10]_i_1_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[29]_i_3_n_0\
    );
\mem_rdata_q[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF0000FFFFFFFF"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[31]_i_14_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_17_n_0\,
      O => \mem_rdata_q[29]_i_4_n_0\
    );
\mem_rdata_q[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_7_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[31]_i_15_n_0\,
      O => \mem_rdata_q[29]_i_5_n_0\
    );
\mem_rdata_q[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF4700"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(13),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[31]_i_22_n_0\,
      O => \mem_rdata_q[29]_i_6_n_0\
    );
\mem_rdata_q[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F4"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[29]_i_6_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => p_22_in,
      O => \mem_rdata_q[29]_i_7_n_0\
    );
\mem_rdata_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[2]_i_2_n_0\,
      I2 => \mem_rdata_q[2]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[2]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[2]_i_1_n_0\
    );
\mem_rdata_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[2]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(2),
      O => \mem_rdata_q[2]_i_2_n_0\
    );
\mem_rdata_q[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[18]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(18),
      O => \mem_rdata_q[2]_i_3_n_0\
    );
\mem_rdata_q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_8_n_0\,
      I1 => \mem_rdata_q[30]_i_2_n_0\,
      I2 => \mem_rdata_q[30]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_7_n_0\,
      I4 => \mem_rdata_q[30]_i_4_n_0\,
      I5 => \mem_rdata_q[30]_i_5_n_0\,
      O => \mem_rdata_q[30]_i_1_n_0\
    );
\mem_rdata_q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(14),
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[31]_i_24_n_0\,
      O => \mem_rdata_q[30]_i_2_n_0\
    );
\mem_rdata_q[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01CDFFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_11_n_0\,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[30]_i_2_n_0\,
      I3 => p_22_in,
      I4 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[30]_i_3_n_0\
    );
\mem_rdata_q[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFC00000"
    )
        port map (
      I0 => \mem_rdata_q[30]_i_2_n_0\,
      I1 => p_22_in,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[10]_i_1_n_0\,
      I4 => \mem_rdata_q[30]_i_6_n_0\,
      I5 => \mem_rdata_q[30]_i_7_n_0\,
      O => \mem_rdata_q[30]_i_4_n_0\
    );
\mem_rdata_q[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => p_22_in,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[30]_i_5_n_0\
    );
\mem_rdata_q[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[30]_i_6_n_0\
    );
\mem_rdata_q[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_1_n_0\,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      I2 => p_22_in,
      I3 => \mem_rdata_q[6]_i_2_n_0\,
      I4 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[30]_i_7_n_0\
    );
\mem_rdata_q[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF40000FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_5_n_0\,
      I3 => \mem_rdata_q[31]_i_6_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => is_sb_sh_sw_i_5_n_0,
      O => \mem_rdata_q[31]_i_1_n_0\
    );
\mem_rdata_q[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[31]_i_10_n_0\
    );
\mem_rdata_q[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FC5530"
    )
        port map (
      I0 => \mem_16bit_buffer_reg_n_0_[13]\,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => \mem_rdata_q[31]_i_21_n_0\,
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_22_n_0\,
      O => \mem_rdata_q[31]_i_11_n_0\
    );
\mem_rdata_q[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[31]_i_23_n_0\,
      I2 => \mem_rdata_q[31]_i_24_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[14]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_12_n_0\
    );
\mem_rdata_q[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF1DFF1DFF1D00"
    )
        port map (
      I0 => mem_rdata(15),
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      I3 => mem_la_secondword,
      I4 => is_sb_sh_sw_i_3_n_0,
      I5 => \mem_rdata_q[31]_i_25_n_0\,
      O => \mem_rdata_q[31]_i_13_n_0\
    );
\mem_rdata_q[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[8]_i_3_n_0\,
      I2 => \mem_rdata_q[11]_i_2_n_0\,
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      I4 => \mem_rdata_q[10]_i_1_n_0\,
      I5 => \mem_rdata_q[9]_i_4_n_0\,
      O => \mem_rdata_q[31]_i_14_n_0\
    );
\mem_rdata_q[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_15_n_0\
    );
\mem_rdata_q[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_1_n_0\,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      O => \mem_rdata_q[31]_i_16_n_0\
    );
\mem_rdata_q[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_17_n_0\
    );
\mem_rdata_q[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[2]_i_1_n_0\,
      I3 => \mem_rdata_q[3]_i_1_n_0\,
      I4 => \mem_rdata_q[4]_i_1_n_0\,
      I5 => \mem_rdata_q[31]_i_26_n_0\,
      O => \mem_rdata_q[31]_i_18_n_0\
    );
\mem_rdata_q[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00003B"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_19_n_0\
    );
\mem_rdata_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303330357577777"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_8_n_0\,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => \mem_rdata_q[31]_i_10_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_13_n_0\,
      O => \mem_rdata_q[31]_i_2_n_0\
    );
\mem_rdata_q[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_22_in,
      I1 => \mem_rdata_q[11]_i_2_n_0\,
      O => \mem_rdata_q[31]_i_20_n_0\
    );
\mem_rdata_q[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(13),
      O => \mem_rdata_q[31]_i_21_n_0\
    );
\mem_rdata_q[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[29]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(29),
      O => \mem_rdata_q[31]_i_22_n_0\
    );
\mem_rdata_q[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(14),
      O => \mem_rdata_q[31]_i_23_n_0\
    );
\mem_rdata_q[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(30),
      O => \mem_rdata_q[31]_i_24_n_0\
    );
\mem_rdata_q[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(31),
      O => \mem_rdata_q[31]_i_25_n_0\
    );
\mem_rdata_q[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400F400F4F4"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_27_n_0\,
      I1 => \mem_rdata_q[31]_i_28_n_0\,
      I2 => \mem_rdata_q[31]_i_29_n_0\,
      I3 => \mem_rdata_q[31]_i_30_n_0\,
      I4 => \mem_rdata_q[31]_i_31_n_0\,
      I5 => \mem_rdata_q[31]_i_32_n_0\,
      O => \mem_rdata_q[31]_i_26_n_0\
    );
\mem_rdata_q[31]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[21]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(21),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[31]_i_27_n_0\
    );
\mem_rdata_q[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(5),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[5]\,
      O => \mem_rdata_q[31]_i_28_n_0\
    );
\mem_rdata_q[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[5]\,
      O => \mem_rdata_q[31]_i_29_n_0\
    );
\mem_rdata_q[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[31]_i_14_n_0\,
      O => \mem_rdata_q[31]_i_3_n_0\
    );
\mem_rdata_q[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[6]\,
      O => \mem_rdata_q[31]_i_30_n_0\
    );
\mem_rdata_q[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => mem_rdata(6),
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q_reg_n_0_[6]\,
      O => \mem_rdata_q[31]_i_31_n_0\
    );
\mem_rdata_q[31]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[22]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => mem_rdata(22),
      I4 => is_sb_sh_sw_i_3_n_0,
      O => \mem_rdata_q[31]_i_32_n_0\
    );
\mem_rdata_q[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[31]_i_4_n_0\
    );
\mem_rdata_q[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_15_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_12_n_0\,
      O => \mem_rdata_q[31]_i_5_n_0\
    );
\mem_rdata_q[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0AAA0AAA0AAA0"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => \mem_rdata_q[31]_i_16_n_0\,
      I2 => \mem_rdata_q[31]_i_12_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => p_22_in,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[31]_i_6_n_0\
    );
\mem_rdata_q[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015500000111"
    )
        port map (
      I0 => mem_instr_i_2_n_0,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => is_sb_sh_sw_i_4_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => is_sb_sh_sw_i_6_n_0,
      I5 => compressed_instr_i_1_n_0,
      O => \mem_rdata_q[31]_i_7_n_0\
    );
\mem_rdata_q[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_17_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[31]_i_18_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[31]_i_19_n_0\,
      O => \mem_rdata_q[31]_i_8_n_0\
    );
\mem_rdata_q[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555DDDDFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_7_n_0\,
      I1 => \mem_rdata_q[30]_i_5_n_0\,
      I2 => \mem_rdata_q[10]_i_1_n_0\,
      I3 => \mem_rdata_q[31]_i_13_n_0\,
      I4 => \mem_rdata_q[31]_i_20_n_0\,
      I5 => instr_jal_i_4_n_0,
      O => \mem_rdata_q[31]_i_9_n_0\
    );
\mem_rdata_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[3]_i_2_n_0\,
      I2 => \mem_rdata_q[3]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[3]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[3]_i_1_n_0\
    );
\mem_rdata_q[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[3]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(3),
      O => \mem_rdata_q[3]_i_2_n_0\
    );
\mem_rdata_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[19]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(19),
      O => \mem_rdata_q[3]_i_3_n_0\
    );
\mem_rdata_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => \mem_rdata_q[4]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[4]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[4]_i_1_n_0\
    );
\mem_rdata_q[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[20]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(20),
      O => \mem_rdata_q[4]_i_2_n_0\
    );
\mem_rdata_q[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[4]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(4),
      O => \mem_rdata_q[4]_i_3_n_0\
    );
\mem_rdata_q[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[15]_i_2_n_0\,
      O => \mem_rdata_q[5]_i_1_n_0\
    );
\mem_rdata_q[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      O => \mem_rdata_q[6]_i_1_n_0\
    );
\mem_rdata_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_3_n_0\,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => \mem_rdata_q[6]_i_4_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[6]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[6]_i_2_n_0\
    );
\mem_rdata_q[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[22]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(22),
      O => \mem_rdata_q[6]_i_3_n_0\
    );
\mem_rdata_q[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[6]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(6),
      O => \mem_rdata_q[6]_i_4_n_0\
    );
\mem_rdata_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF557F0000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_7_n_0\,
      I1 => is_sb_sh_sw_i_9_n_0,
      I2 => \mem_rdata_q[31]_i_11_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \mem_rdata_q[7]_i_3_n_0\,
      O => \mem_rdata_q[7]_i_1_n_0\
    );
\mem_rdata_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[7]_i_4_n_0\,
      I2 => \mem_rdata_q[23]_i_11_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[7]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[7]_i_2_n_0\
    );
\mem_rdata_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A080A000200020"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => is_sb_sh_sw_i_9_n_0,
      I4 => p_22_in,
      I5 => \mem_rdata_q[31]_i_7_n_0\,
      O => \mem_rdata_q[7]_i_3_n_0\
    );
\mem_rdata_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[7]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(7),
      O => \mem_rdata_q[7]_i_4_n_0\
    );
\mem_rdata_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777FFF44444444"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_7_n_0\,
      I2 => is_sb_sh_sw_i_9_n_0,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[8]_i_3_n_0\,
      O => \mem_rdata_q[8]_i_1_n_0\
    );
\mem_rdata_q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2FFF7F"
    )
        port map (
      I0 => is_sb_sh_sw_i_9_n_0,
      I1 => \mem_rdata_q[3]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[8]_i_3_n_0\,
      O => \mem_rdata_q[8]_i_2_n_0\
    );
\mem_rdata_q[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => is_sb_sh_sw_i_3_n_0,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => \mem_rdata_q[24]_i_15_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[8]\,
      I4 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[8]_i_3_n_0\
    );
\mem_rdata_q[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[8]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(8),
      O => \mem_rdata_q[8]_i_4_n_0\
    );
\mem_rdata_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF55005500"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_9_n_0,
      I2 => \mem_rdata_q[9]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_7_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[9]_i_4_n_0\,
      O => \mem_rdata_q[9]_i_1_n_0\
    );
\mem_rdata_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDDDDDDDDDDDDD"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_1_n_0\,
      I1 => is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0,
      I2 => \decoded_rs1[0]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_15_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[6]_i_2_n_0\,
      O => \mem_rdata_q[9]_i_2_n_0\
    );
\mem_rdata_q[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_15_n_0\,
      I1 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[9]_i_3_n_0\
    );
\mem_rdata_q[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBB8B"
    )
        port map (
      I0 => \mem_16bit_buffer_reg_n_0_[9]\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => \mem_rdata_q[9]_i_5_n_0\,
      I3 => is_sb_sh_sw_i_3_n_0,
      I4 => \mem_rdata_q[25]_i_13_n_0\,
      O => \mem_rdata_q[9]_i_4_n_0\
    );
\mem_rdata_q[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[9]\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => mem_rdata(9),
      O => \mem_rdata_q[9]_i_5_n_0\
    );
\mem_rdata_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[0]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[0]\,
      R => '0'
    );
\mem_rdata_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[10]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[10]\,
      R => '0'
    );
\mem_rdata_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[11]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[11]\,
      R => '0'
    );
\mem_rdata_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[12]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[12]\,
      R => '0'
    );
\mem_rdata_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[13]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[13]\,
      R => '0'
    );
\mem_rdata_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[14]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[14]\,
      R => '0'
    );
\mem_rdata_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[15]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[15]\,
      R => '0'
    );
\mem_rdata_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[16]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[16]\,
      R => '0'
    );
\mem_rdata_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[17]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[17]\,
      R => '0'
    );
\mem_rdata_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[18]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[18]\,
      R => '0'
    );
\mem_rdata_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[19]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[19]\,
      R => '0'
    );
\mem_rdata_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[1]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[1]\,
      R => '0'
    );
\mem_rdata_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[20]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[20]\,
      R => '0'
    );
\mem_rdata_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[21]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[21]\,
      R => '0'
    );
\mem_rdata_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[22]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[22]\,
      R => '0'
    );
\mem_rdata_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[23]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[23]\,
      R => '0'
    );
\mem_rdata_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[24]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[24]\,
      R => '0'
    );
\mem_rdata_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[25]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[25]\,
      R => '0'
    );
\mem_rdata_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[26]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[26]\,
      R => '0'
    );
\mem_rdata_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[27]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[27]\,
      R => '0'
    );
\mem_rdata_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[28]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[28]\,
      R => '0'
    );
\mem_rdata_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[29]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[29]\,
      R => '0'
    );
\mem_rdata_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[2]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[2]\,
      R => '0'
    );
\mem_rdata_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[30]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[30]\,
      R => '0'
    );
\mem_rdata_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[31]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[31]\,
      R => '0'
    );
\mem_rdata_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[3]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[3]\,
      R => '0'
    );
\mem_rdata_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[4]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[4]\,
      R => '0'
    );
\mem_rdata_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[5]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[5]\,
      R => '0'
    );
\mem_rdata_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[6]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[6]\,
      R => '0'
    );
\mem_rdata_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[7]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[7]\,
      R => '0'
    );
\mem_rdata_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[8]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[8]\,
      R => '0'
    );
\mem_rdata_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[9]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[9]\,
      R => '0'
    );
\mem_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F333F3F10111010"
    )
        port map (
      I0 => mem_do_wdata,
      I1 => \mem_state[0]_i_2_n_0\,
      I2 => \mem_state[1]_i_3_n_0\,
      I3 => \^mem_la_read\,
      I4 => \mem_state[0]_i_3_n_0\,
      I5 => \mem_state_reg_n_0_[0]\,
      O => \mem_state[0]_i_1_n_0\
    );
\mem_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => mem_do_rdata,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \mem_state_reg_n_0_[0]\,
      O => \mem_state[0]_i_2_n_0\
    );
\mem_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \^trap\,
      I4 => resetn,
      O => \mem_state[0]_i_3_n_0\
    );
\mem_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => mem_state(1),
      I1 => \mem_state[1]_i_3_n_0\,
      I2 => \^mem_la_read\,
      I3 => \mem_16bit_buffer[15]_i_2_n_0\,
      I4 => mem_instr_i_4_n_0,
      I5 => \mem_state_reg_n_0_[1]\,
      O => \mem_state[1]_i_1_n_0\
    );
\mem_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => mem_do_wdata,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => mem_do_rdata,
      I4 => \mem_state_reg_n_0_[1]\,
      O => mem_state(1)
    );
\mem_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040404040404"
    )
        port map (
      I0 => \^trap\,
      I1 => resetn,
      I2 => \mem_state[1]_i_4_n_0\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \mem_state_reg_n_0_[0]\,
      I5 => mem_do_rinst_reg_n_0,
      O => \mem_state[1]_i_3_n_0\
    );
\mem_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFF000C"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => mem_instr_i_2_n_0,
      I2 => mem_do_wdata,
      I3 => mem_do_rdata,
      I4 => \mem_state_reg_n_0_[0]\,
      I5 => \mem_state_reg_n_0_[1]\,
      O => \mem_state[1]_i_4_n_0\
    );
\mem_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_state[0]_i_1_n_0\,
      Q => \mem_state_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\mem_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_state[1]_i_1_n_0\,
      Q => \mem_state_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
mem_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA80000000000"
    )
        port map (
      I0 => mem_valid_i_2_n_0,
      I1 => mem_valid_i_3_n_0,
      I2 => mem_valid_i_4_n_0,
      I3 => mem_valid12_out,
      I4 => \^mem_valid\,
      I5 => resetn,
      O => mem_valid_i_1_n_0
    );
mem_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^trap\,
      I1 => mem_ready,
      O => mem_valid_i_2_n_0
    );
mem_valid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => mem_la_read_INST_0_i_1_n_0,
      I1 => resetn,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_state_reg_n_0_[1]\,
      O => mem_valid_i_3_n_0
    );
mem_valid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111111"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => mem_do_wdata,
      I3 => is_sb_sh_sw_i_3_n_0,
      I4 => prefetched_high_word_reg_n_0,
      I5 => clear_prefetched_high_word,
      O => mem_valid_i_4_n_0
    );
mem_valid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400040400"
    )
        port map (
      I0 => \^trap\,
      I1 => resetn,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \mem_state_reg_n_0_[1]\,
      I5 => mem_valid_i_6_n_0,
      O => mem_valid12_out
    );
mem_valid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => mem_do_rdata,
      I3 => mem_do_wdata,
      I4 => mem_do_rinst_reg_n_0,
      I5 => mem_do_prefetch_reg_n_0,
      O => mem_valid_i_6_n_0
    );
mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_valid_i_1_n_0,
      Q => \^mem_valid\,
      R => '0'
    );
\mem_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => resetn,
      I1 => mem_do_wdata,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \^trap\,
      O => \mem_wdata[31]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(0),
      Q => mem_wdata(0),
      R => '0'
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(2),
      Q => mem_wdata(10),
      R => '0'
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(3),
      Q => mem_wdata(11),
      R => '0'
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(4),
      Q => mem_wdata(12),
      R => '0'
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(5),
      Q => mem_wdata(13),
      R => '0'
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(6),
      Q => mem_wdata(14),
      R => '0'
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(7),
      Q => mem_wdata(15),
      R => '0'
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(8),
      Q => mem_wdata(16),
      R => '0'
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(9),
      Q => mem_wdata(17),
      R => '0'
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(10),
      Q => mem_wdata(18),
      R => '0'
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(11),
      Q => mem_wdata(19),
      R => '0'
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(1),
      Q => mem_wdata(1),
      R => '0'
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(12),
      Q => mem_wdata(20),
      R => '0'
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(13),
      Q => mem_wdata(21),
      R => '0'
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(14),
      Q => mem_wdata(22),
      R => '0'
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(15),
      Q => mem_wdata(23),
      R => '0'
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(16),
      Q => mem_wdata(24),
      R => '0'
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(17),
      Q => mem_wdata(25),
      R => '0'
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(18),
      Q => mem_wdata(26),
      R => '0'
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(19),
      Q => mem_wdata(27),
      R => '0'
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(20),
      Q => mem_wdata(28),
      R => '0'
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(21),
      Q => mem_wdata(29),
      R => '0'
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(2),
      Q => mem_wdata(2),
      R => '0'
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(22),
      Q => mem_wdata(30),
      R => '0'
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(23),
      Q => mem_wdata(31),
      R => '0'
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(3),
      Q => mem_wdata(3),
      R => '0'
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(4),
      Q => mem_wdata(4),
      R => '0'
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(5),
      Q => mem_wdata(5),
      R => '0'
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(6),
      Q => mem_wdata(6),
      R => '0'
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata\(7),
      Q => mem_wdata(7),
      R => '0'
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(0),
      Q => mem_wdata(8),
      R => '0'
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \^mem_la_wdata[31]\(1),
      Q => mem_wdata(9),
      R => '0'
    );
\mem_wordsize[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAA20000"
    )
        port map (
      I0 => mem_wordsize(0),
      I1 => \reg_op1[31]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \mem_wordsize[1]_i_3_n_0\,
      I4 => resetn,
      I5 => \mem_wordsize_reg_n_0_[0]\,
      O => \mem_wordsize[0]_i_1_n_0\
    );
\mem_wordsize[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => instr_lh,
      I1 => instr_lhu,
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => instr_sh,
      I4 => \cpu_state_reg_n_0_[6]\,
      O => mem_wordsize(0)
    );
\mem_wordsize[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAA20000"
    )
        port map (
      I0 => mem_wordsize(1),
      I1 => \reg_op1[31]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \mem_wordsize[1]_i_3_n_0\,
      I4 => resetn,
      I5 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wordsize[1]_i_1_n_0\
    );
\mem_wordsize[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => instr_lb,
      I1 => instr_lbu,
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => instr_sb,
      I4 => \cpu_state_reg_n_0_[6]\,
      O => mem_wordsize(1)
    );
\mem_wordsize[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_op1[31]_i_8_n_0\,
      I2 => mem_do_rdata,
      O => \mem_wordsize[1]_i_3_n_0\
    );
\mem_wordsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_wordsize[0]_i_1_n_0\,
      Q => \mem_wordsize_reg_n_0_[0]\,
      R => '0'
    );
\mem_wordsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_wordsize[1]_i_1_n_0\,
      Q => \mem_wordsize_reg_n_0_[1]\,
      R => '0'
    );
\mem_wstrb[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFFFFFF00003000"
    )
        port map (
      I0 => mem_do_wdata,
      I1 => \^trap\,
      I2 => resetn,
      I3 => mem_instr_i_3_n_0,
      I4 => \mem_wstrb[3]_i_3_n_0\,
      I5 => \mem_addr[31]_i_1_n_0\,
      O => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem_addr[31]_i_1_n_0\,
      I1 => mem_do_prefetch_reg_n_0,
      I2 => mem_do_rdata,
      I3 => mem_do_rinst_reg_n_0,
      I4 => mem_instr_i_3_n_0,
      I5 => mem_instr_i_4_n_0,
      O => \mem_wstrb[3]_i_2_n_0\
    );
\mem_wstrb[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => mem_do_rdata,
      I2 => mem_do_prefetch_reg_n_0,
      O => \mem_wstrb[3]_i_3_n_0\
    );
\mem_wstrb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \^mem_la_wstrb\(0),
      Q => mem_wstrb(0),
      R => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \^mem_la_wstrb\(1),
      Q => mem_wstrb(1),
      R => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \^mem_la_wstrb\(2),
      Q => mem_wstrb(2),
      R => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \^mem_la_wstrb\(3),
      Q => mem_wstrb(3),
      R => \mem_wstrb[3]_i_1_n_0\
    );
prefetched_high_word_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEFFAAAA0200"
    )
        port map (
      I0 => prefetched_high_word,
      I1 => mem_do_rdata,
      I2 => \^mem_la_read\,
      I3 => \mem_16bit_buffer[15]_i_2_n_0\,
      I4 => prefetched_high_word_i_3_n_0,
      I5 => prefetched_high_word_reg_n_0,
      O => prefetched_high_word_i_1_n_0
    );
prefetched_high_word_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404040404"
    )
        port map (
      I0 => clear_prefetched_high_word,
      I1 => resetn,
      I2 => \^trap\,
      I3 => mem_la_secondword,
      I4 => mem_rdata(1),
      I5 => mem_rdata(0),
      O => prefetched_high_word
    );
prefetched_high_word_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^trap\,
      I1 => clear_prefetched_high_word,
      O => prefetched_high_word_i_3_n_0
    );
prefetched_high_word_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => prefetched_high_word_i_1_n_0,
      Q => prefetched_high_word_reg_n_0,
      R => '0'
    );
\q_ascii_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(0),
      Q => q_ascii_instr(0),
      R => '0'
    );
\q_ascii_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(10),
      Q => q_ascii_instr(10),
      R => '0'
    );
\q_ascii_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(11),
      Q => q_ascii_instr(11),
      R => '0'
    );
\q_ascii_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(12),
      Q => q_ascii_instr(12),
      R => '0'
    );
\q_ascii_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(13),
      Q => q_ascii_instr(13),
      R => '0'
    );
\q_ascii_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(14),
      Q => q_ascii_instr(14),
      R => '0'
    );
\q_ascii_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(15),
      Q => q_ascii_instr(15),
      R => '0'
    );
\q_ascii_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(16),
      Q => q_ascii_instr(16),
      R => '0'
    );
\q_ascii_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(17),
      Q => q_ascii_instr(17),
      R => '0'
    );
\q_ascii_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(18),
      Q => q_ascii_instr(18),
      R => '0'
    );
\q_ascii_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(19),
      Q => q_ascii_instr(19),
      R => '0'
    );
\q_ascii_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(1),
      Q => q_ascii_instr(1),
      R => '0'
    );
\q_ascii_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(20),
      Q => q_ascii_instr(20),
      R => '0'
    );
\q_ascii_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(21),
      Q => q_ascii_instr(21),
      R => '0'
    );
\q_ascii_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(22),
      Q => q_ascii_instr(22),
      R => '0'
    );
\q_ascii_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(23),
      Q => q_ascii_instr(23),
      R => '0'
    );
\q_ascii_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(24),
      Q => q_ascii_instr(24),
      R => '0'
    );
\q_ascii_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(25),
      Q => q_ascii_instr(25),
      R => '0'
    );
\q_ascii_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(26),
      Q => q_ascii_instr(26),
      R => '0'
    );
\q_ascii_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(27),
      Q => q_ascii_instr(27),
      R => '0'
    );
\q_ascii_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(28),
      Q => q_ascii_instr(28),
      R => '0'
    );
\q_ascii_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(29),
      Q => q_ascii_instr(29),
      R => '0'
    );
\q_ascii_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(2),
      Q => q_ascii_instr(2),
      R => '0'
    );
\q_ascii_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(30),
      Q => q_ascii_instr(30),
      R => '0'
    );
\q_ascii_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(31),
      Q => q_ascii_instr(31),
      R => '0'
    );
\q_ascii_instr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(32),
      Q => q_ascii_instr(32),
      R => '0'
    );
\q_ascii_instr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(33),
      Q => q_ascii_instr(33),
      R => '0'
    );
\q_ascii_instr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(34),
      Q => q_ascii_instr(34),
      R => '0'
    );
\q_ascii_instr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(35),
      Q => q_ascii_instr(35),
      R => '0'
    );
\q_ascii_instr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(36),
      Q => q_ascii_instr(36),
      R => '0'
    );
\q_ascii_instr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(37),
      Q => q_ascii_instr(37),
      R => '0'
    );
\q_ascii_instr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(38),
      Q => q_ascii_instr(38),
      R => '0'
    );
\q_ascii_instr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(39),
      Q => q_ascii_instr(39),
      R => '0'
    );
\q_ascii_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(3),
      Q => q_ascii_instr(3),
      R => '0'
    );
\q_ascii_instr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(40),
      Q => q_ascii_instr(40),
      R => '0'
    );
\q_ascii_instr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(41),
      Q => q_ascii_instr(41),
      R => '0'
    );
\q_ascii_instr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(42),
      Q => q_ascii_instr(42),
      R => '0'
    );
\q_ascii_instr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(43),
      Q => q_ascii_instr(43),
      R => '0'
    );
\q_ascii_instr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(44),
      Q => q_ascii_instr(44),
      R => '0'
    );
\q_ascii_instr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(45),
      Q => q_ascii_instr(45),
      R => '0'
    );
\q_ascii_instr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(46),
      Q => q_ascii_instr(46),
      R => '0'
    );
\q_ascii_instr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(47),
      Q => q_ascii_instr(47),
      R => '0'
    );
\q_ascii_instr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(48),
      Q => q_ascii_instr(48),
      R => '0'
    );
\q_ascii_instr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(49),
      Q => q_ascii_instr(49),
      R => '0'
    );
\q_ascii_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(4),
      Q => q_ascii_instr(4),
      R => '0'
    );
\q_ascii_instr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(50),
      Q => q_ascii_instr(50),
      R => '0'
    );
\q_ascii_instr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(51),
      Q => q_ascii_instr(51),
      R => '0'
    );
\q_ascii_instr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(52),
      Q => q_ascii_instr(52),
      R => '0'
    );
\q_ascii_instr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(53),
      Q => q_ascii_instr(53),
      R => '0'
    );
\q_ascii_instr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(54),
      Q => q_ascii_instr(54),
      R => '0'
    );
\q_ascii_instr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(55),
      Q => q_ascii_instr(55),
      R => '0'
    );
\q_ascii_instr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(56),
      Q => q_ascii_instr(56),
      R => '0'
    );
\q_ascii_instr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(57),
      Q => q_ascii_instr(57),
      R => '0'
    );
\q_ascii_instr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(58),
      Q => q_ascii_instr(58),
      R => '0'
    );
\q_ascii_instr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(59),
      Q => q_ascii_instr(59),
      R => '0'
    );
\q_ascii_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(5),
      Q => q_ascii_instr(5),
      R => '0'
    );
\q_ascii_instr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(60),
      Q => q_ascii_instr(60),
      R => '0'
    );
\q_ascii_instr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(61),
      Q => q_ascii_instr(61),
      R => '0'
    );
\q_ascii_instr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(62),
      Q => q_ascii_instr(62),
      R => '0'
    );
\q_ascii_instr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(63),
      Q => q_ascii_instr(63),
      R => '0'
    );
\q_ascii_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(6),
      Q => q_ascii_instr(6),
      R => '0'
    );
\q_ascii_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(7),
      Q => q_ascii_instr(7),
      R => '0'
    );
\q_ascii_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(8),
      Q => q_ascii_instr(8),
      R => '0'
    );
\q_ascii_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_ascii_instr(9),
      Q => q_ascii_instr(9),
      R => '0'
    );
\q_insn_imm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(0),
      Q => q_insn_imm(0),
      R => '0'
    );
\q_insn_imm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(10),
      Q => q_insn_imm(10),
      R => '0'
    );
\q_insn_imm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(11),
      Q => q_insn_imm(11),
      R => '0'
    );
\q_insn_imm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(12),
      Q => q_insn_imm(12),
      R => '0'
    );
\q_insn_imm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(13),
      Q => q_insn_imm(13),
      R => '0'
    );
\q_insn_imm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(14),
      Q => q_insn_imm(14),
      R => '0'
    );
\q_insn_imm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(15),
      Q => q_insn_imm(15),
      R => '0'
    );
\q_insn_imm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(16),
      Q => q_insn_imm(16),
      R => '0'
    );
\q_insn_imm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(17),
      Q => q_insn_imm(17),
      R => '0'
    );
\q_insn_imm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(18),
      Q => q_insn_imm(18),
      R => '0'
    );
\q_insn_imm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(19),
      Q => q_insn_imm(19),
      R => '0'
    );
\q_insn_imm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(1),
      Q => q_insn_imm(1),
      R => '0'
    );
\q_insn_imm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(20),
      Q => q_insn_imm(20),
      R => '0'
    );
\q_insn_imm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(21),
      Q => q_insn_imm(21),
      R => '0'
    );
\q_insn_imm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(22),
      Q => q_insn_imm(22),
      R => '0'
    );
\q_insn_imm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(23),
      Q => q_insn_imm(23),
      R => '0'
    );
\q_insn_imm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(24),
      Q => q_insn_imm(24),
      R => '0'
    );
\q_insn_imm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(25),
      Q => q_insn_imm(25),
      R => '0'
    );
\q_insn_imm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(26),
      Q => q_insn_imm(26),
      R => '0'
    );
\q_insn_imm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(27),
      Q => q_insn_imm(27),
      R => '0'
    );
\q_insn_imm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(28),
      Q => q_insn_imm(28),
      R => '0'
    );
\q_insn_imm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(29),
      Q => q_insn_imm(29),
      R => '0'
    );
\q_insn_imm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(2),
      Q => q_insn_imm(2),
      R => '0'
    );
\q_insn_imm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(30),
      Q => q_insn_imm(30),
      R => '0'
    );
\q_insn_imm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(31),
      Q => q_insn_imm(31),
      R => '0'
    );
\q_insn_imm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(3),
      Q => q_insn_imm(3),
      R => '0'
    );
\q_insn_imm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(4),
      Q => q_insn_imm(4),
      R => '0'
    );
\q_insn_imm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(5),
      Q => q_insn_imm(5),
      R => '0'
    );
\q_insn_imm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(6),
      Q => q_insn_imm(6),
      R => '0'
    );
\q_insn_imm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(7),
      Q => q_insn_imm(7),
      R => '0'
    );
\q_insn_imm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(8),
      Q => q_insn_imm(8),
      R => '0'
    );
\q_insn_imm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_imm(9),
      Q => q_insn_imm(9),
      R => '0'
    );
\q_insn_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rd(0),
      Q => q_insn_rd(0),
      R => '0'
    );
\q_insn_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rd(1),
      Q => q_insn_rd(1),
      R => '0'
    );
\q_insn_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rd(2),
      Q => q_insn_rd(2),
      R => '0'
    );
\q_insn_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rd(3),
      Q => q_insn_rd(3),
      R => '0'
    );
\q_insn_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rd(4),
      Q => q_insn_rd(4),
      R => '0'
    );
\q_insn_rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs1(0),
      Q => q_insn_rs1(0),
      R => '0'
    );
\q_insn_rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs1(1),
      Q => q_insn_rs1(1),
      R => '0'
    );
\q_insn_rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs1(2),
      Q => q_insn_rs1(2),
      R => '0'
    );
\q_insn_rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs1(3),
      Q => q_insn_rs1(3),
      R => '0'
    );
\q_insn_rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs1(4),
      Q => q_insn_rs1(4),
      R => '0'
    );
\q_insn_rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs2(0),
      Q => q_insn_rs2(0),
      R => '0'
    );
\q_insn_rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs2(1),
      Q => q_insn_rs2(1),
      R => '0'
    );
\q_insn_rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs2(2),
      Q => q_insn_rs2(2),
      R => '0'
    );
\q_insn_rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs2(3),
      Q => q_insn_rs2(3),
      R => '0'
    );
\q_insn_rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dbg_insn_rs2(4),
      Q => q_insn_rs2(4),
      R => '0'
    );
\reg_next_pc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => reg_next_pc0(0),
      I1 => \reg_next_pc[0]_i_2_n_0\,
      I2 => decoder_trigger_reg_n_0,
      I3 => instr_jal,
      I4 => \reg_next_pc[0]_i_3_n_0\,
      I5 => current_pc(0),
      O => \reg_next_pc[0]_i_1_n_0\
    );
\reg_next_pc[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F0000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => do_waitirq_reg_n_0,
      I2 => instr_waitirq,
      I3 => do_waitirq_i_2_n_0,
      I4 => \irq_state[1]_i_2_n_0\,
      O => \reg_next_pc[0]_i_2_n_0\
    );
\reg_next_pc[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => instr_waitirq,
      I1 => do_waitirq_reg_n_0,
      I2 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[0]_i_3_n_0\
    );
\reg_next_pc[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(10),
      I2 => \reg_next_pc[10]_i_2_n_0\,
      O => \reg_next_pc[10]_i_1_n_0\
    );
\reg_next_pc[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(10),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(10),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[10]_i_2_n_0\
    );
\reg_next_pc[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(11),
      I2 => \reg_next_pc[11]_i_2_n_0\,
      O => \reg_next_pc[11]_i_1_n_0\
    );
\reg_next_pc[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(11),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(11),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[11]_i_2_n_0\
    );
\reg_next_pc[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[11]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[11]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(11),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[11]_i_4_n_0\
    );
\reg_next_pc[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[10]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[10]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(10),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[11]_i_5_n_0\
    );
\reg_next_pc[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[9]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[9]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(9),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[11]_i_6_n_0\
    );
\reg_next_pc[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[8]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[8]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(8),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[11]_i_7_n_0\
    );
\reg_next_pc[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(12),
      I2 => \reg_next_pc[12]_i_2_n_0\,
      O => \reg_next_pc[12]_i_1_n_0\
    );
\reg_next_pc[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(12),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(12),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[12]_i_2_n_0\
    );
\reg_next_pc[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(13),
      I2 => \reg_next_pc[13]_i_2_n_0\,
      O => \reg_next_pc[13]_i_1_n_0\
    );
\reg_next_pc[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(13),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(13),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[13]_i_2_n_0\
    );
\reg_next_pc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(14),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[14]_i_2_n_0\,
      I4 => current_pc(14),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[14]_i_1_n_0\
    );
\reg_next_pc[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(14),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[14]_i_2_n_0\
    );
\reg_next_pc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(15),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[15]_i_2_n_0\,
      I4 => current_pc(15),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[15]_i_1_n_0\
    );
\reg_next_pc[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(15),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[15]_i_2_n_0\
    );
\reg_next_pc[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[15]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[15]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(15),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[15]_i_4_n_0\
    );
\reg_next_pc[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[14]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[14]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(14),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[15]_i_5_n_0\
    );
\reg_next_pc[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[13]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[13]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(13),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[15]_i_6_n_0\
    );
\reg_next_pc[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[12]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[12]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(12),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[15]_i_7_n_0\
    );
\reg_next_pc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(16),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[16]_i_3_n_0\,
      I4 => current_pc(16),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[16]_i_1_n_0\
    );
\reg_next_pc[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(11),
      I1 => decoded_imm_uj(11),
      O => \reg_next_pc[16]_i_10_n_0\
    );
\reg_next_pc[16]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(10),
      I1 => decoded_imm_uj(10),
      O => \reg_next_pc[16]_i_11_n_0\
    );
\reg_next_pc[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(9),
      I1 => decoded_imm_uj(9),
      O => \reg_next_pc[16]_i_12_n_0\
    );
\reg_next_pc[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(16),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[16]_i_3_n_0\
    );
\reg_next_pc[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(16),
      I1 => decoded_imm_uj(16),
      O => \reg_next_pc[16]_i_5_n_0\
    );
\reg_next_pc[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(15),
      I1 => decoded_imm_uj(15),
      O => \reg_next_pc[16]_i_6_n_0\
    );
\reg_next_pc[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(14),
      I1 => decoded_imm_uj(14),
      O => \reg_next_pc[16]_i_7_n_0\
    );
\reg_next_pc[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(13),
      I1 => decoded_imm_uj(13),
      O => \reg_next_pc[16]_i_8_n_0\
    );
\reg_next_pc[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(12),
      I1 => decoded_imm_uj(12),
      O => \reg_next_pc[16]_i_9_n_0\
    );
\reg_next_pc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(17),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[17]_i_2_n_0\,
      I4 => current_pc(17),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[17]_i_1_n_0\
    );
\reg_next_pc[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(17),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[17]_i_2_n_0\
    );
\reg_next_pc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(18),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[18]_i_2_n_0\,
      I4 => current_pc(18),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[18]_i_1_n_0\
    );
\reg_next_pc[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(18),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[18]_i_2_n_0\
    );
\reg_next_pc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(19),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[19]_i_2_n_0\,
      I4 => current_pc(19),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[19]_i_1_n_0\
    );
\reg_next_pc[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(19),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[19]_i_2_n_0\
    );
\reg_next_pc[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[19]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[19]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(19),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[19]_i_4_n_0\
    );
\reg_next_pc[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[18]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[18]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(18),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[19]_i_5_n_0\
    );
\reg_next_pc[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[17]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[17]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(17),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[19]_i_6_n_0\
    );
\reg_next_pc[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[16]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[16]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(16),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[19]_i_7_n_0\
    );
\reg_next_pc[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4F4F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(1),
      I2 => \reg_next_pc[1]_i_2_n_0\,
      I3 => reg_next_pc0(1),
      I4 => \reg_next_pc[1]_i_4_n_0\,
      O => \reg_next_pc[1]_i_1_n_0\
    );
\reg_next_pc[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AA280000000000"
    )
        port map (
      I0 => \count_instr[0]_i_3_n_0\,
      I1 => current_pc(1),
      I2 => decoded_imm_uj(1),
      I3 => instr_jal,
      I4 => reg_next_pc0(1),
      I5 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[1]_i_2_n_0\
    );
\reg_next_pc[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => dbg_next_i_2_n_0,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => \irq_state_reg_n_0_[1]\,
      I4 => \reg_next_pc[5]_i_3_n_0\,
      O => \reg_next_pc[1]_i_4_n_0\
    );
\reg_next_pc[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[3]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[3]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(3),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[1]_i_5_n_0\
    );
\reg_next_pc[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pc(2),
      I1 => compressed_instr,
      O => \reg_next_pc[1]_i_6_n_0\
    );
\reg_next_pc[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(1),
      I1 => compressed_instr,
      O => \reg_next_pc[1]_i_7_n_0\
    );
\reg_next_pc[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[0]\,
      I2 => latched_branch_reg_n_0,
      I3 => latched_store_reg_n_0,
      O => \reg_next_pc[1]_i_8_n_0\
    );
\reg_next_pc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(20),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[20]_i_3_n_0\,
      I4 => current_pc(20),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[20]_i_1_n_0\
    );
\reg_next_pc[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(20),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[20]_i_3_n_0\
    );
\reg_next_pc[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(20),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[20]_i_4_n_0\
    );
\reg_next_pc[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(19),
      I1 => decoded_imm_uj(19),
      O => \reg_next_pc[20]_i_5_n_0\
    );
\reg_next_pc[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(18),
      I1 => decoded_imm_uj(18),
      O => \reg_next_pc[20]_i_6_n_0\
    );
\reg_next_pc[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(17),
      I1 => decoded_imm_uj(17),
      O => \reg_next_pc[20]_i_7_n_0\
    );
\reg_next_pc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(21),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[21]_i_2_n_0\,
      I4 => current_pc(21),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[21]_i_1_n_0\
    );
\reg_next_pc[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(21),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[21]_i_2_n_0\
    );
\reg_next_pc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(22),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[22]_i_2_n_0\,
      I4 => current_pc(22),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[22]_i_1_n_0\
    );
\reg_next_pc[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(22),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[22]_i_2_n_0\
    );
\reg_next_pc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(23),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[23]_i_2_n_0\,
      I4 => current_pc(23),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[23]_i_1_n_0\
    );
\reg_next_pc[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(23),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[23]_i_2_n_0\
    );
\reg_next_pc[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[23]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[23]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(23),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[23]_i_4_n_0\
    );
\reg_next_pc[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[22]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[22]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(22),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[23]_i_5_n_0\
    );
\reg_next_pc[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[21]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[21]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(21),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[23]_i_6_n_0\
    );
\reg_next_pc[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[20]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[20]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(20),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[23]_i_7_n_0\
    );
\reg_next_pc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(24),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[24]_i_3_n_0\,
      I4 => current_pc(24),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[24]_i_1_n_0\
    );
\reg_next_pc[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(24),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[24]_i_3_n_0\
    );
\reg_next_pc[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(24),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[24]_i_4_n_0\
    );
\reg_next_pc[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(23),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[24]_i_5_n_0\
    );
\reg_next_pc[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(22),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[24]_i_6_n_0\
    );
\reg_next_pc[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(21),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[24]_i_7_n_0\
    );
\reg_next_pc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(25),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[25]_i_2_n_0\,
      I4 => current_pc(25),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[25]_i_1_n_0\
    );
\reg_next_pc[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(25),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[25]_i_2_n_0\
    );
\reg_next_pc[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(26),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[26]_i_2_n_0\,
      I4 => current_pc(26),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[26]_i_1_n_0\
    );
\reg_next_pc[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(26),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[26]_i_2_n_0\
    );
\reg_next_pc[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(27),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[27]_i_2_n_0\,
      I4 => current_pc(27),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[27]_i_1_n_0\
    );
\reg_next_pc[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(27),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[27]_i_2_n_0\
    );
\reg_next_pc[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[27]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[27]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(27),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[27]_i_4_n_0\
    );
\reg_next_pc[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[26]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[26]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(26),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[27]_i_5_n_0\
    );
\reg_next_pc[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[25]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[25]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(25),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[27]_i_6_n_0\
    );
\reg_next_pc[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[24]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[24]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(24),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[27]_i_7_n_0\
    );
\reg_next_pc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(28),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[28]_i_3_n_0\,
      I4 => current_pc(28),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[28]_i_1_n_0\
    );
\reg_next_pc[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(28),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[28]_i_3_n_0\
    );
\reg_next_pc[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(28),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[28]_i_4_n_0\
    );
\reg_next_pc[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(27),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[28]_i_5_n_0\
    );
\reg_next_pc[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(26),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[28]_i_6_n_0\
    );
\reg_next_pc[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(25),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[28]_i_7_n_0\
    );
\reg_next_pc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(29),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[29]_i_2_n_0\,
      I4 => current_pc(29),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[29]_i_1_n_0\
    );
\reg_next_pc[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(29),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[29]_i_2_n_0\
    );
\reg_next_pc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(2),
      I2 => \reg_next_pc[2]_i_2_n_0\,
      O => \reg_next_pc[2]_i_1_n_0\
    );
\reg_next_pc[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(2),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(2),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[2]_i_2_n_0\
    );
\reg_next_pc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(30),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[30]_i_2_n_0\,
      I4 => current_pc(30),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[30]_i_1_n_0\
    );
\reg_next_pc[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => \count_instr[0]_i_3_n_0\,
      I2 => reg_next_pc0(30),
      I3 => instr_jal,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[30]_i_2_n_0\
    );
\reg_next_pc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFF80"
    )
        port map (
      I0 => instr_jal,
      I1 => reg_next_pc00_in(31),
      I2 => \reg_next_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc[31]_i_4_n_0\,
      I4 => current_pc(31),
      I5 => \reg_next_pc[31]_i_5_n_0\,
      O => \reg_next_pc[31]_i_1_n_0\
    );
\reg_next_pc[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[31]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[31]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(31),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[31]_i_10_n_0\
    );
\reg_next_pc[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[30]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[30]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(30),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[31]_i_11_n_0\
    );
\reg_next_pc[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[29]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[29]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(29),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[31]_i_12_n_0\
    );
\reg_next_pc[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[28]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[28]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(28),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[31]_i_13_n_0\
    );
\reg_next_pc[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => instr_waitirq,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \irq_state_reg_n_0_[0]\,
      I3 => dbg_next_i_2_n_0,
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[31]_i_3_n_0\
    );
\reg_next_pc[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C888888"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => reg_next_pc0(31),
      I2 => instr_jal,
      I3 => decoder_trigger_reg_n_0,
      I4 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[31]_i_4_n_0\
    );
\reg_next_pc[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA0A0000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => do_waitirq_reg_n_0,
      I2 => instr_waitirq,
      I3 => do_waitirq_i_2_n_0,
      I4 => \irq_state[1]_i_2_n_0\,
      O => \reg_next_pc[31]_i_5_n_0\
    );
\reg_next_pc[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => decoded_imm_uj(31),
      I1 => current_pc(31),
      O => \reg_next_pc[31]_i_6_n_0\
    );
\reg_next_pc[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(30),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[31]_i_7_n_0\
    );
\reg_next_pc[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(29),
      I1 => decoded_imm_uj(31),
      O => \reg_next_pc[31]_i_8_n_0\
    );
\reg_next_pc[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(3),
      I2 => \reg_next_pc[3]_i_2_n_0\,
      O => \reg_next_pc[3]_i_1_n_0\
    );
\reg_next_pc[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(3),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(3),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[3]_i_2_n_0\
    );
\reg_next_pc[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(4),
      I2 => \reg_next_pc[4]_i_2_n_0\,
      O => \reg_next_pc[4]_i_1_n_0\
    );
\reg_next_pc[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(4),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(4),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[4]_i_2_n_0\
    );
\reg_next_pc[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(4),
      I1 => decoded_imm_uj(4),
      O => \reg_next_pc[4]_i_4_n_0\
    );
\reg_next_pc[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(3),
      I1 => decoded_imm_uj(3),
      O => \reg_next_pc[4]_i_5_n_0\
    );
\reg_next_pc[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(2),
      I1 => decoded_imm_uj(2),
      O => \reg_next_pc[4]_i_6_n_0\
    );
\reg_next_pc[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(1),
      I1 => decoded_imm_uj(1),
      O => reg_next_pc00_in(1)
    );
\reg_next_pc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \reg_next_pc[5]_i_2_n_0\,
      I1 => \reg_next_pc[5]_i_3_n_0\,
      I2 => reg_next_pc0(5),
      I3 => \irq_state[1]_i_2_n_0\,
      I4 => \reg_next_pc[31]_i_5_n_0\,
      I5 => current_pc(5),
      O => \reg_next_pc[5]_i_1_n_0\
    );
\reg_next_pc[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => instr_waitirq,
      I1 => reg_next_pc00_in(5),
      I2 => instr_jal,
      I3 => reg_next_pc0(5),
      I4 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[5]_i_2_n_0\
    );
\reg_next_pc[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => do_waitirq_reg_n_0,
      I2 => instr_waitirq,
      I3 => do_waitirq_i_2_n_0,
      O => \reg_next_pc[5]_i_3_n_0\
    );
\reg_next_pc[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[7]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[7]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(7),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[5]_i_5_n_0\
    );
\reg_next_pc[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[6]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[6]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(6),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[5]_i_6_n_0\
    );
\reg_next_pc[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[5]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[5]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(5),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => \reg_next_pc[5]_i_7_n_0\
    );
\reg_next_pc[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8F0"
    )
        port map (
      I0 => \reg_pc[4]_i_2_n_0\,
      I1 => latched_branch_reg_n_0,
      I2 => \reg_next_pc_reg_n_0_[4]\,
      I3 => latched_store_reg_n_0,
      I4 => \irq_state_reg_n_0_[0]\,
      O => \reg_next_pc[5]_i_8_n_0\
    );
\reg_next_pc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(6),
      I2 => \reg_next_pc[6]_i_2_n_0\,
      O => \reg_next_pc[6]_i_1_n_0\
    );
\reg_next_pc[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(6),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(6),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[6]_i_2_n_0\
    );
\reg_next_pc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(7),
      I2 => \reg_next_pc[7]_i_2_n_0\,
      O => \reg_next_pc[7]_i_1_n_0\
    );
\reg_next_pc[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(7),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(7),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[7]_i_2_n_0\
    );
\reg_next_pc[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(8),
      I2 => \reg_next_pc[8]_i_2_n_0\,
      O => \reg_next_pc[8]_i_1_n_0\
    );
\reg_next_pc[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(8),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(8),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[8]_i_2_n_0\
    );
\reg_next_pc[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(8),
      I1 => decoded_imm_uj(8),
      O => \reg_next_pc[8]_i_4_n_0\
    );
\reg_next_pc[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(7),
      I1 => decoded_imm_uj(7),
      O => \reg_next_pc[8]_i_5_n_0\
    );
\reg_next_pc[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(6),
      I1 => decoded_imm_uj(6),
      O => \reg_next_pc[8]_i_6_n_0\
    );
\reg_next_pc[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_pc(5),
      I1 => decoded_imm_uj(5),
      O => \reg_next_pc[8]_i_7_n_0\
    );
\reg_next_pc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \reg_next_pc[31]_i_5_n_0\,
      I1 => current_pc(9),
      I2 => \reg_next_pc[9]_i_2_n_0\,
      O => \reg_next_pc[9]_i_1_n_0\
    );
\reg_next_pc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE0A0E0A0A0A0A0"
    )
        port map (
      I0 => \reg_next_pc[1]_i_4_n_0\,
      I1 => decoder_trigger_reg_n_0,
      I2 => reg_next_pc0(9),
      I3 => instr_jal,
      I4 => reg_next_pc00_in(9),
      I5 => \count_instr[0]_i_3_n_0\,
      O => \reg_next_pc[9]_i_2_n_0\
    );
\reg_next_pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[0]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[10]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[10]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[11]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[11]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[5]_i_4_n_0\,
      CO(3) => \reg_next_pc_reg[11]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[11]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[11]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(11 downto 8),
      S(3) => \reg_next_pc[11]_i_4_n_0\,
      S(2) => \reg_next_pc[11]_i_5_n_0\,
      S(1) => \reg_next_pc[11]_i_6_n_0\,
      S(0) => \reg_next_pc[11]_i_7_n_0\
    );
\reg_next_pc_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[12]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[12]\,
      S => clear_prefetched_high_word2
    );
\reg_next_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[13]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[13]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[14]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[14]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[15]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[15]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[11]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[15]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[15]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[15]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(15 downto 12),
      S(3) => \reg_next_pc[15]_i_4_n_0\,
      S(2) => \reg_next_pc[15]_i_5_n_0\,
      S(1) => \reg_next_pc[15]_i_6_n_0\,
      S(0) => \reg_next_pc[15]_i_7_n_0\
    );
\reg_next_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[16]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[16]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[16]_i_4_n_0\,
      CO(3) => \reg_next_pc_reg[16]_i_2_n_0\,
      CO(2) => \reg_next_pc_reg[16]_i_2_n_1\,
      CO(1) => \reg_next_pc_reg[16]_i_2_n_2\,
      CO(0) => \reg_next_pc_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(16 downto 13),
      O(3 downto 0) => reg_next_pc00_in(16 downto 13),
      S(3) => \reg_next_pc[16]_i_5_n_0\,
      S(2) => \reg_next_pc[16]_i_6_n_0\,
      S(1) => \reg_next_pc[16]_i_7_n_0\,
      S(0) => \reg_next_pc[16]_i_8_n_0\
    );
\reg_next_pc_reg[16]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[8]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[16]_i_4_n_0\,
      CO(2) => \reg_next_pc_reg[16]_i_4_n_1\,
      CO(1) => \reg_next_pc_reg[16]_i_4_n_2\,
      CO(0) => \reg_next_pc_reg[16]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(12 downto 9),
      O(3 downto 0) => reg_next_pc00_in(12 downto 9),
      S(3) => \reg_next_pc[16]_i_9_n_0\,
      S(2) => \reg_next_pc[16]_i_10_n_0\,
      S(1) => \reg_next_pc[16]_i_11_n_0\,
      S(0) => \reg_next_pc[16]_i_12_n_0\
    );
\reg_next_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[17]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[17]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[18]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[18]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[19]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[19]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[15]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[19]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[19]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[19]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(19 downto 16),
      S(3) => \reg_next_pc[19]_i_4_n_0\,
      S(2) => \reg_next_pc[19]_i_5_n_0\,
      S(1) => \reg_next_pc[19]_i_6_n_0\,
      S(0) => \reg_next_pc[19]_i_7_n_0\
    );
\reg_next_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[1]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_next_pc_reg[1]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[1]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[1]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => current_pc(2 downto 1),
      DI(0) => '0',
      O(3 downto 0) => reg_next_pc0(3 downto 0),
      S(3) => \reg_next_pc[1]_i_5_n_0\,
      S(2) => \reg_next_pc[1]_i_6_n_0\,
      S(1) => \reg_next_pc[1]_i_7_n_0\,
      S(0) => \reg_next_pc[1]_i_8_n_0\
    );
\reg_next_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[20]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[20]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[16]_i_2_n_0\,
      CO(3) => \reg_next_pc_reg[20]_i_2_n_0\,
      CO(2) => \reg_next_pc_reg[20]_i_2_n_1\,
      CO(1) => \reg_next_pc_reg[20]_i_2_n_2\,
      CO(0) => \reg_next_pc_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(20 downto 17),
      O(3 downto 0) => reg_next_pc00_in(20 downto 17),
      S(3) => \reg_next_pc[20]_i_4_n_0\,
      S(2) => \reg_next_pc[20]_i_5_n_0\,
      S(1) => \reg_next_pc[20]_i_6_n_0\,
      S(0) => \reg_next_pc[20]_i_7_n_0\
    );
\reg_next_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[21]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[21]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[22]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[22]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[23]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[23]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[19]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[23]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[23]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[23]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(23 downto 20),
      S(3) => \reg_next_pc[23]_i_4_n_0\,
      S(2) => \reg_next_pc[23]_i_5_n_0\,
      S(1) => \reg_next_pc[23]_i_6_n_0\,
      S(0) => \reg_next_pc[23]_i_7_n_0\
    );
\reg_next_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[24]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[24]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[20]_i_2_n_0\,
      CO(3) => \reg_next_pc_reg[24]_i_2_n_0\,
      CO(2) => \reg_next_pc_reg[24]_i_2_n_1\,
      CO(1) => \reg_next_pc_reg[24]_i_2_n_2\,
      CO(0) => \reg_next_pc_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(24 downto 21),
      O(3 downto 0) => reg_next_pc00_in(24 downto 21),
      S(3) => \reg_next_pc[24]_i_4_n_0\,
      S(2) => \reg_next_pc[24]_i_5_n_0\,
      S(1) => \reg_next_pc[24]_i_6_n_0\,
      S(0) => \reg_next_pc[24]_i_7_n_0\
    );
\reg_next_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[25]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[25]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[26]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[26]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[27]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[27]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[23]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[27]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[27]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[27]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(27 downto 24),
      S(3) => \reg_next_pc[27]_i_4_n_0\,
      S(2) => \reg_next_pc[27]_i_5_n_0\,
      S(1) => \reg_next_pc[27]_i_6_n_0\,
      S(0) => \reg_next_pc[27]_i_7_n_0\
    );
\reg_next_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[28]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[28]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[24]_i_2_n_0\,
      CO(3) => \reg_next_pc_reg[28]_i_2_n_0\,
      CO(2) => \reg_next_pc_reg[28]_i_2_n_1\,
      CO(1) => \reg_next_pc_reg[28]_i_2_n_2\,
      CO(0) => \reg_next_pc_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(28 downto 25),
      O(3 downto 0) => reg_next_pc00_in(28 downto 25),
      S(3) => \reg_next_pc[28]_i_4_n_0\,
      S(2) => \reg_next_pc[28]_i_5_n_0\,
      S(1) => \reg_next_pc[28]_i_6_n_0\,
      S(0) => \reg_next_pc[28]_i_7_n_0\
    );
\reg_next_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[29]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[29]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[2]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[2]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[30]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[30]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[31]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[31]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_reg_next_pc_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_next_pc_reg[31]_i_2_n_2\,
      CO(0) => \reg_next_pc_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => current_pc(30 downto 29),
      O(3) => \NLW_reg_next_pc_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => reg_next_pc00_in(31 downto 29),
      S(3) => '0',
      S(2) => \reg_next_pc[31]_i_6_n_0\,
      S(1) => \reg_next_pc[31]_i_7_n_0\,
      S(0) => \reg_next_pc[31]_i_8_n_0\
    );
\reg_next_pc_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[27]_i_3_n_0\,
      CO(3) => \NLW_reg_next_pc_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \reg_next_pc_reg[31]_i_9_n_1\,
      CO(1) => \reg_next_pc_reg[31]_i_9_n_2\,
      CO(0) => \reg_next_pc_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(31 downto 28),
      S(3) => \reg_next_pc[31]_i_10_n_0\,
      S(2) => \reg_next_pc[31]_i_11_n_0\,
      S(1) => \reg_next_pc[31]_i_12_n_0\,
      S(0) => \reg_next_pc[31]_i_13_n_0\
    );
\reg_next_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[3]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[3]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[4]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[4]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_next_pc_reg[4]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[4]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[4]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(4 downto 1),
      O(3 downto 1) => reg_next_pc00_in(4 downto 2),
      O(0) => \NLW_reg_next_pc_reg[4]_i_3_O_UNCONNECTED\(0),
      S(3) => \reg_next_pc[4]_i_4_n_0\,
      S(2) => \reg_next_pc[4]_i_5_n_0\,
      S(1) => \reg_next_pc[4]_i_6_n_0\,
      S(0) => reg_next_pc00_in(1)
    );
\reg_next_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[5]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[5]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[1]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[5]_i_4_n_0\,
      CO(2) => \reg_next_pc_reg[5]_i_4_n_1\,
      CO(1) => \reg_next_pc_reg[5]_i_4_n_2\,
      CO(0) => \reg_next_pc_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => reg_next_pc0(7 downto 4),
      S(3) => \reg_next_pc[5]_i_5_n_0\,
      S(2) => \reg_next_pc[5]_i_6_n_0\,
      S(1) => \reg_next_pc[5]_i_7_n_0\,
      S(0) => \reg_next_pc[5]_i_8_n_0\
    );
\reg_next_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[6]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[6]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[7]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[7]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[8]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[8]\,
      R => clear_prefetched_high_word2
    );
\reg_next_pc_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[4]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[8]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[8]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[8]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => current_pc(8 downto 5),
      O(3 downto 0) => reg_next_pc00_in(8 downto 5),
      S(3) => \reg_next_pc[8]_i_4_n_0\,
      S(2) => \reg_next_pc[8]_i_5_n_0\,
      S(1) => \reg_next_pc[8]_i_6_n_0\,
      S(0) => \reg_next_pc[8]_i_7_n_0\
    );
\reg_next_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => \reg_next_pc[9]_i_1_n_0\,
      Q => \reg_next_pc_reg_n_0_[9]\,
      R => clear_prefetched_high_word2
    );
\reg_op1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[0]\,
      I2 => \irq_mask[0]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[3]_i_2_n_7\,
      O => reg_op1(0)
    );
\reg_op1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[10]\,
      I2 => \irq_mask[10]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[11]_i_2_n_5\,
      O => reg_op1(10)
    );
\reg_op1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[11]\,
      I2 => \irq_mask[11]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[11]_i_2_n_4\,
      O => reg_op1(11)
    );
\reg_op1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(11),
      I1 => \decoded_imm_reg_n_0_[11]\,
      O => \reg_op1[11]_i_3_n_0\
    );
\reg_op1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(10),
      I1 => \decoded_imm_reg_n_0_[10]\,
      O => \reg_op1[11]_i_4_n_0\
    );
\reg_op1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(9),
      I1 => \decoded_imm_reg_n_0_[9]\,
      O => \reg_op1[11]_i_5_n_0\
    );
\reg_op1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(8),
      I1 => \decoded_imm_reg_n_0_[8]\,
      O => \reg_op1[11]_i_6_n_0\
    );
\reg_op1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[12]\,
      I2 => \irq_mask[12]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[15]_i_2_n_7\,
      O => reg_op1(12)
    );
\reg_op1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[13]\,
      I2 => \irq_mask[13]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[15]_i_2_n_6\,
      O => reg_op1(13)
    );
\reg_op1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[14]\,
      I2 => \irq_mask[14]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[15]_i_2_n_5\,
      O => reg_op1(14)
    );
\reg_op1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[15]\,
      I2 => \irq_mask[15]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[15]_i_2_n_4\,
      O => reg_op1(15)
    );
\reg_op1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(15),
      I1 => \decoded_imm_reg_n_0_[15]\,
      O => \reg_op1[15]_i_3_n_0\
    );
\reg_op1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(14),
      I1 => \decoded_imm_reg_n_0_[14]\,
      O => \reg_op1[15]_i_4_n_0\
    );
\reg_op1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(13),
      I1 => \decoded_imm_reg_n_0_[13]\,
      O => \reg_op1[15]_i_5_n_0\
    );
\reg_op1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(12),
      I1 => \decoded_imm_reg_n_0_[12]\,
      O => \reg_op1[15]_i_6_n_0\
    );
\reg_op1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[16]\,
      I2 => \irq_mask[16]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[19]_i_2_n_7\,
      O => reg_op1(16)
    );
\reg_op1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[17]\,
      I2 => \irq_mask[17]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[19]_i_2_n_6\,
      O => reg_op1(17)
    );
\reg_op1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[18]\,
      I2 => \irq_mask[18]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[19]_i_2_n_5\,
      O => reg_op1(18)
    );
\reg_op1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[19]\,
      I2 => \irq_mask[19]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[19]_i_2_n_4\,
      O => reg_op1(19)
    );
\reg_op1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(19),
      I1 => \decoded_imm_reg_n_0_[19]\,
      O => \reg_op1[19]_i_3_n_0\
    );
\reg_op1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(18),
      I1 => \decoded_imm_reg_n_0_[18]\,
      O => \reg_op1[19]_i_4_n_0\
    );
\reg_op1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(17),
      I1 => \decoded_imm_reg_n_0_[17]\,
      O => \reg_op1[19]_i_5_n_0\
    );
\reg_op1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(16),
      I1 => \decoded_imm_reg_n_0_[16]\,
      O => \reg_op1[19]_i_6_n_0\
    );
\reg_op1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[1]\,
      I2 => \irq_mask[1]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[3]_i_2_n_6\,
      O => reg_op1(1)
    );
\reg_op1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[20]\,
      I2 => \irq_mask[20]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[23]_i_2_n_7\,
      O => reg_op1(20)
    );
\reg_op1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[21]\,
      I2 => \irq_mask[21]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[23]_i_2_n_6\,
      O => reg_op1(21)
    );
\reg_op1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[22]\,
      I2 => \irq_mask[22]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[23]_i_2_n_5\,
      O => reg_op1(22)
    );
\reg_op1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[23]\,
      I2 => \irq_mask[23]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[23]_i_2_n_4\,
      O => reg_op1(23)
    );
\reg_op1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(23),
      I1 => \decoded_imm_reg_n_0_[23]\,
      O => \reg_op1[23]_i_3_n_0\
    );
\reg_op1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(22),
      I1 => \decoded_imm_reg_n_0_[22]\,
      O => \reg_op1[23]_i_4_n_0\
    );
\reg_op1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(21),
      I1 => \decoded_imm_reg_n_0_[21]\,
      O => \reg_op1[23]_i_5_n_0\
    );
\reg_op1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(20),
      I1 => \decoded_imm_reg_n_0_[20]\,
      O => \reg_op1[23]_i_6_n_0\
    );
\reg_op1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[24]\,
      I2 => \irq_mask[24]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[27]_i_2_n_7\,
      O => reg_op1(24)
    );
\reg_op1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[25]\,
      I2 => \irq_mask[25]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[27]_i_2_n_6\,
      O => reg_op1(25)
    );
\reg_op1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[26]\,
      I2 => \irq_mask[26]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[27]_i_2_n_5\,
      O => reg_op1(26)
    );
\reg_op1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[27]\,
      I2 => \irq_mask[27]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[27]_i_2_n_4\,
      O => reg_op1(27)
    );
\reg_op1[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(27),
      I1 => \decoded_imm_reg_n_0_[27]\,
      O => \reg_op1[27]_i_3_n_0\
    );
\reg_op1[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(26),
      I1 => \decoded_imm_reg_n_0_[26]\,
      O => \reg_op1[27]_i_4_n_0\
    );
\reg_op1[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(25),
      I1 => \decoded_imm_reg_n_0_[25]\,
      O => \reg_op1[27]_i_5_n_0\
    );
\reg_op1[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(24),
      I1 => \decoded_imm_reg_n_0_[24]\,
      O => \reg_op1[27]_i_6_n_0\
    );
\reg_op1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[28]\,
      I2 => \irq_mask[28]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[31]_i_7_n_7\,
      O => reg_op1(28)
    );
\reg_op1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[29]\,
      I2 => \irq_mask[29]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[31]_i_7_n_6\,
      O => reg_op1(29)
    );
\reg_op1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[2]\,
      I2 => \irq_mask[2]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[3]_i_2_n_5\,
      O => reg_op1(2)
    );
\reg_op1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[30]\,
      I2 => \irq_mask[30]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[31]_i_7_n_5\,
      O => reg_op1(30)
    );
\reg_op1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008AAAAAA08AA"
    )
        port map (
      I0 => resetn,
      I1 => \cpu_state_reg[5]_rep_n_0\,
      I2 => \cpu_state_reg_n_0_[1]\,
      I3 => \reg_op1[31]_i_3_n_0\,
      I4 => \cpu_state_reg_n_0_[0]\,
      I5 => \reg_op1[31]_i_4_n_0\,
      O => \reg_op1[31]_i_1_n_0\
    );
\reg_op1[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(30),
      I1 => \decoded_imm_reg_n_0_[30]\,
      O => \reg_op1[31]_i_10_n_0\
    );
\reg_op1[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(29),
      I1 => \decoded_imm_reg_n_0_[29]\,
      O => \reg_op1[31]_i_11_n_0\
    );
\reg_op1[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(28),
      I1 => \decoded_imm_reg_n_0_[28]\,
      O => \reg_op1[31]_i_12_n_0\
    );
\reg_op1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[31]\,
      I2 => \irq_mask[31]_i_2_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[31]_i_7_n_4\,
      O => reg_op1(31)
    );
\reg_op1[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \reg_op1[31]_i_8_n_0\,
      I1 => \cpu_state_reg_n_0_[1]\,
      I2 => mem_do_wdata,
      O => \reg_op1[31]_i_3_n_0\
    );
\reg_op1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_do_rdata,
      I1 => \reg_op1[31]_i_8_n_0\,
      O => \reg_op1[31]_i_4_n_0\
    );
\reg_op1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => instr_lui,
      I1 => is_lui_auipc_jal,
      O => \reg_op1[31]_i_5_n_0\
    );
\reg_op1[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => \cpu_state[0]_i_2_n_0\,
      I3 => is_lui_auipc_jal,
      O => \reg_op1[31]_i_6_n_0\
    );
\reg_op1[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA800AAAAA888"
    )
        port map (
      I0 => mem_do_prefetch_reg_n_0,
      I1 => is_sb_sh_sw_i_3_n_0,
      I2 => is_sb_sh_sw_i_4_n_0,
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => is_sb_sh_sw_i_6_n_0,
      I5 => compressed_instr_i_1_n_0,
      O => \reg_op1[31]_i_8_n_0\
    );
\reg_op1[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(31),
      I1 => \decoded_imm_reg_n_0_[31]\,
      O => \reg_op1[31]_i_9_n_0\
    );
\reg_op1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[3]\,
      I2 => \irq_mask[3]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[3]_i_2_n_4\,
      O => reg_op1(3)
    );
\reg_op1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(3),
      I1 => \decoded_imm_reg_n_0_[3]\,
      O => \reg_op1[3]_i_3_n_0\
    );
\reg_op1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(2),
      I1 => \decoded_imm_reg_n_0_[2]\,
      O => \reg_op1[3]_i_4_n_0\
    );
\reg_op1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \decoded_imm_reg_n_0_[1]\,
      O => \reg_op1[3]_i_5_n_0\
    );
\reg_op1[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(0),
      I1 => \decoded_imm_reg_n_0_[0]\,
      O => \reg_op1[3]_i_6_n_0\
    );
\reg_op1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[4]\,
      I2 => \irq_mask[4]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[7]_i_2_n_7\,
      O => reg_op1(4)
    );
\reg_op1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[5]\,
      I2 => \irq_mask[5]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[7]_i_2_n_6\,
      O => reg_op1(5)
    );
\reg_op1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[6]\,
      I2 => \irq_mask[6]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[7]_i_2_n_5\,
      O => reg_op1(6)
    );
\reg_op1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[7]\,
      I2 => \irq_mask[7]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[7]_i_2_n_4\,
      O => reg_op1(7)
    );
\reg_op1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(7),
      I1 => \decoded_imm_reg_n_0_[7]\,
      O => \reg_op1[7]_i_3_n_0\
    );
\reg_op1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(6),
      I1 => \decoded_imm_reg_n_0_[6]\,
      O => \reg_op1[7]_i_4_n_0\
    );
\reg_op1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(5),
      I1 => \decoded_imm_reg_n_0_[5]\,
      O => \reg_op1[7]_i_5_n_0\
    );
\reg_op1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcpi_rs1\(4),
      I1 => \decoded_imm_reg_n_0_[4]\,
      O => \reg_op1[7]_i_6_n_0\
    );
\reg_op1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[8]\,
      I2 => \irq_mask[8]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[11]_i_2_n_7\,
      O => reg_op1(8)
    );
\reg_op1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \reg_op1[31]_i_5_n_0\,
      I1 => \reg_pc_reg_n_0_[9]\,
      I2 => \irq_mask[9]_i_1_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \cpu_state_reg[5]_rep_n_0\,
      I5 => \reg_op1_reg[11]_i_2_n_6\,
      O => reg_op1(9)
    );
\reg_op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(0),
      Q => \^pcpi_rs1\(0),
      R => '0'
    );
\reg_op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(10),
      Q => \^pcpi_rs1\(10),
      R => '0'
    );
\reg_op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(11),
      Q => \^pcpi_rs1\(11),
      R => '0'
    );
\reg_op1_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[7]_i_2_n_0\,
      CO(3) => \reg_op1_reg[11]_i_2_n_0\,
      CO(2) => \reg_op1_reg[11]_i_2_n_1\,
      CO(1) => \reg_op1_reg[11]_i_2_n_2\,
      CO(0) => \reg_op1_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(11 downto 8),
      O(3) => \reg_op1_reg[11]_i_2_n_4\,
      O(2) => \reg_op1_reg[11]_i_2_n_5\,
      O(1) => \reg_op1_reg[11]_i_2_n_6\,
      O(0) => \reg_op1_reg[11]_i_2_n_7\,
      S(3) => \reg_op1[11]_i_3_n_0\,
      S(2) => \reg_op1[11]_i_4_n_0\,
      S(1) => \reg_op1[11]_i_5_n_0\,
      S(0) => \reg_op1[11]_i_6_n_0\
    );
\reg_op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(12),
      Q => \^pcpi_rs1\(12),
      R => '0'
    );
\reg_op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(13),
      Q => \^pcpi_rs1\(13),
      R => '0'
    );
\reg_op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(14),
      Q => \^pcpi_rs1\(14),
      R => '0'
    );
\reg_op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(15),
      Q => \^pcpi_rs1\(15),
      R => '0'
    );
\reg_op1_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[11]_i_2_n_0\,
      CO(3) => \reg_op1_reg[15]_i_2_n_0\,
      CO(2) => \reg_op1_reg[15]_i_2_n_1\,
      CO(1) => \reg_op1_reg[15]_i_2_n_2\,
      CO(0) => \reg_op1_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(15 downto 12),
      O(3) => \reg_op1_reg[15]_i_2_n_4\,
      O(2) => \reg_op1_reg[15]_i_2_n_5\,
      O(1) => \reg_op1_reg[15]_i_2_n_6\,
      O(0) => \reg_op1_reg[15]_i_2_n_7\,
      S(3) => \reg_op1[15]_i_3_n_0\,
      S(2) => \reg_op1[15]_i_4_n_0\,
      S(1) => \reg_op1[15]_i_5_n_0\,
      S(0) => \reg_op1[15]_i_6_n_0\
    );
\reg_op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(16),
      Q => \^pcpi_rs1\(16),
      R => '0'
    );
\reg_op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(17),
      Q => \^pcpi_rs1\(17),
      R => '0'
    );
\reg_op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(18),
      Q => \^pcpi_rs1\(18),
      R => '0'
    );
\reg_op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(19),
      Q => \^pcpi_rs1\(19),
      R => '0'
    );
\reg_op1_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[15]_i_2_n_0\,
      CO(3) => \reg_op1_reg[19]_i_2_n_0\,
      CO(2) => \reg_op1_reg[19]_i_2_n_1\,
      CO(1) => \reg_op1_reg[19]_i_2_n_2\,
      CO(0) => \reg_op1_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(19 downto 16),
      O(3) => \reg_op1_reg[19]_i_2_n_4\,
      O(2) => \reg_op1_reg[19]_i_2_n_5\,
      O(1) => \reg_op1_reg[19]_i_2_n_6\,
      O(0) => \reg_op1_reg[19]_i_2_n_7\,
      S(3) => \reg_op1[19]_i_3_n_0\,
      S(2) => \reg_op1[19]_i_4_n_0\,
      S(1) => \reg_op1[19]_i_5_n_0\,
      S(0) => \reg_op1[19]_i_6_n_0\
    );
\reg_op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(1),
      Q => \^pcpi_rs1\(1),
      R => '0'
    );
\reg_op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(20),
      Q => \^pcpi_rs1\(20),
      R => '0'
    );
\reg_op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(21),
      Q => \^pcpi_rs1\(21),
      R => '0'
    );
\reg_op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(22),
      Q => \^pcpi_rs1\(22),
      R => '0'
    );
\reg_op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(23),
      Q => \^pcpi_rs1\(23),
      R => '0'
    );
\reg_op1_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[19]_i_2_n_0\,
      CO(3) => \reg_op1_reg[23]_i_2_n_0\,
      CO(2) => \reg_op1_reg[23]_i_2_n_1\,
      CO(1) => \reg_op1_reg[23]_i_2_n_2\,
      CO(0) => \reg_op1_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(23 downto 20),
      O(3) => \reg_op1_reg[23]_i_2_n_4\,
      O(2) => \reg_op1_reg[23]_i_2_n_5\,
      O(1) => \reg_op1_reg[23]_i_2_n_6\,
      O(0) => \reg_op1_reg[23]_i_2_n_7\,
      S(3) => \reg_op1[23]_i_3_n_0\,
      S(2) => \reg_op1[23]_i_4_n_0\,
      S(1) => \reg_op1[23]_i_5_n_0\,
      S(0) => \reg_op1[23]_i_6_n_0\
    );
\reg_op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(24),
      Q => \^pcpi_rs1\(24),
      R => '0'
    );
\reg_op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(25),
      Q => \^pcpi_rs1\(25),
      R => '0'
    );
\reg_op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(26),
      Q => \^pcpi_rs1\(26),
      R => '0'
    );
\reg_op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(27),
      Q => \^pcpi_rs1\(27),
      R => '0'
    );
\reg_op1_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[23]_i_2_n_0\,
      CO(3) => \reg_op1_reg[27]_i_2_n_0\,
      CO(2) => \reg_op1_reg[27]_i_2_n_1\,
      CO(1) => \reg_op1_reg[27]_i_2_n_2\,
      CO(0) => \reg_op1_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(27 downto 24),
      O(3) => \reg_op1_reg[27]_i_2_n_4\,
      O(2) => \reg_op1_reg[27]_i_2_n_5\,
      O(1) => \reg_op1_reg[27]_i_2_n_6\,
      O(0) => \reg_op1_reg[27]_i_2_n_7\,
      S(3) => \reg_op1[27]_i_3_n_0\,
      S(2) => \reg_op1[27]_i_4_n_0\,
      S(1) => \reg_op1[27]_i_5_n_0\,
      S(0) => \reg_op1[27]_i_6_n_0\
    );
\reg_op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(28),
      Q => \^pcpi_rs1\(28),
      R => '0'
    );
\reg_op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(29),
      Q => \^pcpi_rs1\(29),
      R => '0'
    );
\reg_op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(2),
      Q => \^pcpi_rs1\(2),
      R => '0'
    );
\reg_op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(30),
      Q => \^pcpi_rs1\(30),
      R => '0'
    );
\reg_op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(31),
      Q => \^pcpi_rs1\(31),
      R => '0'
    );
\reg_op1_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[27]_i_2_n_0\,
      CO(3) => \NLW_reg_op1_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \reg_op1_reg[31]_i_7_n_1\,
      CO(1) => \reg_op1_reg[31]_i_7_n_2\,
      CO(0) => \reg_op1_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^pcpi_rs1\(30 downto 28),
      O(3) => \reg_op1_reg[31]_i_7_n_4\,
      O(2) => \reg_op1_reg[31]_i_7_n_5\,
      O(1) => \reg_op1_reg[31]_i_7_n_6\,
      O(0) => \reg_op1_reg[31]_i_7_n_7\,
      S(3) => \reg_op1[31]_i_9_n_0\,
      S(2) => \reg_op1[31]_i_10_n_0\,
      S(1) => \reg_op1[31]_i_11_n_0\,
      S(0) => \reg_op1[31]_i_12_n_0\
    );
\reg_op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(3),
      Q => \^pcpi_rs1\(3),
      R => '0'
    );
\reg_op1_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_op1_reg[3]_i_2_n_0\,
      CO(2) => \reg_op1_reg[3]_i_2_n_1\,
      CO(1) => \reg_op1_reg[3]_i_2_n_2\,
      CO(0) => \reg_op1_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(3 downto 0),
      O(3) => \reg_op1_reg[3]_i_2_n_4\,
      O(2) => \reg_op1_reg[3]_i_2_n_5\,
      O(1) => \reg_op1_reg[3]_i_2_n_6\,
      O(0) => \reg_op1_reg[3]_i_2_n_7\,
      S(3) => \reg_op1[3]_i_3_n_0\,
      S(2) => \reg_op1[3]_i_4_n_0\,
      S(1) => \reg_op1[3]_i_5_n_0\,
      S(0) => \reg_op1[3]_i_6_n_0\
    );
\reg_op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(4),
      Q => \^pcpi_rs1\(4),
      R => '0'
    );
\reg_op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(5),
      Q => \^pcpi_rs1\(5),
      R => '0'
    );
\reg_op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(6),
      Q => \^pcpi_rs1\(6),
      R => '0'
    );
\reg_op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(7),
      Q => \^pcpi_rs1\(7),
      R => '0'
    );
\reg_op1_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[3]_i_2_n_0\,
      CO(3) => \reg_op1_reg[7]_i_2_n_0\,
      CO(2) => \reg_op1_reg[7]_i_2_n_1\,
      CO(1) => \reg_op1_reg[7]_i_2_n_2\,
      CO(0) => \reg_op1_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pcpi_rs1\(7 downto 4),
      O(3) => \reg_op1_reg[7]_i_2_n_4\,
      O(2) => \reg_op1_reg[7]_i_2_n_5\,
      O(1) => \reg_op1_reg[7]_i_2_n_6\,
      O(0) => \reg_op1_reg[7]_i_2_n_7\,
      S(3) => \reg_op1[7]_i_3_n_0\,
      S(2) => \reg_op1[7]_i_4_n_0\,
      S(1) => \reg_op1[7]_i_5_n_0\,
      S(0) => \reg_op1[7]_i_6_n_0\
    );
\reg_op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(8),
      Q => \^pcpi_rs1\(8),
      R => '0'
    );
\reg_op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(9),
      Q => \^pcpi_rs1\(9),
      R => '0'
    );
\reg_op2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFC0F3C0E2E2"
    )
        port map (
      I0 => \reg_op2[0]_i_2_n_0\,
      I1 => is_slli_srli_srai,
      I2 => \decoded_rs2_reg_n_0_[0]\,
      I3 => \decoded_imm_reg_n_0_[0]\,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => \reg_op2[0]_i_1_n_0\
    );
\reg_op2[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(0),
      I1 => \cpuregs_reg[26]_25\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(0),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(0),
      O => \reg_op2[0]_i_10_n_0\
    );
\reg_op2[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(0),
      I1 => \cpuregs_reg[30]_29\(0),
      I2 => \decoded_rs2_reg_n_0_[1]\,
      I3 => \cpuregs_reg[29]_28\(0),
      I4 => \decoded_rs2_reg_n_0_[0]\,
      I5 => \cpuregs_reg[28]_27\(0),
      O => \reg_op2[0]_i_11_n_0\
    );
\reg_op2[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(0),
      I1 => \cpuregs_reg[2]_1\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(0),
      O => \reg_op2[0]_i_12_n_0\
    );
\reg_op2[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(0),
      I1 => \cpuregs_reg[6]_5\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(0),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(0),
      O => \reg_op2[0]_i_13_n_0\
    );
\reg_op2[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(0),
      I1 => \cpuregs_reg[10]_9\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(0),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(0),
      O => \reg_op2[0]_i_14_n_0\
    );
\reg_op2[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(0),
      I1 => \cpuregs_reg[14]_13\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(0),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(0),
      O => \reg_op2[0]_i_15_n_0\
    );
\reg_op2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[0]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[0]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[0]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[0]_i_2_n_0\
    );
\reg_op2[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(0),
      I1 => \cpuregs_reg[18]_17\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(0),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(0),
      O => \reg_op2[0]_i_8_n_0\
    );
\reg_op2[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(0),
      I1 => \cpuregs_reg[22]_21\(0),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(0),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(0),
      O => \reg_op2[0]_i_9_n_0\
    );
\reg_op2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[10]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[10]\,
      O => \reg_op2[10]_i_1_n_0\
    );
\reg_op2[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(10),
      I1 => \cpuregs_reg[26]_25\(10),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(10),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(10),
      O => \reg_op2[10]_i_10_n_0\
    );
\reg_op2[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(10),
      I1 => \cpuregs_reg[30]_29\(10),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(10),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(10),
      O => \reg_op2[10]_i_11_n_0\
    );
\reg_op2[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(10),
      I1 => \cpuregs_reg[2]_1\(10),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(10),
      O => \reg_op2[10]_i_12_n_0\
    );
\reg_op2[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(10),
      I1 => \cpuregs_reg[6]_5\(10),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(10),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(10),
      O => \reg_op2[10]_i_13_n_0\
    );
\reg_op2[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(10),
      I1 => \cpuregs_reg[10]_9\(10),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(10),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(10),
      O => \reg_op2[10]_i_14_n_0\
    );
\reg_op2[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(10),
      I1 => \cpuregs_reg[14]_13\(10),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(10),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(10),
      O => \reg_op2[10]_i_15_n_0\
    );
\reg_op2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[10]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[10]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[10]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[10]_i_2_n_0\
    );
\reg_op2[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(10),
      I1 => \cpuregs_reg[18]_17\(10),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(10),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(10),
      O => \reg_op2[10]_i_8_n_0\
    );
\reg_op2[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(10),
      I1 => \cpuregs_reg[22]_21\(10),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(10),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(10),
      O => \reg_op2[10]_i_9_n_0\
    );
\reg_op2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[11]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[11]\,
      O => \reg_op2[11]_i_1_n_0\
    );
\reg_op2[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(11),
      I1 => \cpuregs_reg[26]_25\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(11),
      O => \reg_op2[11]_i_10_n_0\
    );
\reg_op2[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(11),
      I1 => \cpuregs_reg[30]_29\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(11),
      O => \reg_op2[11]_i_11_n_0\
    );
\reg_op2[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(11),
      I1 => \cpuregs_reg[2]_1\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(11),
      O => \reg_op2[11]_i_12_n_0\
    );
\reg_op2[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(11),
      I1 => \cpuregs_reg[6]_5\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(11),
      O => \reg_op2[11]_i_13_n_0\
    );
\reg_op2[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(11),
      I1 => \cpuregs_reg[10]_9\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(11),
      O => \reg_op2[11]_i_14_n_0\
    );
\reg_op2[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(11),
      I1 => \cpuregs_reg[14]_13\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(11),
      O => \reg_op2[11]_i_15_n_0\
    );
\reg_op2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[11]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[11]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[11]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[11]_i_2_n_0\
    );
\reg_op2[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(11),
      I1 => \cpuregs_reg[18]_17\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(11),
      O => \reg_op2[11]_i_8_n_0\
    );
\reg_op2[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(11),
      I1 => \cpuregs_reg[22]_21\(11),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(11),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(11),
      O => \reg_op2[11]_i_9_n_0\
    );
\reg_op2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[12]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[12]\,
      O => \reg_op2[12]_i_1_n_0\
    );
\reg_op2[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(12),
      I1 => \cpuregs_reg[26]_25\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(12),
      O => \reg_op2[12]_i_10_n_0\
    );
\reg_op2[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(12),
      I1 => \cpuregs_reg[30]_29\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(12),
      O => \reg_op2[12]_i_11_n_0\
    );
\reg_op2[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(12),
      I1 => \cpuregs_reg[2]_1\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(12),
      O => \reg_op2[12]_i_12_n_0\
    );
\reg_op2[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(12),
      I1 => \cpuregs_reg[6]_5\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(12),
      O => \reg_op2[12]_i_13_n_0\
    );
\reg_op2[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(12),
      I1 => \cpuregs_reg[10]_9\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(12),
      O => \reg_op2[12]_i_14_n_0\
    );
\reg_op2[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(12),
      I1 => \cpuregs_reg[14]_13\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(12),
      O => \reg_op2[12]_i_15_n_0\
    );
\reg_op2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[12]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[12]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[12]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[12]_i_2_n_0\
    );
\reg_op2[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(12),
      I1 => \cpuregs_reg[18]_17\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(12),
      O => \reg_op2[12]_i_8_n_0\
    );
\reg_op2[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(12),
      I1 => \cpuregs_reg[22]_21\(12),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(12),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(12),
      O => \reg_op2[12]_i_9_n_0\
    );
\reg_op2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[13]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[13]\,
      O => \reg_op2[13]_i_1_n_0\
    );
\reg_op2[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(13),
      I1 => \cpuregs_reg[10]_9\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(13),
      O => \reg_op2[13]_i_10_n_0\
    );
\reg_op2[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(13),
      I1 => \cpuregs_reg[14]_13\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(13),
      O => \reg_op2[13]_i_11_n_0\
    );
\reg_op2[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(13),
      I1 => \cpuregs_reg[18]_17\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(13),
      O => \reg_op2[13]_i_12_n_0\
    );
\reg_op2[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(13),
      I1 => \cpuregs_reg[22]_21\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(13),
      O => \reg_op2[13]_i_13_n_0\
    );
\reg_op2[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(13),
      I1 => \cpuregs_reg[26]_25\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(13),
      O => \reg_op2[13]_i_14_n_0\
    );
\reg_op2[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(13),
      I1 => \cpuregs_reg[30]_29\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(13),
      O => \reg_op2[13]_i_15_n_0\
    );
\reg_op2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454040404540"
    )
        port map (
      I0 => \reg_op2[7]_i_7_n_0\,
      I1 => \reg_op2_reg[13]_i_3_n_0\,
      I2 => \decoded_rs2_reg_n_0_[4]\,
      I3 => \reg_op2_reg[13]_i_4_n_0\,
      I4 => \decoded_rs2_reg_n_0_[3]\,
      I5 => \reg_op2_reg[13]_i_5_n_0\,
      O => \reg_op2[13]_i_2_n_0\
    );
\reg_op2[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(13),
      I1 => \cpuregs_reg[2]_1\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(13),
      O => \reg_op2[13]_i_8_n_0\
    );
\reg_op2[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(13),
      I1 => \cpuregs_reg[6]_5\(13),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(13),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(13),
      O => \reg_op2[13]_i_9_n_0\
    );
\reg_op2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[14]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[14]\,
      O => \reg_op2[14]_i_1_n_0\
    );
\reg_op2[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(14),
      I1 => \cpuregs_reg[26]_25\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(14),
      O => \reg_op2[14]_i_10_n_0\
    );
\reg_op2[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(14),
      I1 => \cpuregs_reg[30]_29\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(14),
      O => \reg_op2[14]_i_11_n_0\
    );
\reg_op2[14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(14),
      I1 => \cpuregs_reg[2]_1\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(14),
      O => \reg_op2[14]_i_12_n_0\
    );
\reg_op2[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(14),
      I1 => \cpuregs_reg[6]_5\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(14),
      O => \reg_op2[14]_i_13_n_0\
    );
\reg_op2[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(14),
      I1 => \cpuregs_reg[10]_9\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(14),
      O => \reg_op2[14]_i_14_n_0\
    );
\reg_op2[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(14),
      I1 => \cpuregs_reg[14]_13\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(14),
      O => \reg_op2[14]_i_15_n_0\
    );
\reg_op2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[14]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[14]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[14]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[14]_i_2_n_0\
    );
\reg_op2[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(14),
      I1 => \cpuregs_reg[18]_17\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(14),
      O => \reg_op2[14]_i_8_n_0\
    );
\reg_op2[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(14),
      I1 => \cpuregs_reg[22]_21\(14),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(14),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(14),
      O => \reg_op2[14]_i_9_n_0\
    );
\reg_op2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[15]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[15]\,
      O => \reg_op2[15]_i_1_n_0\
    );
\reg_op2[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(15),
      I1 => \cpuregs_reg[26]_25\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(15),
      O => \reg_op2[15]_i_10_n_0\
    );
\reg_op2[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(15),
      I1 => \cpuregs_reg[30]_29\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(15),
      O => \reg_op2[15]_i_11_n_0\
    );
\reg_op2[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(15),
      I1 => \cpuregs_reg[2]_1\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(15),
      O => \reg_op2[15]_i_12_n_0\
    );
\reg_op2[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(15),
      I1 => \cpuregs_reg[6]_5\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(15),
      O => \reg_op2[15]_i_13_n_0\
    );
\reg_op2[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(15),
      I1 => \cpuregs_reg[10]_9\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(15),
      O => \reg_op2[15]_i_14_n_0\
    );
\reg_op2[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(15),
      I1 => \cpuregs_reg[14]_13\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(15),
      O => \reg_op2[15]_i_15_n_0\
    );
\reg_op2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[15]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[15]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[15]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[15]_i_2_n_0\
    );
\reg_op2[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(15),
      I1 => \cpuregs_reg[18]_17\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(15),
      O => \reg_op2[15]_i_8_n_0\
    );
\reg_op2[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(15),
      I1 => \cpuregs_reg[22]_21\(15),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(15),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(15),
      O => \reg_op2[15]_i_9_n_0\
    );
\reg_op2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[16]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[16]\,
      O => \reg_op2[16]_i_1_n_0\
    );
\reg_op2[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(16),
      I1 => \cpuregs_reg[26]_25\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(16),
      O => \reg_op2[16]_i_10_n_0\
    );
\reg_op2[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(16),
      I1 => \cpuregs_reg[30]_29\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(16),
      O => \reg_op2[16]_i_11_n_0\
    );
\reg_op2[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(16),
      I1 => \cpuregs_reg[2]_1\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(16),
      O => \reg_op2[16]_i_12_n_0\
    );
\reg_op2[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(16),
      I1 => \cpuregs_reg[6]_5\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(16),
      O => \reg_op2[16]_i_13_n_0\
    );
\reg_op2[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(16),
      I1 => \cpuregs_reg[10]_9\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(16),
      O => \reg_op2[16]_i_14_n_0\
    );
\reg_op2[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(16),
      I1 => \cpuregs_reg[14]_13\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(16),
      O => \reg_op2[16]_i_15_n_0\
    );
\reg_op2[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[16]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[16]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[16]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[16]_i_2_n_0\
    );
\reg_op2[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(16),
      I1 => \cpuregs_reg[18]_17\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(16),
      O => \reg_op2[16]_i_8_n_0\
    );
\reg_op2[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(16),
      I1 => \cpuregs_reg[22]_21\(16),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(16),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(16),
      O => \reg_op2[16]_i_9_n_0\
    );
\reg_op2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[17]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[17]\,
      O => \reg_op2[17]_i_1_n_0\
    );
\reg_op2[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(17),
      I1 => \cpuregs_reg[26]_25\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(17),
      O => \reg_op2[17]_i_10_n_0\
    );
\reg_op2[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(17),
      I1 => \cpuregs_reg[30]_29\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(17),
      O => \reg_op2[17]_i_11_n_0\
    );
\reg_op2[17]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(17),
      I1 => \cpuregs_reg[2]_1\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(17),
      O => \reg_op2[17]_i_12_n_0\
    );
\reg_op2[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(17),
      I1 => \cpuregs_reg[6]_5\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(17),
      O => \reg_op2[17]_i_13_n_0\
    );
\reg_op2[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(17),
      I1 => \cpuregs_reg[10]_9\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(17),
      O => \reg_op2[17]_i_14_n_0\
    );
\reg_op2[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(17),
      I1 => \cpuregs_reg[14]_13\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(17),
      O => \reg_op2[17]_i_15_n_0\
    );
\reg_op2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[17]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[17]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[17]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[17]_i_2_n_0\
    );
\reg_op2[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(17),
      I1 => \cpuregs_reg[18]_17\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(17),
      O => \reg_op2[17]_i_8_n_0\
    );
\reg_op2[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(17),
      I1 => \cpuregs_reg[22]_21\(17),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(17),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(17),
      O => \reg_op2[17]_i_9_n_0\
    );
\reg_op2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[18]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[18]\,
      O => \reg_op2[18]_i_1_n_0\
    );
\reg_op2[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(18),
      I1 => \cpuregs_reg[26]_25\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(18),
      O => \reg_op2[18]_i_10_n_0\
    );
\reg_op2[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(18),
      I1 => \cpuregs_reg[30]_29\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(18),
      O => \reg_op2[18]_i_11_n_0\
    );
\reg_op2[18]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(18),
      I1 => \cpuregs_reg[2]_1\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(18),
      O => \reg_op2[18]_i_12_n_0\
    );
\reg_op2[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(18),
      I1 => \cpuregs_reg[6]_5\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(18),
      O => \reg_op2[18]_i_13_n_0\
    );
\reg_op2[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(18),
      I1 => \cpuregs_reg[10]_9\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(18),
      O => \reg_op2[18]_i_14_n_0\
    );
\reg_op2[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(18),
      I1 => \cpuregs_reg[14]_13\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(18),
      O => \reg_op2[18]_i_15_n_0\
    );
\reg_op2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[18]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[18]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[18]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[18]_i_2_n_0\
    );
\reg_op2[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(18),
      I1 => \cpuregs_reg[18]_17\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(18),
      O => \reg_op2[18]_i_8_n_0\
    );
\reg_op2[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(18),
      I1 => \cpuregs_reg[22]_21\(18),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(18),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(18),
      O => \reg_op2[18]_i_9_n_0\
    );
\reg_op2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[19]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[19]\,
      O => \reg_op2[19]_i_1_n_0\
    );
\reg_op2[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(19),
      I1 => \cpuregs_reg[26]_25\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(19),
      O => \reg_op2[19]_i_10_n_0\
    );
\reg_op2[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(19),
      I1 => \cpuregs_reg[30]_29\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(19),
      O => \reg_op2[19]_i_11_n_0\
    );
\reg_op2[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(19),
      I1 => \cpuregs_reg[2]_1\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(19),
      O => \reg_op2[19]_i_12_n_0\
    );
\reg_op2[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(19),
      I1 => \cpuregs_reg[6]_5\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(19),
      O => \reg_op2[19]_i_13_n_0\
    );
\reg_op2[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(19),
      I1 => \cpuregs_reg[10]_9\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(19),
      O => \reg_op2[19]_i_14_n_0\
    );
\reg_op2[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(19),
      I1 => \cpuregs_reg[14]_13\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(19),
      O => \reg_op2[19]_i_15_n_0\
    );
\reg_op2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[19]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[19]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[19]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[19]_i_2_n_0\
    );
\reg_op2[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(19),
      I1 => \cpuregs_reg[18]_17\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(19),
      O => \reg_op2[19]_i_8_n_0\
    );
\reg_op2[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(19),
      I1 => \cpuregs_reg[22]_21\(19),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(19),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(19),
      O => \reg_op2[19]_i_9_n_0\
    );
\reg_op2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFC0F3C0E2E2"
    )
        port map (
      I0 => \reg_op2[1]_i_2_n_0\,
      I1 => is_slli_srli_srai,
      I2 => \decoded_rs2_reg_n_0_[1]\,
      I3 => \decoded_imm_reg_n_0_[1]\,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => \reg_op2[1]_i_1_n_0\
    );
\reg_op2[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(1),
      I1 => \cpuregs_reg[26]_25\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(1),
      O => \reg_op2[1]_i_10_n_0\
    );
\reg_op2[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(1),
      I1 => \cpuregs_reg[30]_29\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(1),
      O => \reg_op2[1]_i_11_n_0\
    );
\reg_op2[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(1),
      I1 => \cpuregs_reg[2]_1\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(1),
      O => \reg_op2[1]_i_12_n_0\
    );
\reg_op2[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(1),
      I1 => \cpuregs_reg[6]_5\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(1),
      O => \reg_op2[1]_i_13_n_0\
    );
\reg_op2[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(1),
      I1 => \cpuregs_reg[10]_9\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(1),
      O => \reg_op2[1]_i_14_n_0\
    );
\reg_op2[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(1),
      I1 => \cpuregs_reg[14]_13\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(1),
      O => \reg_op2[1]_i_15_n_0\
    );
\reg_op2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[1]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[1]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[1]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[1]_i_2_n_0\
    );
\reg_op2[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(1),
      I1 => \cpuregs_reg[18]_17\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(1),
      O => \reg_op2[1]_i_8_n_0\
    );
\reg_op2[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(1),
      I1 => \cpuregs_reg[22]_21\(1),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(1),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(1),
      O => \reg_op2[1]_i_9_n_0\
    );
\reg_op2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[20]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[20]\,
      O => \reg_op2[20]_i_1_n_0\
    );
\reg_op2[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(20),
      I1 => \cpuregs_reg[10]_9\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[9]_8\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[8]_7\(20),
      O => \reg_op2[20]_i_10_n_0\
    );
\reg_op2[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(20),
      I1 => \cpuregs_reg[14]_13\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[13]_12\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[12]_11\(20),
      O => \reg_op2[20]_i_11_n_0\
    );
\reg_op2[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(20),
      I1 => \cpuregs_reg[18]_17\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[17]_16\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[16]_15\(20),
      O => \reg_op2[20]_i_12_n_0\
    );
\reg_op2[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(20),
      I1 => \cpuregs_reg[22]_21\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(20),
      O => \reg_op2[20]_i_13_n_0\
    );
\reg_op2[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(20),
      I1 => \cpuregs_reg[26]_25\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(20),
      O => \reg_op2[20]_i_14_n_0\
    );
\reg_op2[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(20),
      I1 => \cpuregs_reg[30]_29\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(20),
      O => \reg_op2[20]_i_15_n_0\
    );
\reg_op2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454040404540"
    )
        port map (
      I0 => \reg_op2[7]_i_7_n_0\,
      I1 => \reg_op2_reg[20]_i_3_n_0\,
      I2 => \decoded_rs2_reg_n_0_[4]\,
      I3 => \reg_op2_reg[20]_i_4_n_0\,
      I4 => \decoded_rs2_reg_n_0_[3]\,
      I5 => \reg_op2_reg[20]_i_5_n_0\,
      O => \reg_op2[20]_i_2_n_0\
    );
\reg_op2[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(20),
      I1 => \cpuregs_reg[2]_1\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I4 => \cpuregs_reg[1]_0\(20),
      O => \reg_op2[20]_i_8_n_0\
    );
\reg_op2[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(20),
      I1 => \cpuregs_reg[6]_5\(20),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[5]_4\(20),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[4]_3\(20),
      O => \reg_op2[20]_i_9_n_0\
    );
\reg_op2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[21]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[21]\,
      O => \reg_op2[21]_i_1_n_0\
    );
\reg_op2[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(21),
      I1 => \cpuregs_reg[26]_25\(21),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[25]_24\(21),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[24]_23\(21),
      O => \reg_op2[21]_i_10_n_0\
    );
\reg_op2[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(21),
      I1 => \cpuregs_reg[30]_29\(21),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[29]_28\(21),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[28]_27\(21),
      O => \reg_op2[21]_i_11_n_0\
    );
\reg_op2[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(21),
      I1 => \cpuregs_reg[2]_1\(21),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(21),
      O => \reg_op2[21]_i_12_n_0\
    );
\reg_op2[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(21),
      I1 => \cpuregs_reg[6]_5\(21),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(21),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(21),
      O => \reg_op2[21]_i_13_n_0\
    );
\reg_op2[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(21),
      I1 => \cpuregs_reg[10]_9\(21),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(21),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(21),
      O => \reg_op2[21]_i_14_n_0\
    );
\reg_op2[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(21),
      I1 => \cpuregs_reg[14]_13\(21),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(21),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(21),
      O => \reg_op2[21]_i_15_n_0\
    );
\reg_op2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[21]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[21]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[21]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[21]_i_2_n_0\
    );
\reg_op2[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(21),
      I1 => \cpuregs_reg[18]_17\(21),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(21),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(21),
      O => \reg_op2[21]_i_8_n_0\
    );
\reg_op2[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(21),
      I1 => \cpuregs_reg[22]_21\(21),
      I2 => \decoded_rs2_reg[1]_rep__0_n_0\,
      I3 => \cpuregs_reg[21]_20\(21),
      I4 => \decoded_rs2_reg[0]_rep__0_n_0\,
      I5 => \cpuregs_reg[20]_19\(21),
      O => \reg_op2[21]_i_9_n_0\
    );
\reg_op2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[22]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[22]\,
      O => \reg_op2[22]_i_1_n_0\
    );
\reg_op2[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(22),
      I1 => \cpuregs_reg[26]_25\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(22),
      O => \reg_op2[22]_i_10_n_0\
    );
\reg_op2[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(22),
      I1 => \cpuregs_reg[30]_29\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(22),
      O => \reg_op2[22]_i_11_n_0\
    );
\reg_op2[22]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(22),
      I1 => \cpuregs_reg[2]_1\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(22),
      O => \reg_op2[22]_i_12_n_0\
    );
\reg_op2[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(22),
      I1 => \cpuregs_reg[6]_5\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(22),
      O => \reg_op2[22]_i_13_n_0\
    );
\reg_op2[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(22),
      I1 => \cpuregs_reg[10]_9\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(22),
      O => \reg_op2[22]_i_14_n_0\
    );
\reg_op2[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(22),
      I1 => \cpuregs_reg[14]_13\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(22),
      O => \reg_op2[22]_i_15_n_0\
    );
\reg_op2[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[22]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[22]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[22]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[22]_i_2_n_0\
    );
\reg_op2[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(22),
      I1 => \cpuregs_reg[18]_17\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(22),
      O => \reg_op2[22]_i_8_n_0\
    );
\reg_op2[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(22),
      I1 => \cpuregs_reg[22]_21\(22),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(22),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(22),
      O => \reg_op2[22]_i_9_n_0\
    );
\reg_op2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[23]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[23]\,
      O => \reg_op2[23]_i_1_n_0\
    );
\reg_op2[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(23),
      I1 => \cpuregs_reg[26]_25\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(23),
      O => \reg_op2[23]_i_10_n_0\
    );
\reg_op2[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(23),
      I1 => \cpuregs_reg[30]_29\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(23),
      O => \reg_op2[23]_i_11_n_0\
    );
\reg_op2[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(23),
      I1 => \cpuregs_reg[2]_1\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(23),
      O => \reg_op2[23]_i_12_n_0\
    );
\reg_op2[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(23),
      I1 => \cpuregs_reg[6]_5\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(23),
      O => \reg_op2[23]_i_13_n_0\
    );
\reg_op2[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(23),
      I1 => \cpuregs_reg[10]_9\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(23),
      O => \reg_op2[23]_i_14_n_0\
    );
\reg_op2[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(23),
      I1 => \cpuregs_reg[14]_13\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(23),
      O => \reg_op2[23]_i_15_n_0\
    );
\reg_op2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[23]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[23]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[23]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[23]_i_2_n_0\
    );
\reg_op2[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(23),
      I1 => \cpuregs_reg[18]_17\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(23),
      O => \reg_op2[23]_i_8_n_0\
    );
\reg_op2[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(23),
      I1 => \cpuregs_reg[22]_21\(23),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(23),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(23),
      O => \reg_op2[23]_i_9_n_0\
    );
\reg_op2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[24]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[24]\,
      O => \reg_op2[24]_i_1_n_0\
    );
\reg_op2[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(24),
      I1 => \cpuregs_reg[26]_25\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(24),
      O => \reg_op2[24]_i_10_n_0\
    );
\reg_op2[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(24),
      I1 => \cpuregs_reg[30]_29\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(24),
      O => \reg_op2[24]_i_11_n_0\
    );
\reg_op2[24]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(24),
      I1 => \cpuregs_reg[2]_1\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(24),
      O => \reg_op2[24]_i_12_n_0\
    );
\reg_op2[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(24),
      I1 => \cpuregs_reg[6]_5\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(24),
      O => \reg_op2[24]_i_13_n_0\
    );
\reg_op2[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(24),
      I1 => \cpuregs_reg[10]_9\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(24),
      O => \reg_op2[24]_i_14_n_0\
    );
\reg_op2[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(24),
      I1 => \cpuregs_reg[14]_13\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(24),
      O => \reg_op2[24]_i_15_n_0\
    );
\reg_op2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[24]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[24]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[24]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[24]_i_2_n_0\
    );
\reg_op2[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(24),
      I1 => \cpuregs_reg[18]_17\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(24),
      O => \reg_op2[24]_i_8_n_0\
    );
\reg_op2[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(24),
      I1 => \cpuregs_reg[22]_21\(24),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(24),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(24),
      O => \reg_op2[24]_i_9_n_0\
    );
\reg_op2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[25]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[25]\,
      O => \reg_op2[25]_i_1_n_0\
    );
\reg_op2[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(25),
      I1 => \cpuregs_reg[26]_25\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(25),
      O => \reg_op2[25]_i_10_n_0\
    );
\reg_op2[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(25),
      I1 => \cpuregs_reg[30]_29\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(25),
      O => \reg_op2[25]_i_11_n_0\
    );
\reg_op2[25]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(25),
      I1 => \cpuregs_reg[2]_1\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(25),
      O => \reg_op2[25]_i_12_n_0\
    );
\reg_op2[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(25),
      I1 => \cpuregs_reg[6]_5\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(25),
      O => \reg_op2[25]_i_13_n_0\
    );
\reg_op2[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(25),
      I1 => \cpuregs_reg[10]_9\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(25),
      O => \reg_op2[25]_i_14_n_0\
    );
\reg_op2[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(25),
      I1 => \cpuregs_reg[14]_13\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(25),
      O => \reg_op2[25]_i_15_n_0\
    );
\reg_op2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[25]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[25]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[25]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[25]_i_2_n_0\
    );
\reg_op2[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(25),
      I1 => \cpuregs_reg[18]_17\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(25),
      O => \reg_op2[25]_i_8_n_0\
    );
\reg_op2[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(25),
      I1 => \cpuregs_reg[22]_21\(25),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(25),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(25),
      O => \reg_op2[25]_i_9_n_0\
    );
\reg_op2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[26]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[26]\,
      O => \reg_op2[26]_i_1_n_0\
    );
\reg_op2[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(26),
      I1 => \cpuregs_reg[26]_25\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(26),
      O => \reg_op2[26]_i_10_n_0\
    );
\reg_op2[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(26),
      I1 => \cpuregs_reg[30]_29\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(26),
      O => \reg_op2[26]_i_11_n_0\
    );
\reg_op2[26]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(26),
      I1 => \cpuregs_reg[2]_1\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(26),
      O => \reg_op2[26]_i_12_n_0\
    );
\reg_op2[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(26),
      I1 => \cpuregs_reg[6]_5\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(26),
      O => \reg_op2[26]_i_13_n_0\
    );
\reg_op2[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(26),
      I1 => \cpuregs_reg[10]_9\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(26),
      O => \reg_op2[26]_i_14_n_0\
    );
\reg_op2[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(26),
      I1 => \cpuregs_reg[14]_13\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(26),
      O => \reg_op2[26]_i_15_n_0\
    );
\reg_op2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[26]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[26]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[26]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[26]_i_2_n_0\
    );
\reg_op2[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(26),
      I1 => \cpuregs_reg[18]_17\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(26),
      O => \reg_op2[26]_i_8_n_0\
    );
\reg_op2[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(26),
      I1 => \cpuregs_reg[22]_21\(26),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(26),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(26),
      O => \reg_op2[26]_i_9_n_0\
    );
\reg_op2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[27]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[27]\,
      O => \reg_op2[27]_i_1_n_0\
    );
\reg_op2[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(27),
      I1 => \cpuregs_reg[26]_25\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(27),
      O => \reg_op2[27]_i_10_n_0\
    );
\reg_op2[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(27),
      I1 => \cpuregs_reg[30]_29\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(27),
      O => \reg_op2[27]_i_11_n_0\
    );
\reg_op2[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(27),
      I1 => \cpuregs_reg[2]_1\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(27),
      O => \reg_op2[27]_i_12_n_0\
    );
\reg_op2[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(27),
      I1 => \cpuregs_reg[6]_5\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(27),
      O => \reg_op2[27]_i_13_n_0\
    );
\reg_op2[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(27),
      I1 => \cpuregs_reg[10]_9\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(27),
      O => \reg_op2[27]_i_14_n_0\
    );
\reg_op2[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(27),
      I1 => \cpuregs_reg[14]_13\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(27),
      O => \reg_op2[27]_i_15_n_0\
    );
\reg_op2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[27]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[27]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[27]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[27]_i_2_n_0\
    );
\reg_op2[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(27),
      I1 => \cpuregs_reg[18]_17\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(27),
      O => \reg_op2[27]_i_8_n_0\
    );
\reg_op2[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(27),
      I1 => \cpuregs_reg[22]_21\(27),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(27),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(27),
      O => \reg_op2[27]_i_9_n_0\
    );
\reg_op2[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[28]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[28]\,
      O => \reg_op2[28]_i_1_n_0\
    );
\reg_op2[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(28),
      I1 => \cpuregs_reg[26]_25\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(28),
      O => \reg_op2[28]_i_10_n_0\
    );
\reg_op2[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(28),
      I1 => \cpuregs_reg[30]_29\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(28),
      O => \reg_op2[28]_i_11_n_0\
    );
\reg_op2[28]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(28),
      I1 => \cpuregs_reg[2]_1\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(28),
      O => \reg_op2[28]_i_12_n_0\
    );
\reg_op2[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(28),
      I1 => \cpuregs_reg[6]_5\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(28),
      O => \reg_op2[28]_i_13_n_0\
    );
\reg_op2[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(28),
      I1 => \cpuregs_reg[10]_9\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(28),
      O => \reg_op2[28]_i_14_n_0\
    );
\reg_op2[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(28),
      I1 => \cpuregs_reg[14]_13\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(28),
      O => \reg_op2[28]_i_15_n_0\
    );
\reg_op2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[28]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[28]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[28]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[28]_i_2_n_0\
    );
\reg_op2[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(28),
      I1 => \cpuregs_reg[18]_17\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(28),
      O => \reg_op2[28]_i_8_n_0\
    );
\reg_op2[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(28),
      I1 => \cpuregs_reg[22]_21\(28),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(28),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(28),
      O => \reg_op2[28]_i_9_n_0\
    );
\reg_op2[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[29]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[29]\,
      O => \reg_op2[29]_i_1_n_0\
    );
\reg_op2[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(29),
      I1 => \cpuregs_reg[26]_25\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(29),
      O => \reg_op2[29]_i_10_n_0\
    );
\reg_op2[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(29),
      I1 => \cpuregs_reg[30]_29\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(29),
      O => \reg_op2[29]_i_11_n_0\
    );
\reg_op2[29]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(29),
      I1 => \cpuregs_reg[2]_1\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(29),
      O => \reg_op2[29]_i_12_n_0\
    );
\reg_op2[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(29),
      I1 => \cpuregs_reg[6]_5\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(29),
      O => \reg_op2[29]_i_13_n_0\
    );
\reg_op2[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(29),
      I1 => \cpuregs_reg[10]_9\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(29),
      O => \reg_op2[29]_i_14_n_0\
    );
\reg_op2[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(29),
      I1 => \cpuregs_reg[14]_13\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(29),
      O => \reg_op2[29]_i_15_n_0\
    );
\reg_op2[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[29]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[29]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[29]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[29]_i_2_n_0\
    );
\reg_op2[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(29),
      I1 => \cpuregs_reg[18]_17\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(29),
      O => \reg_op2[29]_i_8_n_0\
    );
\reg_op2[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(29),
      I1 => \cpuregs_reg[22]_21\(29),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(29),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(29),
      O => \reg_op2[29]_i_9_n_0\
    );
\reg_op2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFC0F3C0E2E2"
    )
        port map (
      I0 => \reg_op2[2]_i_2_n_0\,
      I1 => is_slli_srli_srai,
      I2 => \decoded_rs2_reg_n_0_[2]\,
      I3 => \decoded_imm_reg_n_0_[2]\,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => \reg_op2[2]_i_1_n_0\
    );
\reg_op2[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(2),
      I1 => \cpuregs_reg[26]_25\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(2),
      O => \reg_op2[2]_i_10_n_0\
    );
\reg_op2[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(2),
      I1 => \cpuregs_reg[30]_29\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(2),
      O => \reg_op2[2]_i_11_n_0\
    );
\reg_op2[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(2),
      I1 => \cpuregs_reg[2]_1\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(2),
      O => \reg_op2[2]_i_12_n_0\
    );
\reg_op2[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(2),
      I1 => \cpuregs_reg[6]_5\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(2),
      O => \reg_op2[2]_i_13_n_0\
    );
\reg_op2[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(2),
      I1 => \cpuregs_reg[10]_9\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(2),
      O => \reg_op2[2]_i_14_n_0\
    );
\reg_op2[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(2),
      I1 => \cpuregs_reg[14]_13\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(2),
      O => \reg_op2[2]_i_15_n_0\
    );
\reg_op2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[2]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[2]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[2]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[2]_i_2_n_0\
    );
\reg_op2[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(2),
      I1 => \cpuregs_reg[18]_17\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(2),
      O => \reg_op2[2]_i_8_n_0\
    );
\reg_op2[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(2),
      I1 => \cpuregs_reg[22]_21\(2),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(2),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(2),
      O => \reg_op2[2]_i_9_n_0\
    );
\reg_op2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[30]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[30]\,
      O => \reg_op2[30]_i_1_n_0\
    );
\reg_op2[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(30),
      I1 => \cpuregs_reg[26]_25\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(30),
      O => \reg_op2[30]_i_10_n_0\
    );
\reg_op2[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(30),
      I1 => \cpuregs_reg[30]_29\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(30),
      O => \reg_op2[30]_i_11_n_0\
    );
\reg_op2[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(30),
      I1 => \cpuregs_reg[2]_1\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(30),
      O => \reg_op2[30]_i_12_n_0\
    );
\reg_op2[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(30),
      I1 => \cpuregs_reg[6]_5\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(30),
      O => \reg_op2[30]_i_13_n_0\
    );
\reg_op2[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(30),
      I1 => \cpuregs_reg[10]_9\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(30),
      O => \reg_op2[30]_i_14_n_0\
    );
\reg_op2[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(30),
      I1 => \cpuregs_reg[14]_13\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(30),
      O => \reg_op2[30]_i_15_n_0\
    );
\reg_op2[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[30]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[30]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[30]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[30]_i_2_n_0\
    );
\reg_op2[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(30),
      I1 => \cpuregs_reg[18]_17\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(30),
      O => \reg_op2[30]_i_8_n_0\
    );
\reg_op2[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(30),
      I1 => \cpuregs_reg[22]_21\(30),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(30),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(30),
      O => \reg_op2[30]_i_9_n_0\
    );
\reg_op2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[31]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[31]\,
      O => \reg_op2[31]_i_1_n_0\
    );
\reg_op2[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(31),
      I1 => \cpuregs_reg[26]_25\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[25]_24\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[24]_23\(31),
      O => \reg_op2[31]_i_10_n_0\
    );
\reg_op2[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(31),
      I1 => \cpuregs_reg[30]_29\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[29]_28\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[28]_27\(31),
      O => \reg_op2[31]_i_11_n_0\
    );
\reg_op2[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(31),
      I1 => \cpuregs_reg[2]_1\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \decoded_rs2_reg[0]_rep_n_0\,
      I4 => \cpuregs_reg[1]_0\(31),
      O => \reg_op2[31]_i_12_n_0\
    );
\reg_op2[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(31),
      I1 => \cpuregs_reg[6]_5\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[5]_4\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[4]_3\(31),
      O => \reg_op2[31]_i_13_n_0\
    );
\reg_op2[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(31),
      I1 => \cpuregs_reg[10]_9\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[9]_8\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[8]_7\(31),
      O => \reg_op2[31]_i_14_n_0\
    );
\reg_op2[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(31),
      I1 => \cpuregs_reg[14]_13\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[13]_12\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[12]_11\(31),
      O => \reg_op2[31]_i_15_n_0\
    );
\reg_op2[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[31]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[31]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[31]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[31]_i_2_n_0\
    );
\reg_op2[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(31),
      I1 => \cpuregs_reg[18]_17\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[17]_16\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[16]_15\(31),
      O => \reg_op2[31]_i_8_n_0\
    );
\reg_op2[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(31),
      I1 => \cpuregs_reg[22]_21\(31),
      I2 => \decoded_rs2_reg[1]_rep_n_0\,
      I3 => \cpuregs_reg[21]_20\(31),
      I4 => \decoded_rs2_reg[0]_rep_n_0\,
      I5 => \cpuregs_reg[20]_19\(31),
      O => \reg_op2[31]_i_9_n_0\
    );
\reg_op2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFC0F3C0E2E2"
    )
        port map (
      I0 => \reg_op2[3]_i_2_n_0\,
      I1 => is_slli_srli_srai,
      I2 => \decoded_rs2_reg_n_0_[3]\,
      I3 => \decoded_imm_reg_n_0_[3]\,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => \reg_op2[3]_i_1_n_0\
    );
\reg_op2[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(3),
      I1 => \cpuregs_reg[26]_25\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(3),
      O => \reg_op2[3]_i_10_n_0\
    );
\reg_op2[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(3),
      I1 => \cpuregs_reg[30]_29\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(3),
      O => \reg_op2[3]_i_11_n_0\
    );
\reg_op2[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(3),
      I1 => \cpuregs_reg[2]_1\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(3),
      O => \reg_op2[3]_i_12_n_0\
    );
\reg_op2[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(3),
      I1 => \cpuregs_reg[6]_5\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(3),
      O => \reg_op2[3]_i_13_n_0\
    );
\reg_op2[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(3),
      I1 => \cpuregs_reg[10]_9\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(3),
      O => \reg_op2[3]_i_14_n_0\
    );
\reg_op2[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(3),
      I1 => \cpuregs_reg[14]_13\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(3),
      O => \reg_op2[3]_i_15_n_0\
    );
\reg_op2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[3]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[3]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[3]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[3]_i_2_n_0\
    );
\reg_op2[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(3),
      I1 => \cpuregs_reg[18]_17\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(3),
      O => \reg_op2[3]_i_8_n_0\
    );
\reg_op2[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(3),
      I1 => \cpuregs_reg[22]_21\(3),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(3),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(3),
      O => \reg_op2[3]_i_9_n_0\
    );
\reg_op2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFC0F3C0E2E2"
    )
        port map (
      I0 => \reg_op2[4]_i_2_n_0\,
      I1 => is_slli_srli_srai,
      I2 => \decoded_rs2_reg_n_0_[4]\,
      I3 => \decoded_imm_reg_n_0_[4]\,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => \reg_op2[4]_i_1_n_0\
    );
\reg_op2[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(4),
      I1 => \cpuregs_reg[26]_25\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(4),
      O => \reg_op2[4]_i_10_n_0\
    );
\reg_op2[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(4),
      I1 => \cpuregs_reg[30]_29\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(4),
      O => \reg_op2[4]_i_11_n_0\
    );
\reg_op2[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(4),
      I1 => \cpuregs_reg[2]_1\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(4),
      O => \reg_op2[4]_i_12_n_0\
    );
\reg_op2[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(4),
      I1 => \cpuregs_reg[6]_5\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(4),
      O => \reg_op2[4]_i_13_n_0\
    );
\reg_op2[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(4),
      I1 => \cpuregs_reg[10]_9\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(4),
      O => \reg_op2[4]_i_14_n_0\
    );
\reg_op2[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(4),
      I1 => \cpuregs_reg[14]_13\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(4),
      O => \reg_op2[4]_i_15_n_0\
    );
\reg_op2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[4]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[4]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[4]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[4]_i_2_n_0\
    );
\reg_op2[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(4),
      I1 => \cpuregs_reg[18]_17\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(4),
      O => \reg_op2[4]_i_8_n_0\
    );
\reg_op2[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(4),
      I1 => \cpuregs_reg[22]_21\(4),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(4),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(4),
      O => \reg_op2[4]_i_9_n_0\
    );
\reg_op2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[5]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[5]\,
      O => \reg_op2[5]_i_1_n_0\
    );
\reg_op2[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(5),
      I1 => \cpuregs_reg[26]_25\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(5),
      O => \reg_op2[5]_i_10_n_0\
    );
\reg_op2[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(5),
      I1 => \cpuregs_reg[30]_29\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(5),
      O => \reg_op2[5]_i_11_n_0\
    );
\reg_op2[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(5),
      I1 => \cpuregs_reg[2]_1\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(5),
      O => \reg_op2[5]_i_12_n_0\
    );
\reg_op2[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(5),
      I1 => \cpuregs_reg[6]_5\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(5),
      O => \reg_op2[5]_i_13_n_0\
    );
\reg_op2[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(5),
      I1 => \cpuregs_reg[10]_9\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(5),
      O => \reg_op2[5]_i_14_n_0\
    );
\reg_op2[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(5),
      I1 => \cpuregs_reg[14]_13\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(5),
      O => \reg_op2[5]_i_15_n_0\
    );
\reg_op2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[5]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[5]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[5]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[5]_i_2_n_0\
    );
\reg_op2[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(5),
      I1 => \cpuregs_reg[18]_17\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(5),
      O => \reg_op2[5]_i_8_n_0\
    );
\reg_op2[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(5),
      I1 => \cpuregs_reg[22]_21\(5),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(5),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(5),
      O => \reg_op2[5]_i_9_n_0\
    );
\reg_op2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[6]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[6]\,
      O => \reg_op2[6]_i_1_n_0\
    );
\reg_op2[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(6),
      I1 => \cpuregs_reg[26]_25\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(6),
      O => \reg_op2[6]_i_10_n_0\
    );
\reg_op2[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(6),
      I1 => \cpuregs_reg[30]_29\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(6),
      O => \reg_op2[6]_i_11_n_0\
    );
\reg_op2[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(6),
      I1 => \cpuregs_reg[2]_1\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(6),
      O => \reg_op2[6]_i_12_n_0\
    );
\reg_op2[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(6),
      I1 => \cpuregs_reg[6]_5\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(6),
      O => \reg_op2[6]_i_13_n_0\
    );
\reg_op2[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(6),
      I1 => \cpuregs_reg[10]_9\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(6),
      O => \reg_op2[6]_i_14_n_0\
    );
\reg_op2[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(6),
      I1 => \cpuregs_reg[14]_13\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(6),
      O => \reg_op2[6]_i_15_n_0\
    );
\reg_op2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[6]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[6]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[6]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[6]_i_2_n_0\
    );
\reg_op2[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(6),
      I1 => \cpuregs_reg[18]_17\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(6),
      O => \reg_op2[6]_i_8_n_0\
    );
\reg_op2[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(6),
      I1 => \cpuregs_reg[22]_21\(6),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(6),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(6),
      O => \reg_op2[6]_i_9_n_0\
    );
\reg_op2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => resetn,
      O => \reg_op2[7]_i_1_n_0\
    );
\reg_op2[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(7),
      I1 => \cpuregs_reg[18]_17\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(7),
      O => \reg_op2[7]_i_10_n_0\
    );
\reg_op2[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(7),
      I1 => \cpuregs_reg[22]_21\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(7),
      O => \reg_op2[7]_i_11_n_0\
    );
\reg_op2[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(7),
      I1 => \cpuregs_reg[26]_25\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(7),
      O => \reg_op2[7]_i_12_n_0\
    );
\reg_op2[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(7),
      I1 => \cpuregs_reg[30]_29\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(7),
      O => \reg_op2[7]_i_13_n_0\
    );
\reg_op2[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(7),
      I1 => \cpuregs_reg[2]_1\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(7),
      O => \reg_op2[7]_i_14_n_0\
    );
\reg_op2[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(7),
      I1 => \cpuregs_reg[6]_5\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(7),
      O => \reg_op2[7]_i_15_n_0\
    );
\reg_op2[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(7),
      I1 => \cpuregs_reg[10]_9\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(7),
      O => \reg_op2[7]_i_16_n_0\
    );
\reg_op2[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(7),
      I1 => \cpuregs_reg[14]_13\(7),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(7),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(7),
      O => \reg_op2[7]_i_17_n_0\
    );
\reg_op2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[7]_i_3_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[7]\,
      O => \reg_op2[7]_i_2_n_0\
    );
\reg_op2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[7]_i_4_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[7]_i_5_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[7]_i_6_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[7]_i_3_n_0\
    );
\reg_op2[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \decoded_rs2_reg_n_0_[3]\,
      I1 => \decoded_rs2_reg_n_0_[2]\,
      I2 => \decoded_rs2_reg_n_0_[4]\,
      I3 => \decoded_rs2_reg_n_0_[1]\,
      I4 => \decoded_rs2_reg_n_0_[0]\,
      O => \reg_op2[7]_i_7_n_0\
    );
\reg_op2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[8]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[8]\,
      O => \reg_op2[8]_i_1_n_0\
    );
\reg_op2[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(8),
      I1 => \cpuregs_reg[26]_25\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(8),
      O => \reg_op2[8]_i_10_n_0\
    );
\reg_op2[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(8),
      I1 => \cpuregs_reg[30]_29\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(8),
      O => \reg_op2[8]_i_11_n_0\
    );
\reg_op2[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(8),
      I1 => \cpuregs_reg[2]_1\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(8),
      O => \reg_op2[8]_i_12_n_0\
    );
\reg_op2[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(8),
      I1 => \cpuregs_reg[6]_5\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(8),
      O => \reg_op2[8]_i_13_n_0\
    );
\reg_op2[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(8),
      I1 => \cpuregs_reg[10]_9\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(8),
      O => \reg_op2[8]_i_14_n_0\
    );
\reg_op2[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(8),
      I1 => \cpuregs_reg[14]_13\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(8),
      O => \reg_op2[8]_i_15_n_0\
    );
\reg_op2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[8]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[8]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[8]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[8]_i_2_n_0\
    );
\reg_op2[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(8),
      I1 => \cpuregs_reg[18]_17\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(8),
      O => \reg_op2[8]_i_8_n_0\
    );
\reg_op2[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(8),
      I1 => \cpuregs_reg[22]_21\(8),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(8),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(8),
      O => \reg_op2[8]_i_9_n_0\
    );
\reg_op2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCE0002"
    )
        port map (
      I0 => \reg_op2[9]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_slli_srli_srai,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \decoded_imm_reg_n_0_[9]\,
      O => \reg_op2[9]_i_1_n_0\
    );
\reg_op2[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[27]_26\(9),
      I1 => \cpuregs_reg[26]_25\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[25]_24\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[24]_23\(9),
      O => \reg_op2[9]_i_10_n_0\
    );
\reg_op2[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[31]_30\(9),
      I1 => \cpuregs_reg[30]_29\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[29]_28\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[28]_27\(9),
      O => \reg_op2[9]_i_11_n_0\
    );
\reg_op2[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpuregs_reg[3]_2\(9),
      I1 => \cpuregs_reg[2]_1\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I4 => \cpuregs_reg[1]_0\(9),
      O => \reg_op2[9]_i_12_n_0\
    );
\reg_op2[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[7]_6\(9),
      I1 => \cpuregs_reg[6]_5\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[5]_4\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[4]_3\(9),
      O => \reg_op2[9]_i_13_n_0\
    );
\reg_op2[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[11]_10\(9),
      I1 => \cpuregs_reg[10]_9\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[9]_8\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[8]_7\(9),
      O => \reg_op2[9]_i_14_n_0\
    );
\reg_op2[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[15]_14\(9),
      I1 => \cpuregs_reg[14]_13\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[13]_12\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[12]_11\(9),
      O => \reg_op2[9]_i_15_n_0\
    );
\reg_op2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_op2_reg[9]_i_3_n_0\,
      I1 => \decoded_rs2_reg_n_0_[4]\,
      I2 => \reg_op2_reg[9]_i_4_n_0\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \reg_op2_reg[9]_i_5_n_0\,
      I5 => \reg_op2[7]_i_7_n_0\,
      O => \reg_op2[9]_i_2_n_0\
    );
\reg_op2[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[19]_18\(9),
      I1 => \cpuregs_reg[18]_17\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[17]_16\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[16]_15\(9),
      O => \reg_op2[9]_i_8_n_0\
    );
\reg_op2[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cpuregs_reg[23]_22\(9),
      I1 => \cpuregs_reg[22]_21\(9),
      I2 => \decoded_rs2_reg[1]_rep__1_n_0\,
      I3 => \cpuregs_reg[21]_20\(9),
      I4 => \decoded_rs2_reg[0]_rep__1_n_0\,
      I5 => \cpuregs_reg[20]_19\(9),
      O => \reg_op2[9]_i_9_n_0\
    );
\reg_op2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[0]_i_1_n_0\,
      Q => \^mem_la_wdata\(0),
      R => '0'
    );
\reg_op2_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[0]_i_6_n_0\,
      I1 => \reg_op2_reg[0]_i_7_n_0\,
      O => \reg_op2_reg[0]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[0]_i_8_n_0\,
      I1 => \reg_op2[0]_i_9_n_0\,
      O => \reg_op2_reg[0]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[0]_i_10_n_0\,
      I1 => \reg_op2[0]_i_11_n_0\,
      O => \reg_op2_reg[0]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[0]_i_12_n_0\,
      I1 => \reg_op2[0]_i_13_n_0\,
      O => \reg_op2_reg[0]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[0]_i_14_n_0\,
      I1 => \reg_op2[0]_i_15_n_0\,
      O => \reg_op2_reg[0]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[10]_i_1_n_0\,
      Q => \^pcpi_rs2\(2),
      R => '0'
    );
\reg_op2_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[10]_i_6_n_0\,
      I1 => \reg_op2_reg[10]_i_7_n_0\,
      O => \reg_op2_reg[10]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[10]_i_8_n_0\,
      I1 => \reg_op2[10]_i_9_n_0\,
      O => \reg_op2_reg[10]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[10]_i_10_n_0\,
      I1 => \reg_op2[10]_i_11_n_0\,
      O => \reg_op2_reg[10]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[10]_i_12_n_0\,
      I1 => \reg_op2[10]_i_13_n_0\,
      O => \reg_op2_reg[10]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[10]_i_14_n_0\,
      I1 => \reg_op2[10]_i_15_n_0\,
      O => \reg_op2_reg[10]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[11]_i_1_n_0\,
      Q => \^pcpi_rs2\(3),
      R => '0'
    );
\reg_op2_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[11]_i_6_n_0\,
      I1 => \reg_op2_reg[11]_i_7_n_0\,
      O => \reg_op2_reg[11]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[11]_i_8_n_0\,
      I1 => \reg_op2[11]_i_9_n_0\,
      O => \reg_op2_reg[11]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[11]_i_10_n_0\,
      I1 => \reg_op2[11]_i_11_n_0\,
      O => \reg_op2_reg[11]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[11]_i_12_n_0\,
      I1 => \reg_op2[11]_i_13_n_0\,
      O => \reg_op2_reg[11]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[11]_i_14_n_0\,
      I1 => \reg_op2[11]_i_15_n_0\,
      O => \reg_op2_reg[11]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[12]_i_1_n_0\,
      Q => \^pcpi_rs2\(4),
      R => '0'
    );
\reg_op2_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[12]_i_6_n_0\,
      I1 => \reg_op2_reg[12]_i_7_n_0\,
      O => \reg_op2_reg[12]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[12]_i_8_n_0\,
      I1 => \reg_op2[12]_i_9_n_0\,
      O => \reg_op2_reg[12]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[12]_i_10_n_0\,
      I1 => \reg_op2[12]_i_11_n_0\,
      O => \reg_op2_reg[12]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[12]_i_12_n_0\,
      I1 => \reg_op2[12]_i_13_n_0\,
      O => \reg_op2_reg[12]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[12]_i_14_n_0\,
      I1 => \reg_op2[12]_i_15_n_0\,
      O => \reg_op2_reg[12]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[13]_i_1_n_0\,
      Q => \^pcpi_rs2\(5),
      R => '0'
    );
\reg_op2_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[13]_i_6_n_0\,
      I1 => \reg_op2_reg[13]_i_7_n_0\,
      O => \reg_op2_reg[13]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[13]_i_8_n_0\,
      I1 => \reg_op2[13]_i_9_n_0\,
      O => \reg_op2_reg[13]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[13]_i_10_n_0\,
      I1 => \reg_op2[13]_i_11_n_0\,
      O => \reg_op2_reg[13]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[13]_i_12_n_0\,
      I1 => \reg_op2[13]_i_13_n_0\,
      O => \reg_op2_reg[13]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[13]_i_14_n_0\,
      I1 => \reg_op2[13]_i_15_n_0\,
      O => \reg_op2_reg[13]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[14]_i_1_n_0\,
      Q => \^pcpi_rs2\(6),
      R => '0'
    );
\reg_op2_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[14]_i_6_n_0\,
      I1 => \reg_op2_reg[14]_i_7_n_0\,
      O => \reg_op2_reg[14]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[14]_i_8_n_0\,
      I1 => \reg_op2[14]_i_9_n_0\,
      O => \reg_op2_reg[14]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[14]_i_10_n_0\,
      I1 => \reg_op2[14]_i_11_n_0\,
      O => \reg_op2_reg[14]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[14]_i_12_n_0\,
      I1 => \reg_op2[14]_i_13_n_0\,
      O => \reg_op2_reg[14]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[14]_i_14_n_0\,
      I1 => \reg_op2[14]_i_15_n_0\,
      O => \reg_op2_reg[14]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[15]_i_1_n_0\,
      Q => \^pcpi_rs2\(7),
      R => '0'
    );
\reg_op2_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[15]_i_6_n_0\,
      I1 => \reg_op2_reg[15]_i_7_n_0\,
      O => \reg_op2_reg[15]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[15]_i_8_n_0\,
      I1 => \reg_op2[15]_i_9_n_0\,
      O => \reg_op2_reg[15]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[15]_i_10_n_0\,
      I1 => \reg_op2[15]_i_11_n_0\,
      O => \reg_op2_reg[15]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[15]_i_12_n_0\,
      I1 => \reg_op2[15]_i_13_n_0\,
      O => \reg_op2_reg[15]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[15]_i_14_n_0\,
      I1 => \reg_op2[15]_i_15_n_0\,
      O => \reg_op2_reg[15]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[16]_i_1_n_0\,
      Q => \^pcpi_rs2\(8),
      R => '0'
    );
\reg_op2_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[16]_i_6_n_0\,
      I1 => \reg_op2_reg[16]_i_7_n_0\,
      O => \reg_op2_reg[16]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[16]_i_8_n_0\,
      I1 => \reg_op2[16]_i_9_n_0\,
      O => \reg_op2_reg[16]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[16]_i_10_n_0\,
      I1 => \reg_op2[16]_i_11_n_0\,
      O => \reg_op2_reg[16]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[16]_i_12_n_0\,
      I1 => \reg_op2[16]_i_13_n_0\,
      O => \reg_op2_reg[16]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[16]_i_14_n_0\,
      I1 => \reg_op2[16]_i_15_n_0\,
      O => \reg_op2_reg[16]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[17]_i_1_n_0\,
      Q => \^pcpi_rs2\(9),
      R => '0'
    );
\reg_op2_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[17]_i_6_n_0\,
      I1 => \reg_op2_reg[17]_i_7_n_0\,
      O => \reg_op2_reg[17]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[17]_i_8_n_0\,
      I1 => \reg_op2[17]_i_9_n_0\,
      O => \reg_op2_reg[17]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[17]_i_10_n_0\,
      I1 => \reg_op2[17]_i_11_n_0\,
      O => \reg_op2_reg[17]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[17]_i_12_n_0\,
      I1 => \reg_op2[17]_i_13_n_0\,
      O => \reg_op2_reg[17]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[17]_i_14_n_0\,
      I1 => \reg_op2[17]_i_15_n_0\,
      O => \reg_op2_reg[17]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[18]_i_1_n_0\,
      Q => \^pcpi_rs2\(10),
      R => '0'
    );
\reg_op2_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[18]_i_6_n_0\,
      I1 => \reg_op2_reg[18]_i_7_n_0\,
      O => \reg_op2_reg[18]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[18]_i_8_n_0\,
      I1 => \reg_op2[18]_i_9_n_0\,
      O => \reg_op2_reg[18]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[18]_i_10_n_0\,
      I1 => \reg_op2[18]_i_11_n_0\,
      O => \reg_op2_reg[18]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[18]_i_12_n_0\,
      I1 => \reg_op2[18]_i_13_n_0\,
      O => \reg_op2_reg[18]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[18]_i_14_n_0\,
      I1 => \reg_op2[18]_i_15_n_0\,
      O => \reg_op2_reg[18]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[19]_i_1_n_0\,
      Q => \^pcpi_rs2\(11),
      R => '0'
    );
\reg_op2_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[19]_i_6_n_0\,
      I1 => \reg_op2_reg[19]_i_7_n_0\,
      O => \reg_op2_reg[19]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[19]_i_8_n_0\,
      I1 => \reg_op2[19]_i_9_n_0\,
      O => \reg_op2_reg[19]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[19]_i_10_n_0\,
      I1 => \reg_op2[19]_i_11_n_0\,
      O => \reg_op2_reg[19]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[19]_i_12_n_0\,
      I1 => \reg_op2[19]_i_13_n_0\,
      O => \reg_op2_reg[19]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[19]_i_14_n_0\,
      I1 => \reg_op2[19]_i_15_n_0\,
      O => \reg_op2_reg[19]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[1]_i_1_n_0\,
      Q => \^mem_la_wdata\(1),
      R => '0'
    );
\reg_op2_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[1]_i_6_n_0\,
      I1 => \reg_op2_reg[1]_i_7_n_0\,
      O => \reg_op2_reg[1]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[1]_i_8_n_0\,
      I1 => \reg_op2[1]_i_9_n_0\,
      O => \reg_op2_reg[1]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[1]_i_10_n_0\,
      I1 => \reg_op2[1]_i_11_n_0\,
      O => \reg_op2_reg[1]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[1]_i_12_n_0\,
      I1 => \reg_op2[1]_i_13_n_0\,
      O => \reg_op2_reg[1]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[1]_i_14_n_0\,
      I1 => \reg_op2[1]_i_15_n_0\,
      O => \reg_op2_reg[1]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[20]_i_1_n_0\,
      Q => \^pcpi_rs2\(12),
      R => '0'
    );
\reg_op2_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[20]_i_6_n_0\,
      I1 => \reg_op2_reg[20]_i_7_n_0\,
      O => \reg_op2_reg[20]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[20]_i_8_n_0\,
      I1 => \reg_op2[20]_i_9_n_0\,
      O => \reg_op2_reg[20]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[20]_i_10_n_0\,
      I1 => \reg_op2[20]_i_11_n_0\,
      O => \reg_op2_reg[20]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[20]_i_12_n_0\,
      I1 => \reg_op2[20]_i_13_n_0\,
      O => \reg_op2_reg[20]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[20]_i_14_n_0\,
      I1 => \reg_op2[20]_i_15_n_0\,
      O => \reg_op2_reg[20]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[21]_i_1_n_0\,
      Q => \^pcpi_rs2\(13),
      R => '0'
    );
\reg_op2_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[21]_i_6_n_0\,
      I1 => \reg_op2_reg[21]_i_7_n_0\,
      O => \reg_op2_reg[21]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[21]_i_8_n_0\,
      I1 => \reg_op2[21]_i_9_n_0\,
      O => \reg_op2_reg[21]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[21]_i_10_n_0\,
      I1 => \reg_op2[21]_i_11_n_0\,
      O => \reg_op2_reg[21]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[21]_i_12_n_0\,
      I1 => \reg_op2[21]_i_13_n_0\,
      O => \reg_op2_reg[21]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[21]_i_14_n_0\,
      I1 => \reg_op2[21]_i_15_n_0\,
      O => \reg_op2_reg[21]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[22]_i_1_n_0\,
      Q => \^pcpi_rs2\(14),
      R => '0'
    );
\reg_op2_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[22]_i_6_n_0\,
      I1 => \reg_op2_reg[22]_i_7_n_0\,
      O => \reg_op2_reg[22]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[22]_i_8_n_0\,
      I1 => \reg_op2[22]_i_9_n_0\,
      O => \reg_op2_reg[22]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[22]_i_10_n_0\,
      I1 => \reg_op2[22]_i_11_n_0\,
      O => \reg_op2_reg[22]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[22]_i_12_n_0\,
      I1 => \reg_op2[22]_i_13_n_0\,
      O => \reg_op2_reg[22]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[22]_i_14_n_0\,
      I1 => \reg_op2[22]_i_15_n_0\,
      O => \reg_op2_reg[22]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[23]_i_1_n_0\,
      Q => \^pcpi_rs2\(15),
      R => '0'
    );
\reg_op2_reg[23]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[23]_i_6_n_0\,
      I1 => \reg_op2_reg[23]_i_7_n_0\,
      O => \reg_op2_reg[23]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[23]_i_8_n_0\,
      I1 => \reg_op2[23]_i_9_n_0\,
      O => \reg_op2_reg[23]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[23]_i_10_n_0\,
      I1 => \reg_op2[23]_i_11_n_0\,
      O => \reg_op2_reg[23]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[23]_i_12_n_0\,
      I1 => \reg_op2[23]_i_13_n_0\,
      O => \reg_op2_reg[23]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[23]_i_14_n_0\,
      I1 => \reg_op2[23]_i_15_n_0\,
      O => \reg_op2_reg[23]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[24]_i_1_n_0\,
      Q => \^pcpi_rs2\(16),
      R => '0'
    );
\reg_op2_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[24]_i_6_n_0\,
      I1 => \reg_op2_reg[24]_i_7_n_0\,
      O => \reg_op2_reg[24]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[24]_i_8_n_0\,
      I1 => \reg_op2[24]_i_9_n_0\,
      O => \reg_op2_reg[24]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[24]_i_10_n_0\,
      I1 => \reg_op2[24]_i_11_n_0\,
      O => \reg_op2_reg[24]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[24]_i_12_n_0\,
      I1 => \reg_op2[24]_i_13_n_0\,
      O => \reg_op2_reg[24]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[24]_i_14_n_0\,
      I1 => \reg_op2[24]_i_15_n_0\,
      O => \reg_op2_reg[24]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[25]_i_1_n_0\,
      Q => \^pcpi_rs2\(17),
      R => '0'
    );
\reg_op2_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[25]_i_6_n_0\,
      I1 => \reg_op2_reg[25]_i_7_n_0\,
      O => \reg_op2_reg[25]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[25]_i_8_n_0\,
      I1 => \reg_op2[25]_i_9_n_0\,
      O => \reg_op2_reg[25]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[25]_i_10_n_0\,
      I1 => \reg_op2[25]_i_11_n_0\,
      O => \reg_op2_reg[25]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[25]_i_12_n_0\,
      I1 => \reg_op2[25]_i_13_n_0\,
      O => \reg_op2_reg[25]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[25]_i_14_n_0\,
      I1 => \reg_op2[25]_i_15_n_0\,
      O => \reg_op2_reg[25]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[26]_i_1_n_0\,
      Q => \^pcpi_rs2\(18),
      R => '0'
    );
\reg_op2_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[26]_i_6_n_0\,
      I1 => \reg_op2_reg[26]_i_7_n_0\,
      O => \reg_op2_reg[26]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[26]_i_8_n_0\,
      I1 => \reg_op2[26]_i_9_n_0\,
      O => \reg_op2_reg[26]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[26]_i_10_n_0\,
      I1 => \reg_op2[26]_i_11_n_0\,
      O => \reg_op2_reg[26]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[26]_i_12_n_0\,
      I1 => \reg_op2[26]_i_13_n_0\,
      O => \reg_op2_reg[26]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[26]_i_14_n_0\,
      I1 => \reg_op2[26]_i_15_n_0\,
      O => \reg_op2_reg[26]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[27]_i_1_n_0\,
      Q => \^pcpi_rs2\(19),
      R => '0'
    );
\reg_op2_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[27]_i_6_n_0\,
      I1 => \reg_op2_reg[27]_i_7_n_0\,
      O => \reg_op2_reg[27]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[27]_i_8_n_0\,
      I1 => \reg_op2[27]_i_9_n_0\,
      O => \reg_op2_reg[27]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[27]_i_10_n_0\,
      I1 => \reg_op2[27]_i_11_n_0\,
      O => \reg_op2_reg[27]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[27]_i_12_n_0\,
      I1 => \reg_op2[27]_i_13_n_0\,
      O => \reg_op2_reg[27]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[27]_i_14_n_0\,
      I1 => \reg_op2[27]_i_15_n_0\,
      O => \reg_op2_reg[27]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[28]_i_1_n_0\,
      Q => \^pcpi_rs2\(20),
      R => '0'
    );
\reg_op2_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[28]_i_6_n_0\,
      I1 => \reg_op2_reg[28]_i_7_n_0\,
      O => \reg_op2_reg[28]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[28]_i_8_n_0\,
      I1 => \reg_op2[28]_i_9_n_0\,
      O => \reg_op2_reg[28]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[28]_i_10_n_0\,
      I1 => \reg_op2[28]_i_11_n_0\,
      O => \reg_op2_reg[28]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[28]_i_12_n_0\,
      I1 => \reg_op2[28]_i_13_n_0\,
      O => \reg_op2_reg[28]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[28]_i_14_n_0\,
      I1 => \reg_op2[28]_i_15_n_0\,
      O => \reg_op2_reg[28]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[29]_i_1_n_0\,
      Q => \^pcpi_rs2\(21),
      R => '0'
    );
\reg_op2_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[29]_i_6_n_0\,
      I1 => \reg_op2_reg[29]_i_7_n_0\,
      O => \reg_op2_reg[29]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[29]_i_8_n_0\,
      I1 => \reg_op2[29]_i_9_n_0\,
      O => \reg_op2_reg[29]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[29]_i_10_n_0\,
      I1 => \reg_op2[29]_i_11_n_0\,
      O => \reg_op2_reg[29]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[29]_i_12_n_0\,
      I1 => \reg_op2[29]_i_13_n_0\,
      O => \reg_op2_reg[29]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[29]_i_14_n_0\,
      I1 => \reg_op2[29]_i_15_n_0\,
      O => \reg_op2_reg[29]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[2]_i_1_n_0\,
      Q => \^mem_la_wdata\(2),
      R => '0'
    );
\reg_op2_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[2]_i_6_n_0\,
      I1 => \reg_op2_reg[2]_i_7_n_0\,
      O => \reg_op2_reg[2]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[2]_i_8_n_0\,
      I1 => \reg_op2[2]_i_9_n_0\,
      O => \reg_op2_reg[2]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[2]_i_10_n_0\,
      I1 => \reg_op2[2]_i_11_n_0\,
      O => \reg_op2_reg[2]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[2]_i_12_n_0\,
      I1 => \reg_op2[2]_i_13_n_0\,
      O => \reg_op2_reg[2]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[2]_i_14_n_0\,
      I1 => \reg_op2[2]_i_15_n_0\,
      O => \reg_op2_reg[2]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[30]_i_1_n_0\,
      Q => \^pcpi_rs2\(22),
      R => '0'
    );
\reg_op2_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[30]_i_6_n_0\,
      I1 => \reg_op2_reg[30]_i_7_n_0\,
      O => \reg_op2_reg[30]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[30]_i_8_n_0\,
      I1 => \reg_op2[30]_i_9_n_0\,
      O => \reg_op2_reg[30]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[30]_i_10_n_0\,
      I1 => \reg_op2[30]_i_11_n_0\,
      O => \reg_op2_reg[30]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[30]_i_12_n_0\,
      I1 => \reg_op2[30]_i_13_n_0\,
      O => \reg_op2_reg[30]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[30]_i_14_n_0\,
      I1 => \reg_op2[30]_i_15_n_0\,
      O => \reg_op2_reg[30]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[31]_i_1_n_0\,
      Q => \^pcpi_rs2\(23),
      R => '0'
    );
\reg_op2_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[31]_i_6_n_0\,
      I1 => \reg_op2_reg[31]_i_7_n_0\,
      O => \reg_op2_reg[31]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[31]_i_8_n_0\,
      I1 => \reg_op2[31]_i_9_n_0\,
      O => \reg_op2_reg[31]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[31]_i_10_n_0\,
      I1 => \reg_op2[31]_i_11_n_0\,
      O => \reg_op2_reg[31]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[31]_i_12_n_0\,
      I1 => \reg_op2[31]_i_13_n_0\,
      O => \reg_op2_reg[31]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[31]_i_14_n_0\,
      I1 => \reg_op2[31]_i_15_n_0\,
      O => \reg_op2_reg[31]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[3]_i_1_n_0\,
      Q => \^mem_la_wdata\(3),
      R => '0'
    );
\reg_op2_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[3]_i_6_n_0\,
      I1 => \reg_op2_reg[3]_i_7_n_0\,
      O => \reg_op2_reg[3]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[3]_i_8_n_0\,
      I1 => \reg_op2[3]_i_9_n_0\,
      O => \reg_op2_reg[3]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[3]_i_10_n_0\,
      I1 => \reg_op2[3]_i_11_n_0\,
      O => \reg_op2_reg[3]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[3]_i_12_n_0\,
      I1 => \reg_op2[3]_i_13_n_0\,
      O => \reg_op2_reg[3]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[3]_i_14_n_0\,
      I1 => \reg_op2[3]_i_15_n_0\,
      O => \reg_op2_reg[3]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[4]_i_1_n_0\,
      Q => \^mem_la_wdata\(4),
      R => '0'
    );
\reg_op2_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[4]_i_6_n_0\,
      I1 => \reg_op2_reg[4]_i_7_n_0\,
      O => \reg_op2_reg[4]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[4]_i_8_n_0\,
      I1 => \reg_op2[4]_i_9_n_0\,
      O => \reg_op2_reg[4]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[4]_i_10_n_0\,
      I1 => \reg_op2[4]_i_11_n_0\,
      O => \reg_op2_reg[4]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[4]_i_12_n_0\,
      I1 => \reg_op2[4]_i_13_n_0\,
      O => \reg_op2_reg[4]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[4]_i_14_n_0\,
      I1 => \reg_op2[4]_i_15_n_0\,
      O => \reg_op2_reg[4]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[5]_i_1_n_0\,
      Q => \^mem_la_wdata\(5),
      R => '0'
    );
\reg_op2_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[5]_i_6_n_0\,
      I1 => \reg_op2_reg[5]_i_7_n_0\,
      O => \reg_op2_reg[5]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[5]_i_8_n_0\,
      I1 => \reg_op2[5]_i_9_n_0\,
      O => \reg_op2_reg[5]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[5]_i_10_n_0\,
      I1 => \reg_op2[5]_i_11_n_0\,
      O => \reg_op2_reg[5]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[5]_i_12_n_0\,
      I1 => \reg_op2[5]_i_13_n_0\,
      O => \reg_op2_reg[5]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[5]_i_14_n_0\,
      I1 => \reg_op2[5]_i_15_n_0\,
      O => \reg_op2_reg[5]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[6]_i_1_n_0\,
      Q => \^mem_la_wdata\(6),
      R => '0'
    );
\reg_op2_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[6]_i_6_n_0\,
      I1 => \reg_op2_reg[6]_i_7_n_0\,
      O => \reg_op2_reg[6]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[6]_i_8_n_0\,
      I1 => \reg_op2[6]_i_9_n_0\,
      O => \reg_op2_reg[6]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[6]_i_10_n_0\,
      I1 => \reg_op2[6]_i_11_n_0\,
      O => \reg_op2_reg[6]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[6]_i_12_n_0\,
      I1 => \reg_op2[6]_i_13_n_0\,
      O => \reg_op2_reg[6]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[6]_i_14_n_0\,
      I1 => \reg_op2[6]_i_15_n_0\,
      O => \reg_op2_reg[6]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[7]_i_2_n_0\,
      Q => \^mem_la_wdata\(7),
      R => '0'
    );
\reg_op2_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[7]_i_8_n_0\,
      I1 => \reg_op2_reg[7]_i_9_n_0\,
      O => \reg_op2_reg[7]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[7]_i_10_n_0\,
      I1 => \reg_op2[7]_i_11_n_0\,
      O => \reg_op2_reg[7]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[7]_i_12_n_0\,
      I1 => \reg_op2[7]_i_13_n_0\,
      O => \reg_op2_reg[7]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[7]_i_14_n_0\,
      I1 => \reg_op2[7]_i_15_n_0\,
      O => \reg_op2_reg[7]_i_8_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[7]_i_16_n_0\,
      I1 => \reg_op2[7]_i_17_n_0\,
      O => \reg_op2_reg[7]_i_9_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[8]_i_1_n_0\,
      Q => \^pcpi_rs2\(0),
      R => '0'
    );
\reg_op2_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[8]_i_6_n_0\,
      I1 => \reg_op2_reg[8]_i_7_n_0\,
      O => \reg_op2_reg[8]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[8]_i_8_n_0\,
      I1 => \reg_op2[8]_i_9_n_0\,
      O => \reg_op2_reg[8]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[8]_i_10_n_0\,
      I1 => \reg_op2[8]_i_11_n_0\,
      O => \reg_op2_reg[8]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[8]_i_12_n_0\,
      I1 => \reg_op2[8]_i_13_n_0\,
      O => \reg_op2_reg[8]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[8]_i_14_n_0\,
      I1 => \reg_op2[8]_i_15_n_0\,
      O => \reg_op2_reg[8]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[7]_i_1_n_0\,
      D => \reg_op2[9]_i_1_n_0\,
      Q => \^pcpi_rs2\(1),
      R => '0'
    );
\reg_op2_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_op2_reg[9]_i_6_n_0\,
      I1 => \reg_op2_reg[9]_i_7_n_0\,
      O => \reg_op2_reg[9]_i_3_n_0\,
      S => \decoded_rs2_reg_n_0_[3]\
    );
\reg_op2_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[9]_i_8_n_0\,
      I1 => \reg_op2[9]_i_9_n_0\,
      O => \reg_op2_reg[9]_i_4_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[9]_i_10_n_0\,
      I1 => \reg_op2[9]_i_11_n_0\,
      O => \reg_op2_reg[9]_i_5_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[9]_i_12_n_0\,
      I1 => \reg_op2[9]_i_13_n_0\,
      O => \reg_op2_reg[9]_i_6_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_op2_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_op2[9]_i_14_n_0\,
      I1 => \reg_op2[9]_i_15_n_0\,
      O => \reg_op2_reg[9]_i_7_n_0\,
      S => \decoded_rs2_reg_n_0_[2]\
    );
\reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[0]_i_2_n_0\,
      I1 => irq_pending(0),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[3]_i_3_n_7\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[0]_i_3_n_0\,
      O => \reg_out[0]_i_1_n_0\
    );
\reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[0]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[0]_i_5_n_0\,
      I4 => \cached_ascii_instr[54]_i_2_n_0\,
      I5 => \irq_mask[0]_i_1_n_0\,
      O => \reg_out[0]_i_2_n_0\
    );
\reg_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[0]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(0),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(16),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[0]_i_3_n_0\
    );
\reg_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F7FFFF07F7"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(0),
      I2 => instr_rdinstr,
      I3 => \count_instr_reg_n_0_[0]\,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(32),
      O => \reg_out[0]_i_4_n_0\
    );
\reg_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(0),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[0]\,
      I4 => instr_timer,
      I5 => \timer_reg_n_0_[0]\,
      O => \reg_out[0]_i_5_n_0\
    );
\reg_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => mem_rdata(0),
      I1 => mem_rdata(8),
      I2 => mem_rdata(24),
      I3 => \^pcpi_rs1\(1),
      I4 => \^pcpi_rs1\(0),
      I5 => mem_rdata(16),
      O => \reg_out[0]_i_6_n_0\
    );
\reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[10]_i_2_n_0\,
      I1 => \reg_out_reg[11]_i_3_n_5\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(10),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[10]_i_3_n_0\,
      O => \reg_out[10]_i_1_n_0\
    );
\reg_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[10]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[10]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[10]_i_1_n_0\,
      O => \reg_out[10]_i_2_n_0\
    );
\reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => mem_rdata(10),
      I3 => \reg_out[14]_i_6_n_0\,
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(26),
      O => \reg_out[10]_i_3_n_0\
    );
\reg_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(10),
      I2 => \count_instr_reg_n_0_[10]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(42),
      O => \reg_out[10]_i_4_n_0\
    );
\reg_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[10]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(10),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[10]\,
      O => \reg_out[10]_i_5_n_0\
    );
\reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[11]_i_2_n_0\,
      I1 => irq_pending(11),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[11]_i_3_n_4\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[11]_i_4_n_0\,
      O => \reg_out[11]_i_1_n_0\
    );
\reg_out[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[8]\,
      I1 => \decoded_imm_reg_n_0_[8]\,
      O => \reg_out[11]_i_10_n_0\
    );
\reg_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[11]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[11]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[11]_i_1_n_0\,
      O => \reg_out[11]_i_2_n_0\
    );
\reg_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => mem_rdata(11),
      I3 => \reg_out[14]_i_6_n_0\,
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(27),
      O => \reg_out[11]_i_4_n_0\
    );
\reg_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(11),
      I2 => \count_instr_reg_n_0_[11]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(43),
      O => \reg_out[11]_i_5_n_0\
    );
\reg_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(11),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[11]\,
      O => \reg_out[11]_i_6_n_0\
    );
\reg_out[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[11]\,
      I1 => \decoded_imm_reg_n_0_[11]\,
      O => \reg_out[11]_i_7_n_0\
    );
\reg_out[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[10]\,
      I1 => \decoded_imm_reg_n_0_[10]\,
      O => \reg_out[11]_i_8_n_0\
    );
\reg_out[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[9]\,
      I1 => \decoded_imm_reg_n_0_[9]\,
      O => \reg_out[11]_i_9_n_0\
    );
\reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[12]_i_2_n_0\,
      I1 => \reg_out_reg[15]_i_3_n_7\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(12),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[12]_i_3_n_0\,
      O => \reg_out[12]_i_1_n_0\
    );
\reg_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[12]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[12]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[12]_i_1_n_0\,
      O => \reg_out[12]_i_2_n_0\
    );
\reg_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => mem_rdata(12),
      I3 => \reg_out[14]_i_6_n_0\,
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(28),
      O => \reg_out[12]_i_3_n_0\
    );
\reg_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(12),
      I2 => \count_instr_reg_n_0_[12]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(44),
      O => \reg_out[12]_i_4_n_0\
    );
\reg_out[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[12]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[12]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(12),
      O => \reg_out[12]_i_5_n_0\
    );
\reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[13]_i_2_n_0\,
      I1 => \reg_out_reg[15]_i_3_n_6\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(13),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[13]_i_3_n_0\,
      O => \reg_out[13]_i_1_n_0\
    );
\reg_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[13]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[13]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[13]_i_1_n_0\,
      O => \reg_out[13]_i_2_n_0\
    );
\reg_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => mem_rdata(13),
      I3 => \reg_out[14]_i_6_n_0\,
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(29),
      O => \reg_out[13]_i_3_n_0\
    );
\reg_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(13),
      I2 => \count_instr_reg_n_0_[13]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(45),
      O => \reg_out[13]_i_4_n_0\
    );
\reg_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[13]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[13]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(13),
      O => \reg_out[13]_i_5_n_0\
    );
\reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[14]_i_2_n_0\,
      I1 => \reg_out_reg[15]_i_3_n_5\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(14),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[14]_i_3_n_0\,
      O => \reg_out[14]_i_1_n_0\
    );
\reg_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[14]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[14]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[14]_i_1_n_0\,
      O => \reg_out[14]_i_2_n_0\
    );
\reg_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => \reg_out[14]_i_6_n_0\,
      I3 => mem_rdata(14),
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(30),
      O => \reg_out[14]_i_3_n_0\
    );
\reg_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(14),
      I2 => \count_instr_reg_n_0_[14]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(46),
      O => \reg_out[14]_i_4_n_0\
    );
\reg_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[14]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[14]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(14),
      O => \reg_out[14]_i_5_n_0\
    );
\reg_out[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[1]\,
      I1 => latched_is_lh_reg_n_0,
      I2 => latched_is_lu_reg_n_0,
      O => \reg_out[14]_i_6_n_0\
    );
\reg_out[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pcpi_rs1\(1),
      I1 => \mem_wordsize_reg_n_0_[0]\,
      O => \reg_out[14]_i_7_n_0\
    );
\reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[15]_i_2_n_0\,
      I1 => irq_pending(15),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[15]_i_3_n_4\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[15]_i_4_n_0\,
      O => \reg_out[15]_i_1_n_0\
    );
\reg_out[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[12]\,
      I1 => \decoded_imm_reg_n_0_[12]\,
      O => \reg_out[15]_i_10_n_0\
    );
\reg_out[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => latched_is_lb_reg_n_0,
      I1 => \reg_out[7]_i_5_n_0\,
      O => \reg_out[15]_i_11_n_0\
    );
\reg_out[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_rdata(15),
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \^pcpi_rs1\(1),
      I3 => mem_rdata(31),
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \reg_out[15]_i_12_n_0\
    );
\reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[15]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[15]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[15]_i_1_n_0\,
      O => \reg_out[15]_i_2_n_0\
    );
\reg_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => latched_is_lh_reg_n_0,
      I3 => latched_is_lu_reg_n_0,
      I4 => \reg_out[15]_i_12_n_0\,
      O => \reg_out[15]_i_4_n_0\
    );
\reg_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(15),
      I2 => \count_instr_reg_n_0_[15]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(47),
      O => \reg_out[15]_i_5_n_0\
    );
\reg_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => count_cycle_reg(15),
      I1 => instr_rdcycle,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[15]\,
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[15]\,
      O => \reg_out[15]_i_6_n_0\
    );
\reg_out[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[15]\,
      I1 => \decoded_imm_reg_n_0_[15]\,
      O => \reg_out[15]_i_7_n_0\
    );
\reg_out[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[14]\,
      I1 => \decoded_imm_reg_n_0_[14]\,
      O => \reg_out[15]_i_8_n_0\
    );
\reg_out[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[13]\,
      I1 => \decoded_imm_reg_n_0_[13]\,
      O => \reg_out[15]_i_9_n_0\
    );
\reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[16]_i_2_n_0\,
      I1 => \reg_out_reg[19]_i_3_n_7\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(16),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[16]_i_3_n_0\,
      O => \reg_out[16]_i_1_n_0\
    );
\reg_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[16]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[16]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[16]_i_1_n_0\,
      O => \reg_out[16]_i_2_n_0\
    );
\reg_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(16),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[16]_i_3_n_0\
    );
\reg_out[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(16),
      I2 => \count_instr_reg_n_0_[16]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(48),
      O => \reg_out[16]_i_4_n_0\
    );
\reg_out[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[16]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[16]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(16),
      O => \reg_out[16]_i_5_n_0\
    );
\reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[17]_i_2_n_0\,
      I1 => \reg_out_reg[19]_i_3_n_6\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(17),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[17]_i_3_n_0\,
      O => \reg_out[17]_i_1_n_0\
    );
\reg_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[17]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[17]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[17]_i_1_n_0\,
      O => \reg_out[17]_i_2_n_0\
    );
\reg_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(17),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[17]_i_3_n_0\
    );
\reg_out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(17),
      I2 => \count_instr_reg_n_0_[17]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(49),
      O => \reg_out[17]_i_4_n_0\
    );
\reg_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[17]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(17),
      O => \reg_out[17]_i_5_n_0\
    );
\reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[18]_i_2_n_0\,
      I1 => \reg_out_reg[19]_i_3_n_5\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(18),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[18]_i_3_n_0\,
      O => \reg_out[18]_i_1_n_0\
    );
\reg_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[18]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[18]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[18]_i_1_n_0\,
      O => \reg_out[18]_i_2_n_0\
    );
\reg_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(18),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[18]_i_3_n_0\
    );
\reg_out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(18),
      I2 => \count_instr_reg_n_0_[18]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(50),
      O => \reg_out[18]_i_4_n_0\
    );
\reg_out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(18),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[18]\,
      O => \reg_out[18]_i_5_n_0\
    );
\reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[19]_i_2_n_0\,
      I1 => \reg_out_reg[19]_i_3_n_4\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(19),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[19]_i_4_n_0\,
      O => \reg_out[19]_i_1_n_0\
    );
\reg_out[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[16]\,
      I1 => \decoded_imm_reg_n_0_[16]\,
      O => \reg_out[19]_i_10_n_0\
    );
\reg_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[19]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[19]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[19]_i_1_n_0\,
      O => \reg_out[19]_i_2_n_0\
    );
\reg_out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(19),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[19]_i_4_n_0\
    );
\reg_out[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(19),
      I2 => \count_instr_reg_n_0_[19]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(51),
      O => \reg_out[19]_i_5_n_0\
    );
\reg_out[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(19),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[19]\,
      O => \reg_out[19]_i_6_n_0\
    );
\reg_out[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[19]\,
      I1 => \decoded_imm_reg_n_0_[19]\,
      O => \reg_out[19]_i_7_n_0\
    );
\reg_out[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[18]\,
      I1 => \decoded_imm_reg_n_0_[18]\,
      O => \reg_out[19]_i_8_n_0\
    );
\reg_out[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[17]\,
      I1 => \decoded_imm_reg_n_0_[17]\,
      O => \reg_out[19]_i_9_n_0\
    );
\reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[1]_i_2_n_0\,
      I1 => irq_pending(1),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[3]_i_3_n_6\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[1]_i_3_n_0\,
      O => \reg_out[1]_i_1_n_0\
    );
\reg_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[1]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[1]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[1]_i_1_n_0\,
      O => \reg_out[1]_i_2_n_0\
    );
\reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[1]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(1),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(17),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[1]_i_3_n_0\
    );
\reg_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(1),
      I2 => \count_instr_reg_n_0_[1]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(33),
      O => \reg_out[1]_i_4_n_0\
    );
\reg_out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[1]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(1),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[1]\,
      O => \reg_out[1]_i_5_n_0\
    );
\reg_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_rdata(1),
      I1 => mem_rdata(9),
      I2 => mem_rdata(17),
      I3 => \^pcpi_rs1\(0),
      I4 => \^pcpi_rs1\(1),
      I5 => mem_rdata(25),
      O => \reg_out[1]_i_6_n_0\
    );
\reg_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[20]_i_2_n_0\,
      I1 => \reg_out_reg[23]_i_3_n_7\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(20),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[20]_i_3_n_0\,
      O => \reg_out[20]_i_1_n_0\
    );
\reg_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[20]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[20]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[20]_i_1_n_0\,
      O => \reg_out[20]_i_2_n_0\
    );
\reg_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(20),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[20]_i_3_n_0\
    );
\reg_out[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(20),
      I2 => \count_instr_reg_n_0_[20]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(52),
      O => \reg_out[20]_i_4_n_0\
    );
\reg_out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(20),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[20]\,
      O => \reg_out[20]_i_5_n_0\
    );
\reg_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[21]_i_2_n_0\,
      I1 => irq_pending(21),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[23]_i_3_n_6\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[21]_i_3_n_0\,
      O => \reg_out[21]_i_1_n_0\
    );
\reg_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[21]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[21]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[21]_i_1_n_0\,
      O => \reg_out[21]_i_2_n_0\
    );
\reg_out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(21),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[21]_i_3_n_0\
    );
\reg_out[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(21),
      I2 => \count_instr_reg_n_0_[21]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(53),
      O => \reg_out[21]_i_4_n_0\
    );
\reg_out[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[21]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(21),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[21]\,
      O => \reg_out[21]_i_5_n_0\
    );
\reg_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[22]_i_2_n_0\,
      I1 => irq_pending(22),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[23]_i_3_n_5\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[22]_i_3_n_0\,
      O => \reg_out[22]_i_1_n_0\
    );
\reg_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[22]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[22]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[22]_i_1_n_0\,
      O => \reg_out[22]_i_2_n_0\
    );
\reg_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(22),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[22]_i_3_n_0\
    );
\reg_out[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(22),
      I2 => \count_instr_reg_n_0_[22]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(54),
      O => \reg_out[22]_i_4_n_0\
    );
\reg_out[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[22]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[22]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(22),
      O => \reg_out[22]_i_5_n_0\
    );
\reg_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[23]_i_2_n_0\,
      I1 => irq_pending(23),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[23]_i_3_n_4\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[23]_i_4_n_0\,
      O => \reg_out[23]_i_1_n_0\
    );
\reg_out[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[20]\,
      I1 => \decoded_imm_reg_n_0_[20]\,
      O => \reg_out[23]_i_10_n_0\
    );
\reg_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[23]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[23]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[23]_i_1_n_0\,
      O => \reg_out[23]_i_2_n_0\
    );
\reg_out[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(23),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[23]_i_4_n_0\
    );
\reg_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(23),
      I2 => \count_instr_reg_n_0_[23]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(55),
      O => \reg_out[23]_i_5_n_0\
    );
\reg_out[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(23),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[23]\,
      O => \reg_out[23]_i_6_n_0\
    );
\reg_out[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[23]\,
      I1 => \decoded_imm_reg_n_0_[23]\,
      O => \reg_out[23]_i_7_n_0\
    );
\reg_out[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[22]\,
      I1 => \decoded_imm_reg_n_0_[22]\,
      O => \reg_out[23]_i_8_n_0\
    );
\reg_out[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[21]\,
      I1 => \decoded_imm_reg_n_0_[21]\,
      O => \reg_out[23]_i_9_n_0\
    );
\reg_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[24]_i_2_n_0\,
      I1 => irq_pending(24),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[27]_i_3_n_7\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[24]_i_3_n_0\,
      O => \reg_out[24]_i_1_n_0\
    );
\reg_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[24]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[24]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[24]_i_1_n_0\,
      O => \reg_out[24]_i_2_n_0\
    );
\reg_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(24),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[24]_i_3_n_0\
    );
\reg_out[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(24),
      I2 => \count_instr_reg_n_0_[24]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(56),
      O => \reg_out[24]_i_4_n_0\
    );
\reg_out[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[24]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[24]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(24),
      O => \reg_out[24]_i_5_n_0\
    );
\reg_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[25]_i_2_n_0\,
      I1 => irq_pending(25),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[27]_i_3_n_6\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[25]_i_3_n_0\,
      O => \reg_out[25]_i_1_n_0\
    );
\reg_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[25]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[25]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[25]_i_1_n_0\,
      O => \reg_out[25]_i_2_n_0\
    );
\reg_out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(25),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[25]_i_3_n_0\
    );
\reg_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(25),
      I2 => \count_instr_reg_n_0_[25]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(57),
      O => \reg_out[25]_i_4_n_0\
    );
\reg_out[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[25]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[25]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(25),
      O => \reg_out[25]_i_5_n_0\
    );
\reg_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[26]_i_2_n_0\,
      I1 => \reg_out_reg[27]_i_3_n_5\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(26),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[26]_i_3_n_0\,
      O => \reg_out[26]_i_1_n_0\
    );
\reg_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[26]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[26]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[26]_i_1_n_0\,
      O => \reg_out[26]_i_2_n_0\
    );
\reg_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(26),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[26]_i_3_n_0\
    );
\reg_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(26),
      I2 => \count_instr_reg_n_0_[26]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(58),
      O => \reg_out[26]_i_4_n_0\
    );
\reg_out[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(26),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[26]\,
      O => \reg_out[26]_i_5_n_0\
    );
\reg_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[27]_i_2_n_0\,
      I1 => \reg_out_reg[27]_i_3_n_4\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(27),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[27]_i_4_n_0\,
      O => \reg_out[27]_i_1_n_0\
    );
\reg_out[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[24]\,
      I1 => \decoded_imm_reg_n_0_[24]\,
      O => \reg_out[27]_i_10_n_0\
    );
\reg_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[27]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[27]_i_1_n_0\,
      O => \reg_out[27]_i_2_n_0\
    );
\reg_out[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(27),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[27]_i_4_n_0\
    );
\reg_out[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(27),
      I2 => \count_instr_reg_n_0_[27]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(59),
      O => \reg_out[27]_i_5_n_0\
    );
\reg_out[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[27]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(27),
      O => \reg_out[27]_i_6_n_0\
    );
\reg_out[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[27]\,
      I1 => \decoded_imm_reg_n_0_[27]\,
      O => \reg_out[27]_i_7_n_0\
    );
\reg_out[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[26]\,
      I1 => \decoded_imm_reg_n_0_[26]\,
      O => \reg_out[27]_i_8_n_0\
    );
\reg_out[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[25]\,
      I1 => \decoded_imm_reg_n_0_[25]\,
      O => \reg_out[27]_i_9_n_0\
    );
\reg_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[28]_i_2_n_0\,
      I1 => irq_pending(28),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[31]_i_3_n_7\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[28]_i_3_n_0\,
      O => \reg_out[28]_i_1_n_0\
    );
\reg_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[28]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[28]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[28]_i_1_n_0\,
      O => \reg_out[28]_i_2_n_0\
    );
\reg_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(28),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[28]_i_3_n_0\
    );
\reg_out[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(28),
      I2 => \count_instr_reg_n_0_[28]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(60),
      O => \reg_out[28]_i_4_n_0\
    );
\reg_out[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(28),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[28]\,
      O => \reg_out[28]_i_5_n_0\
    );
\reg_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[29]_i_2_n_0\,
      I1 => \reg_out_reg[31]_i_3_n_6\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(29),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[29]_i_3_n_0\,
      O => \reg_out[29]_i_1_n_0\
    );
\reg_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[29]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[29]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[29]_i_1_n_0\,
      O => \reg_out[29]_i_2_n_0\
    );
\reg_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(29),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[29]_i_3_n_0\
    );
\reg_out[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(29),
      I2 => \count_instr_reg_n_0_[29]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(61),
      O => \reg_out[29]_i_4_n_0\
    );
\reg_out[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[29]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[29]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(29),
      O => \reg_out[29]_i_5_n_0\
    );
\reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[2]_i_2_n_0\,
      I1 => irq_pending(2),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[3]_i_3_n_5\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[2]_i_3_n_0\,
      O => \reg_out[2]_i_1_n_0\
    );
\reg_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[2]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[2]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[2]_i_1_n_0\,
      O => \reg_out[2]_i_2_n_0\
    );
\reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[2]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(2),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(18),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[2]_i_3_n_0\
    );
\reg_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(2),
      I2 => \count_instr_reg_n_0_[2]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(34),
      O => \reg_out[2]_i_4_n_0\
    );
\reg_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[2]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(2),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[2]\,
      O => \reg_out[2]_i_5_n_0\
    );
\reg_out[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFA0CFAFC0A0C0A"
    )
        port map (
      I0 => mem_rdata(2),
      I1 => mem_rdata(10),
      I2 => \^pcpi_rs1\(1),
      I3 => \^pcpi_rs1\(0),
      I4 => mem_rdata(26),
      I5 => mem_rdata(18),
      O => \reg_out[2]_i_6_n_0\
    );
\reg_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[30]_i_2_n_0\,
      I1 => irq_pending(30),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[31]_i_3_n_5\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[30]_i_3_n_0\,
      O => \reg_out[30]_i_1_n_0\
    );
\reg_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[30]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[30]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[30]_i_1_n_0\,
      O => \reg_out[30]_i_2_n_0\
    );
\reg_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(30),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[30]_i_3_n_0\
    );
\reg_out[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(30),
      I2 => \count_instr_reg_n_0_[30]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(62),
      O => \reg_out[30]_i_4_n_0\
    );
\reg_out[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[30]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[30]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(30),
      O => \reg_out[30]_i_5_n_0\
    );
\reg_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_2_n_0\,
      I1 => irq_pending(31),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[31]_i_3_n_4\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[31]_i_4_n_0\,
      O => \reg_out[31]_i_1_n_0\
    );
\reg_out[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[28]\,
      I1 => \decoded_imm_reg_n_0_[28]\,
      O => \reg_out[31]_i_10_n_0\
    );
\reg_out[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555015155555555"
    )
        port map (
      I0 => \reg_out[15]_i_11_n_0\,
      I1 => mem_rdata(15),
      I2 => \reg_out[14]_i_7_n_0\,
      I3 => mem_rdata(31),
      I4 => \mem_wordsize_reg_n_0_[1]\,
      I5 => latched_is_lh_reg_n_0,
      O => \reg_out[31]_i_11_n_0\
    );
\reg_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[31]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[31]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[31]_i_2_n_0\,
      O => \reg_out[31]_i_2_n_0\
    );
\reg_out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_rdata(31),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => latched_is_lu_reg_n_0,
      I5 => \reg_out[31]_i_11_n_0\,
      O => \reg_out[31]_i_4_n_0\
    );
\reg_out[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(31),
      I2 => \count_instr_reg_n_0_[31]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(63),
      O => \reg_out[31]_i_5_n_0\
    );
\reg_out[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[31]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(31),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[31]\,
      O => \reg_out[31]_i_6_n_0\
    );
\reg_out[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \decoded_imm_reg_n_0_[31]\,
      I1 => \reg_pc_reg_n_0_[31]\,
      O => \reg_out[31]_i_7_n_0\
    );
\reg_out[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[30]\,
      I1 => \decoded_imm_reg_n_0_[30]\,
      O => \reg_out[31]_i_8_n_0\
    );
\reg_out[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[29]\,
      I1 => \decoded_imm_reg_n_0_[29]\,
      O => \reg_out[31]_i_9_n_0\
    );
\reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[3]_i_2_n_0\,
      I1 => irq_pending(3),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[3]_i_3_n_4\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[3]_i_4_n_0\,
      O => \reg_out[3]_i_1_n_0\
    );
\reg_out[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[0]\,
      I1 => \decoded_imm_reg_n_0_[0]\,
      O => \reg_out[3]_i_10_n_0\
    );
\reg_out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => mem_rdata(3),
      I1 => mem_rdata(11),
      I2 => \^pcpi_rs1\(0),
      I3 => \^pcpi_rs1\(1),
      I4 => mem_rdata(19),
      I5 => mem_rdata(27),
      O => \reg_out[3]_i_11_n_0\
    );
\reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[3]_i_5_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[3]_i_6_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[3]_i_1_n_0\,
      O => \reg_out[3]_i_2_n_0\
    );
\reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[3]_i_11_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(3),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(19),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[3]_i_4_n_0\
    );
\reg_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(3),
      I2 => \count_instr_reg_n_0_[3]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(35),
      O => \reg_out[3]_i_5_n_0\
    );
\reg_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[3]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(3),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[3]\,
      O => \reg_out[3]_i_6_n_0\
    );
\reg_out[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[3]\,
      I1 => \decoded_imm_reg_n_0_[3]\,
      O => \reg_out[3]_i_7_n_0\
    );
\reg_out[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => \decoded_imm_reg_n_0_[2]\,
      O => \reg_out[3]_i_8_n_0\
    );
\reg_out[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => \decoded_imm_reg_n_0_[1]\,
      O => \reg_out[3]_i_9_n_0\
    );
\reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[4]_i_2_n_0\,
      I1 => irq_pending(4),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[7]_i_3_n_7\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[4]_i_3_n_0\,
      O => \reg_out[4]_i_1_n_0\
    );
\reg_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[4]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[4]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[4]_i_1_n_0\,
      O => \reg_out[4]_i_2_n_0\
    );
\reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[4]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(4),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(20),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[4]_i_3_n_0\
    );
\reg_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(4),
      I2 => \count_instr_reg_n_0_[4]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(36),
      O => \reg_out[4]_i_4_n_0\
    );
\reg_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[4]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[4]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(4),
      O => \reg_out[4]_i_5_n_0\
    );
\reg_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => mem_rdata(4),
      I1 => mem_rdata(12),
      I2 => \^pcpi_rs1\(0),
      I3 => \^pcpi_rs1\(1),
      I4 => mem_rdata(20),
      I5 => mem_rdata(28),
      O => \reg_out[4]_i_6_n_0\
    );
\reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[5]_i_2_n_0\,
      I1 => \reg_out_reg[7]_i_3_n_6\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(5),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[5]_i_3_n_0\,
      O => \reg_out[5]_i_1_n_0\
    );
\reg_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[5]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[5]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[5]_i_1_n_0\,
      O => \reg_out[5]_i_2_n_0\
    );
\reg_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[5]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(5),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(21),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[5]_i_3_n_0\
    );
\reg_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(5),
      I2 => \count_instr_reg_n_0_[5]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(37),
      O => \reg_out[5]_i_4_n_0\
    );
\reg_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[5]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[5]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(5),
      O => \reg_out[5]_i_5_n_0\
    );
\reg_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_rdata(5),
      I1 => mem_rdata(13),
      I2 => mem_rdata(21),
      I3 => \^pcpi_rs1\(0),
      I4 => \^pcpi_rs1\(1),
      I5 => mem_rdata(29),
      O => \reg_out[5]_i_6_n_0\
    );
\reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[6]_i_2_n_0\,
      I1 => \reg_out_reg[7]_i_3_n_5\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(6),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[6]_i_3_n_0\,
      O => \reg_out[6]_i_1_n_0\
    );
\reg_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[6]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[6]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[6]_i_1_n_0\,
      O => \reg_out[6]_i_2_n_0\
    );
\reg_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(6),
      I3 => \reg_out[14]_i_7_n_0\,
      I4 => mem_rdata(22),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[6]_i_3_n_0\
    );
\reg_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(6),
      I2 => \count_instr_reg_n_0_[6]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(38),
      O => \reg_out[6]_i_4_n_0\
    );
\reg_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[6]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[6]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(6),
      O => \reg_out[6]_i_5_n_0\
    );
\reg_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_rdata(6),
      I1 => mem_rdata(14),
      I2 => mem_rdata(22),
      I3 => \^pcpi_rs1\(0),
      I4 => \^pcpi_rs1\(1),
      I5 => mem_rdata(30),
      O => \reg_out[6]_i_6_n_0\
    );
\reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAFFFF"
    )
        port map (
      I0 => \reg_out[7]_i_2_n_0\,
      I1 => \reg_out_reg[7]_i_3_n_4\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => \reg_out[7]_i_4_n_0\,
      I4 => \reg_out[7]_i_5_n_0\,
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[7]_i_1_n_0\
    );
\reg_out[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[6]\,
      I1 => \decoded_imm_reg_n_0_[6]\,
      O => \reg_out[7]_i_10_n_0\
    );
\reg_out[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[5]\,
      I1 => \decoded_imm_reg_n_0_[5]\,
      O => \reg_out[7]_i_11_n_0\
    );
\reg_out[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[4]\,
      I1 => \decoded_imm_reg_n_0_[4]\,
      O => \reg_out[7]_i_12_n_0\
    );
\reg_out[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => mem_rdata(23),
      I1 => mem_rdata(31),
      I2 => mem_rdata(7),
      I3 => \^pcpi_rs1\(1),
      I4 => \^pcpi_rs1\(0),
      I5 => mem_rdata(15),
      O => \reg_out[7]_i_13_n_0\
    );
\reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[7]_i_7_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[7]_i_8_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[7]_i_1_n_0\,
      O => \reg_out[7]_i_2_n_0\
    );
\reg_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[6]\,
      I1 => irq_pending(7),
      O => \reg_out[7]_i_4_n_0\
    );
\reg_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8888888BBBBBBB"
    )
        port map (
      I0 => \reg_out[7]_i_13_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_rdata(23),
      I3 => \^pcpi_rs1\(1),
      I4 => \mem_wordsize_reg_n_0_[0]\,
      I5 => mem_rdata(7),
      O => \reg_out[7]_i_5_n_0\
    );
\reg_out[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => latched_is_lb_reg_n_0,
      I1 => latched_is_lu_reg_n_0,
      I2 => latched_is_lh_reg_n_0,
      I3 => \cpu_state_reg_n_0_[0]\,
      O => \reg_out[7]_i_6_n_0\
    );
\reg_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(7),
      I2 => \count_instr_reg_n_0_[7]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(39),
      O => \reg_out[7]_i_7_n_0\
    );
\reg_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[7]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(7),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[7]\,
      O => \reg_out[7]_i_8_n_0\
    );
\reg_out[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[7]\,
      I1 => \decoded_imm_reg_n_0_[7]\,
      O => \reg_out[7]_i_9_n_0\
    );
\reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[8]_i_2_n_0\,
      I1 => irq_pending(8),
      I2 => \cpu_state_reg_n_0_[6]\,
      I3 => \reg_out_reg[11]_i_3_n_7\,
      I4 => \cpu_state_reg_n_0_[3]\,
      I5 => \reg_out[8]_i_3_n_0\,
      O => \reg_out[8]_i_1_n_0\
    );
\reg_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[8]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[8]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[8]_i_1_n_0\,
      O => \reg_out[8]_i_2_n_0\
    );
\reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => mem_rdata(8),
      I3 => \reg_out[14]_i_6_n_0\,
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(24),
      O => \reg_out[8]_i_3_n_0\
    );
\reg_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(8),
      I2 => \count_instr_reg_n_0_[8]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(40),
      O => \reg_out[8]_i_4_n_0\
    );
\reg_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[8]\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[8]\,
      I4 => instr_rdcycle,
      I5 => count_cycle_reg(8),
      O => \reg_out[8]_i_5_n_0\
    );
\reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[9]_i_2_n_0\,
      I1 => \reg_out_reg[11]_i_3_n_6\,
      I2 => \cpu_state_reg_n_0_[3]\,
      I3 => irq_pending(9),
      I4 => \cpu_state_reg_n_0_[6]\,
      I5 => \reg_out[9]_i_3_n_0\,
      O => \reg_out[9]_i_1_n_0\
    );
\reg_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAA02AA02"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => \reg_out[9]_i_4_n_0\,
      I2 => instr_rdcycle,
      I3 => \reg_out[9]_i_5_n_0\,
      I4 => \cached_ascii_instr[50]_i_3_n_0\,
      I5 => \irq_mask[9]_i_1_n_0\,
      O => \reg_out[9]_i_2_n_0\
    );
\reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_11_n_0\,
      I2 => mem_rdata(9),
      I3 => \reg_out[14]_i_6_n_0\,
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => mem_rdata(25),
      O => \reg_out[9]_i_3_n_0\
    );
\reg_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => data3(9),
      I2 => \count_instr_reg_n_0_[9]\,
      I3 => instr_rdinstr,
      I4 => instr_rdcycleh,
      I5 => count_cycle_reg(41),
      O => \reg_out[9]_i_4_n_0\
    );
\reg_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \timer_reg_n_0_[9]\,
      I1 => instr_timer,
      I2 => instr_rdcycle,
      I3 => count_cycle_reg(9),
      I4 => instr_maskirq,
      I5 => \irq_mask_reg_n_0_[9]\,
      O => \reg_out[9]_i_5_n_0\
    );
\reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[0]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[10]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[10]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[11]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[11]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[7]_i_3_n_0\,
      CO(3) => \reg_out_reg[11]_i_3_n_0\,
      CO(2) => \reg_out_reg[11]_i_3_n_1\,
      CO(1) => \reg_out_reg[11]_i_3_n_2\,
      CO(0) => \reg_out_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[11]\,
      DI(2) => \reg_pc_reg_n_0_[10]\,
      DI(1) => \reg_pc_reg_n_0_[9]\,
      DI(0) => \reg_pc_reg_n_0_[8]\,
      O(3) => \reg_out_reg[11]_i_3_n_4\,
      O(2) => \reg_out_reg[11]_i_3_n_5\,
      O(1) => \reg_out_reg[11]_i_3_n_6\,
      O(0) => \reg_out_reg[11]_i_3_n_7\,
      S(3) => \reg_out[11]_i_7_n_0\,
      S(2) => \reg_out[11]_i_8_n_0\,
      S(1) => \reg_out[11]_i_9_n_0\,
      S(0) => \reg_out[11]_i_10_n_0\
    );
\reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[12]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[12]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[13]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[13]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[14]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[14]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[15]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[15]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[11]_i_3_n_0\,
      CO(3) => \reg_out_reg[15]_i_3_n_0\,
      CO(2) => \reg_out_reg[15]_i_3_n_1\,
      CO(1) => \reg_out_reg[15]_i_3_n_2\,
      CO(0) => \reg_out_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[15]\,
      DI(2) => \reg_pc_reg_n_0_[14]\,
      DI(1) => \reg_pc_reg_n_0_[13]\,
      DI(0) => \reg_pc_reg_n_0_[12]\,
      O(3) => \reg_out_reg[15]_i_3_n_4\,
      O(2) => \reg_out_reg[15]_i_3_n_5\,
      O(1) => \reg_out_reg[15]_i_3_n_6\,
      O(0) => \reg_out_reg[15]_i_3_n_7\,
      S(3) => \reg_out[15]_i_7_n_0\,
      S(2) => \reg_out[15]_i_8_n_0\,
      S(1) => \reg_out[15]_i_9_n_0\,
      S(0) => \reg_out[15]_i_10_n_0\
    );
\reg_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[16]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[16]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[17]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[17]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[18]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[18]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[19]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[19]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[15]_i_3_n_0\,
      CO(3) => \reg_out_reg[19]_i_3_n_0\,
      CO(2) => \reg_out_reg[19]_i_3_n_1\,
      CO(1) => \reg_out_reg[19]_i_3_n_2\,
      CO(0) => \reg_out_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[19]\,
      DI(2) => \reg_pc_reg_n_0_[18]\,
      DI(1) => \reg_pc_reg_n_0_[17]\,
      DI(0) => \reg_pc_reg_n_0_[16]\,
      O(3) => \reg_out_reg[19]_i_3_n_4\,
      O(2) => \reg_out_reg[19]_i_3_n_5\,
      O(1) => \reg_out_reg[19]_i_3_n_6\,
      O(0) => \reg_out_reg[19]_i_3_n_7\,
      S(3) => \reg_out[19]_i_7_n_0\,
      S(2) => \reg_out[19]_i_8_n_0\,
      S(1) => \reg_out[19]_i_9_n_0\,
      S(0) => \reg_out[19]_i_10_n_0\
    );
\reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[1]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[20]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[20]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[21]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[21]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[22]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[22]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[23]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[23]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[19]_i_3_n_0\,
      CO(3) => \reg_out_reg[23]_i_3_n_0\,
      CO(2) => \reg_out_reg[23]_i_3_n_1\,
      CO(1) => \reg_out_reg[23]_i_3_n_2\,
      CO(0) => \reg_out_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[23]\,
      DI(2) => \reg_pc_reg_n_0_[22]\,
      DI(1) => \reg_pc_reg_n_0_[21]\,
      DI(0) => \reg_pc_reg_n_0_[20]\,
      O(3) => \reg_out_reg[23]_i_3_n_4\,
      O(2) => \reg_out_reg[23]_i_3_n_5\,
      O(1) => \reg_out_reg[23]_i_3_n_6\,
      O(0) => \reg_out_reg[23]_i_3_n_7\,
      S(3) => \reg_out[23]_i_7_n_0\,
      S(2) => \reg_out[23]_i_8_n_0\,
      S(1) => \reg_out[23]_i_9_n_0\,
      S(0) => \reg_out[23]_i_10_n_0\
    );
\reg_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[24]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[24]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[25]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[25]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[26]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[26]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[27]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[27]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[23]_i_3_n_0\,
      CO(3) => \reg_out_reg[27]_i_3_n_0\,
      CO(2) => \reg_out_reg[27]_i_3_n_1\,
      CO(1) => \reg_out_reg[27]_i_3_n_2\,
      CO(0) => \reg_out_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[27]\,
      DI(2) => \reg_pc_reg_n_0_[26]\,
      DI(1) => \reg_pc_reg_n_0_[25]\,
      DI(0) => \reg_pc_reg_n_0_[24]\,
      O(3) => \reg_out_reg[27]_i_3_n_4\,
      O(2) => \reg_out_reg[27]_i_3_n_5\,
      O(1) => \reg_out_reg[27]_i_3_n_6\,
      O(0) => \reg_out_reg[27]_i_3_n_7\,
      S(3) => \reg_out[27]_i_7_n_0\,
      S(2) => \reg_out[27]_i_8_n_0\,
      S(1) => \reg_out[27]_i_9_n_0\,
      S(0) => \reg_out[27]_i_10_n_0\
    );
\reg_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[28]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[28]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[29]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[29]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[2]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[2]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[30]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[30]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[31]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[31]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[27]_i_3_n_0\,
      CO(3) => \NLW_reg_out_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \reg_out_reg[31]_i_3_n_1\,
      CO(1) => \reg_out_reg[31]_i_3_n_2\,
      CO(0) => \reg_out_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_pc_reg_n_0_[30]\,
      DI(1) => \reg_pc_reg_n_0_[29]\,
      DI(0) => \reg_pc_reg_n_0_[28]\,
      O(3) => \reg_out_reg[31]_i_3_n_4\,
      O(2) => \reg_out_reg[31]_i_3_n_5\,
      O(1) => \reg_out_reg[31]_i_3_n_6\,
      O(0) => \reg_out_reg[31]_i_3_n_7\,
      S(3) => \reg_out[31]_i_7_n_0\,
      S(2) => \reg_out[31]_i_8_n_0\,
      S(1) => \reg_out[31]_i_9_n_0\,
      S(0) => \reg_out[31]_i_10_n_0\
    );
\reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[3]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[3]\,
      R => clear_prefetched_high_word2
    );
\reg_out_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_out_reg[3]_i_3_n_0\,
      CO(2) => \reg_out_reg[3]_i_3_n_1\,
      CO(1) => \reg_out_reg[3]_i_3_n_2\,
      CO(0) => \reg_out_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[3]\,
      DI(2) => \reg_pc_reg_n_0_[2]\,
      DI(1) => \reg_pc_reg_n_0_[1]\,
      DI(0) => \reg_pc_reg_n_0_[0]\,
      O(3) => \reg_out_reg[3]_i_3_n_4\,
      O(2) => \reg_out_reg[3]_i_3_n_5\,
      O(1) => \reg_out_reg[3]_i_3_n_6\,
      O(0) => \reg_out_reg[3]_i_3_n_7\,
      S(3) => \reg_out[3]_i_7_n_0\,
      S(2) => \reg_out[3]_i_8_n_0\,
      S(1) => \reg_out[3]_i_9_n_0\,
      S(0) => \reg_out[3]_i_10_n_0\
    );
\reg_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[4]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[4]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[5]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[5]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[6]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[6]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[7]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[7]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[3]_i_3_n_0\,
      CO(3) => \reg_out_reg[7]_i_3_n_0\,
      CO(2) => \reg_out_reg[7]_i_3_n_1\,
      CO(1) => \reg_out_reg[7]_i_3_n_2\,
      CO(0) => \reg_out_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[7]\,
      DI(2) => \reg_pc_reg_n_0_[6]\,
      DI(1) => \reg_pc_reg_n_0_[5]\,
      DI(0) => \reg_pc_reg_n_0_[4]\,
      O(3) => \reg_out_reg[7]_i_3_n_4\,
      O(2) => \reg_out_reg[7]_i_3_n_5\,
      O(1) => \reg_out_reg[7]_i_3_n_6\,
      O(0) => \reg_out_reg[7]_i_3_n_7\,
      S(3) => \reg_out[7]_i_9_n_0\,
      S(2) => \reg_out[7]_i_10_n_0\,
      S(1) => \reg_out[7]_i_11_n_0\,
      S(0) => \reg_out[7]_i_12_n_0\
    );
\reg_out_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[8]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[8]\,
      S => clear_prefetched_high_word2
    );
\reg_out_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \reg_out[9]_i_1_n_0\,
      Q => \reg_out_reg_n_0_[9]\,
      S => clear_prefetched_high_word2
    );
\reg_pc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[0]\,
      I2 => latched_branch_reg_n_0,
      I3 => latched_store_reg_n_0,
      O => current_pc(0)
    );
\reg_pc[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[10]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[10]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(10),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(10)
    );
\reg_pc[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[11]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[11]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(11),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(11)
    );
\reg_pc[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[12]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[12]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(12),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(12)
    );
\reg_pc[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[13]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[13]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(13),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(13)
    );
\reg_pc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[14]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[14]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(14),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(14)
    );
\reg_pc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[15]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[15]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(15),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(15)
    );
\reg_pc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[16]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[16]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(16),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(16)
    );
\reg_pc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[17]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[17]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(17),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(17)
    );
\reg_pc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[18]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[18]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(18),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(18)
    );
\reg_pc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[19]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[19]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(19),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(19)
    );
\reg_pc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[1]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[1]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(1),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(1)
    );
\reg_pc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[20]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[20]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(20),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(20)
    );
\reg_pc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[21]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[21]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(21),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(21)
    );
\reg_pc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[22]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[22]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(22),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(22)
    );
\reg_pc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[23]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[23]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(23),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(23)
    );
\reg_pc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[24]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[24]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(24),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(24)
    );
\reg_pc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[25]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[25]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(25),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(25)
    );
\reg_pc[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[26]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[26]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(26),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(26)
    );
\reg_pc[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[27]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[27]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(27),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(27)
    );
\reg_pc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[28]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[28]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(28),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(28)
    );
\reg_pc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[29]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[29]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(29),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(29)
    );
\reg_pc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[2]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[2]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(2),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(2)
    );
\reg_pc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[30]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[30]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(30),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(30)
    );
\reg_pc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[31]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[31]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(31),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(31)
    );
\reg_pc[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => latched_branch_reg_n_0,
      I1 => latched_store_reg_n_0,
      O => \reg_pc[31]_i_2_n_0\
    );
\reg_pc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => latched_store_reg_n_0,
      I1 => latched_branch_reg_n_0,
      I2 => \irq_state_reg_n_0_[0]\,
      O => \reg_pc[31]_i_3_n_0\
    );
\reg_pc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[3]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[3]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(3),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(3)
    );
\reg_pc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8F0"
    )
        port map (
      I0 => \reg_pc[4]_i_2_n_0\,
      I1 => latched_branch_reg_n_0,
      I2 => \reg_next_pc_reg_n_0_[4]\,
      I3 => latched_store_reg_n_0,
      I4 => \irq_state_reg_n_0_[0]\,
      O => current_pc(4)
    );
\reg_pc[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(4),
      I1 => latched_stalu_reg_n_0,
      I2 => \reg_out_reg_n_0_[4]\,
      O => \reg_pc[4]_i_2_n_0\
    );
\reg_pc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[5]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[5]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(5),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(5)
    );
\reg_pc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[6]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[6]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(6),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(6)
    );
\reg_pc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[7]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[7]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(7),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(7)
    );
\reg_pc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[8]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[8]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(8),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(8)
    );
\reg_pc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[9]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \reg_out_reg_n_0_[9]\,
      I3 => latched_stalu_reg_n_0,
      I4 => alu_out_q(9),
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(9)
    );
\reg_pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(0),
      Q => \reg_pc_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(10),
      Q => \reg_pc_reg_n_0_[10]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(11),
      Q => \reg_pc_reg_n_0_[11]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(12),
      Q => \reg_pc_reg_n_0_[12]\,
      S => clear_prefetched_high_word2
    );
\reg_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(13),
      Q => \reg_pc_reg_n_0_[13]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(14),
      Q => \reg_pc_reg_n_0_[14]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(15),
      Q => \reg_pc_reg_n_0_[15]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(16),
      Q => \reg_pc_reg_n_0_[16]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(17),
      Q => \reg_pc_reg_n_0_[17]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(18),
      Q => \reg_pc_reg_n_0_[18]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(19),
      Q => \reg_pc_reg_n_0_[19]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(1),
      Q => \reg_pc_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(20),
      Q => \reg_pc_reg_n_0_[20]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(21),
      Q => \reg_pc_reg_n_0_[21]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(22),
      Q => \reg_pc_reg_n_0_[22]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(23),
      Q => \reg_pc_reg_n_0_[23]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(24),
      Q => \reg_pc_reg_n_0_[24]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(25),
      Q => \reg_pc_reg_n_0_[25]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(26),
      Q => \reg_pc_reg_n_0_[26]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(27),
      Q => \reg_pc_reg_n_0_[27]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(28),
      Q => \reg_pc_reg_n_0_[28]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(29),
      Q => \reg_pc_reg_n_0_[29]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(2),
      Q => \reg_pc_reg_n_0_[2]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(30),
      Q => \reg_pc_reg_n_0_[30]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(31),
      Q => \reg_pc_reg_n_0_[31]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(3),
      Q => \reg_pc_reg_n_0_[3]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(4),
      Q => \reg_pc_reg_n_0_[4]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(5),
      Q => \reg_pc_reg_n_0_[5]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(6),
      Q => \reg_pc_reg_n_0_[6]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(7),
      Q => \reg_pc_reg_n_0_[7]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(8),
      Q => \reg_pc_reg_n_0_[8]\,
      R => clear_prefetched_high_word2
    );
\reg_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cpu_state_reg_n_0_[6]\,
      D => current_pc(9),
      Q => \reg_pc_reg_n_0_[9]\,
      R => clear_prefetched_high_word2
    );
\timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3331111"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg_n_0_[0]\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[0]_i_1_n_0\,
      O => \timer[0]_i_1_n_0\
    );
\timer[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[12]_i_2_n_6\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[10]_i_1_n_0\,
      O => \timer[10]_i_1_n_0\
    );
\timer[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[12]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[11]_i_1_n_0\,
      O => \timer[11]_i_1_n_0\
    );
\timer[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[12]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[12]_i_1_n_0\,
      O => \timer[12]_i_1_n_0\
    );
\timer[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[12]\,
      O => \timer[12]_i_3_n_0\
    );
\timer[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      O => \timer[12]_i_4_n_0\
    );
\timer[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[10]\,
      O => \timer[12]_i_5_n_0\
    );
\timer[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[9]\,
      O => \timer[12]_i_6_n_0\
    );
\timer[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[16]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[13]_i_1_n_0\,
      O => \timer[13]_i_1_n_0\
    );
\timer[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[16]_i_2_n_6\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[14]_i_1_n_0\,
      O => \timer[14]_i_1_n_0\
    );
\timer[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[16]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[15]_i_1_n_0\,
      O => \timer[15]_i_1_n_0\
    );
\timer[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[16]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[16]_i_1_n_0\,
      O => \timer[16]_i_1_n_0\
    );
\timer[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[16]\,
      O => \timer[16]_i_3_n_0\
    );
\timer[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[15]\,
      O => \timer[16]_i_4_n_0\
    );
\timer[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[14]\,
      O => \timer[16]_i_5_n_0\
    );
\timer[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[13]\,
      O => \timer[16]_i_6_n_0\
    );
\timer[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[20]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[17]_i_1_n_0\,
      O => \timer[17]_i_1_n_0\
    );
\timer[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[20]_i_2_n_6\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[18]_i_1_n_0\,
      O => \timer[18]_i_1_n_0\
    );
\timer[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[20]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[19]_i_1_n_0\,
      O => \timer[19]_i_1_n_0\
    );
\timer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[4]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[1]_i_1_n_0\,
      O => \timer[1]_i_1_n_0\
    );
\timer[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[20]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[20]_i_1_n_0\,
      O => \timer[20]_i_1_n_0\
    );
\timer[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      O => \timer[20]_i_3_n_0\
    );
\timer[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      O => \timer[20]_i_4_n_0\
    );
\timer[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      O => \timer[20]_i_5_n_0\
    );
\timer[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      O => \timer[20]_i_6_n_0\
    );
\timer[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[24]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[21]_i_1_n_0\,
      O => \timer[21]_i_1_n_0\
    );
\timer[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[24]_i_2_n_6\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[22]_i_1_n_0\,
      O => \timer[22]_i_1_n_0\
    );
\timer[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[24]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[23]_i_1_n_0\,
      O => \timer[23]_i_1_n_0\
    );
\timer[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[24]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[24]_i_1_n_0\,
      O => \timer[24]_i_1_n_0\
    );
\timer[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[24]\,
      O => \timer[24]_i_3_n_0\
    );
\timer[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      O => \timer[24]_i_4_n_0\
    );
\timer[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[22]\,
      O => \timer[24]_i_5_n_0\
    );
\timer[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[21]\,
      O => \timer[24]_i_6_n_0\
    );
\timer[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[28]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[25]_i_1_n_0\,
      O => \timer[25]_i_1_n_0\
    );
\timer[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[28]_i_2_n_6\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[26]_i_1_n_0\,
      O => \timer[26]_i_1_n_0\
    );
\timer[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[28]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[27]_i_1_n_0\,
      O => \timer[27]_i_1_n_0\
    );
\timer[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[28]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[28]_i_1_n_0\,
      O => \timer[28]_i_1_n_0\
    );
\timer[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      O => \timer[28]_i_3_n_0\
    );
\timer[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      O => \timer[28]_i_4_n_0\
    );
\timer[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      O => \timer[28]_i_5_n_0\
    );
\timer[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[25]\,
      O => \timer[28]_i_6_n_0\
    );
\timer[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[31]_i_7_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[29]_i_1_n_0\,
      O => \timer[29]_i_1_n_0\
    );
\timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[4]_i_2_n_6\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[2]_i_1_n_0\,
      O => \timer[2]_i_1_n_0\
    );
\timer[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F800F0"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => instr_timer,
      I2 => \timer_reg[31]_i_7_n_6\,
      I3 => \timer[31]_i_6_n_0\,
      I4 => \irq_mask[30]_i_1_n_0\,
      O => \timer[30]_i_1_n_0\
    );
\timer[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDDD"
    )
        port map (
      I0 => \timer[31]_i_3_n_0\,
      I1 => \timer[31]_i_4_n_0\,
      I2 => \cpu_state_reg[5]_rep_n_0\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[0]\,
      I5 => \timer[31]_i_5_n_0\,
      O => timer
    );
\timer[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      I1 => \timer_reg_n_0_[27]\,
      I2 => \timer_reg_n_0_[22]\,
      I3 => \timer_reg_n_0_[30]\,
      O => \timer[31]_i_10_n_0\
    );
\timer[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[14]\,
      I1 => \timer_reg_n_0_[15]\,
      I2 => \timer_reg_n_0_[12]\,
      I3 => \timer_reg_n_0_[13]\,
      O => \timer[31]_i_11_n_0\
    );
\timer[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => instr_timer,
      O => \timer[31]_i_12_n_0\
    );
\timer[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[31]\,
      O => \timer[31]_i_13_n_0\
    );
\timer[31]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[30]\,
      O => \timer[31]_i_14_n_0\
    );
\timer[31]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[29]\,
      O => \timer[31]_i_15_n_0\
    );
\timer[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[31]_i_7_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[31]_i_2_n_0\,
      O => \timer[31]_i_2_n_0\
    );
\timer[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \timer[31]_i_8_n_0\,
      I1 => \timer[31]_i_9_n_0\,
      I2 => \timer[31]_i_10_n_0\,
      I3 => \timer_reg_n_0_[19]\,
      I4 => \timer_reg_n_0_[16]\,
      I5 => \timer_reg_n_0_[21]\,
      O => \timer[31]_i_3_n_0\
    );
\timer[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[9]\,
      I1 => \timer_reg_n_0_[8]\,
      I2 => \timer_reg_n_0_[11]\,
      I3 => \timer_reg_n_0_[10]\,
      I4 => \timer[31]_i_11_n_0\,
      O => \timer[31]_i_4_n_0\
    );
\timer[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[5]\,
      I1 => \timer_reg_n_0_[4]\,
      I2 => \timer_reg_n_0_[7]\,
      I3 => \timer_reg_n_0_[6]\,
      I4 => \timer_reg_n_0_[2]\,
      I5 => \timer_reg_n_0_[3]\,
      O => \timer[31]_i_5_n_0\
    );
\timer[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \cpu_state[1]_i_3_n_0\,
      I1 => \timer[31]_i_12_n_0\,
      I2 => \cached_ascii_instr[54]_i_2_n_0\,
      I3 => instr_retirq,
      I4 => instr_maskirq,
      I5 => \dbg_rs1val[31]_i_2_n_0\,
      O => \timer[31]_i_6_n_0\
    );
\timer[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      I1 => \timer_reg_n_0_[29]\,
      I2 => \timer_reg_n_0_[31]\,
      I3 => \timer_reg_n_0_[24]\,
      I4 => \timer_reg_n_0_[1]\,
      I5 => \timer_reg_n_0_[25]\,
      O => \timer[31]_i_8_n_0\
    );
\timer[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      I1 => \timer_reg_n_0_[20]\,
      I2 => \timer_reg_n_0_[18]\,
      I3 => \timer_reg_n_0_[23]\,
      O => \timer[31]_i_9_n_0\
    );
\timer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[4]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[3]_i_1_n_0\,
      O => \timer[3]_i_1_n_0\
    );
\timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[4]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[4]_i_1_n_0\,
      O => \timer[4]_i_1_n_0\
    );
\timer[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[4]\,
      O => \timer[4]_i_3_n_0\
    );
\timer[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[3]\,
      O => \timer[4]_i_4_n_0\
    );
\timer[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[2]\,
      O => \timer[4]_i_5_n_0\
    );
\timer[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[1]\,
      O => \timer[4]_i_6_n_0\
    );
\timer[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[8]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[5]_i_1_n_0\,
      O => \timer[5]_i_1_n_0\
    );
\timer[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F800F0"
    )
        port map (
      I0 => \cpu_state_reg[5]_rep_n_0\,
      I1 => instr_timer,
      I2 => \timer_reg[8]_i_2_n_6\,
      I3 => \timer[31]_i_6_n_0\,
      I4 => \irq_mask[6]_i_1_n_0\,
      O => \timer[6]_i_1_n_0\
    );
\timer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[8]_i_2_n_5\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[7]_i_1_n_0\,
      O => \timer[7]_i_1_n_0\
    );
\timer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[8]_i_2_n_4\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[8]_i_1_n_0\,
      O => \timer[8]_i_1_n_0\
    );
\timer[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[8]\,
      O => \timer[8]_i_3_n_0\
    );
\timer[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[7]\,
      O => \timer[8]_i_4_n_0\
    );
\timer[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[6]\,
      O => \timer[8]_i_5_n_0\
    );
\timer[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[5]\,
      O => \timer[8]_i_6_n_0\
    );
\timer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4444"
    )
        port map (
      I0 => \timer[31]_i_6_n_0\,
      I1 => \timer_reg[12]_i_2_n_7\,
      I2 => instr_timer,
      I3 => \cpu_state_reg[5]_rep_n_0\,
      I4 => \irq_mask[9]_i_1_n_0\,
      O => \timer[9]_i_1_n_0\
    );
\timer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[0]_i_1_n_0\,
      Q => \timer_reg_n_0_[0]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[10]_i_1_n_0\,
      Q => \timer_reg_n_0_[10]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[11]_i_1_n_0\,
      Q => \timer_reg_n_0_[11]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[12]_i_1_n_0\,
      Q => \timer_reg_n_0_[12]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[8]_i_2_n_0\,
      CO(3) => \timer_reg[12]_i_2_n_0\,
      CO(2) => \timer_reg[12]_i_2_n_1\,
      CO(1) => \timer_reg[12]_i_2_n_2\,
      CO(0) => \timer_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[12]\,
      DI(2) => \timer_reg_n_0_[11]\,
      DI(1) => \timer_reg_n_0_[10]\,
      DI(0) => \timer_reg_n_0_[9]\,
      O(3) => \timer_reg[12]_i_2_n_4\,
      O(2) => \timer_reg[12]_i_2_n_5\,
      O(1) => \timer_reg[12]_i_2_n_6\,
      O(0) => \timer_reg[12]_i_2_n_7\,
      S(3) => \timer[12]_i_3_n_0\,
      S(2) => \timer[12]_i_4_n_0\,
      S(1) => \timer[12]_i_5_n_0\,
      S(0) => \timer[12]_i_6_n_0\
    );
\timer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[13]_i_1_n_0\,
      Q => \timer_reg_n_0_[13]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[14]_i_1_n_0\,
      Q => \timer_reg_n_0_[14]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[15]_i_1_n_0\,
      Q => \timer_reg_n_0_[15]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[16]_i_1_n_0\,
      Q => \timer_reg_n_0_[16]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[12]_i_2_n_0\,
      CO(3) => \timer_reg[16]_i_2_n_0\,
      CO(2) => \timer_reg[16]_i_2_n_1\,
      CO(1) => \timer_reg[16]_i_2_n_2\,
      CO(0) => \timer_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[16]\,
      DI(2) => \timer_reg_n_0_[15]\,
      DI(1) => \timer_reg_n_0_[14]\,
      DI(0) => \timer_reg_n_0_[13]\,
      O(3) => \timer_reg[16]_i_2_n_4\,
      O(2) => \timer_reg[16]_i_2_n_5\,
      O(1) => \timer_reg[16]_i_2_n_6\,
      O(0) => \timer_reg[16]_i_2_n_7\,
      S(3) => \timer[16]_i_3_n_0\,
      S(2) => \timer[16]_i_4_n_0\,
      S(1) => \timer[16]_i_5_n_0\,
      S(0) => \timer[16]_i_6_n_0\
    );
\timer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[17]_i_1_n_0\,
      Q => \timer_reg_n_0_[17]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[18]_i_1_n_0\,
      Q => \timer_reg_n_0_[18]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[19]_i_1_n_0\,
      Q => \timer_reg_n_0_[19]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[1]_i_1_n_0\,
      Q => \timer_reg_n_0_[1]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[20]_i_1_n_0\,
      Q => \timer_reg_n_0_[20]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[16]_i_2_n_0\,
      CO(3) => \timer_reg[20]_i_2_n_0\,
      CO(2) => \timer_reg[20]_i_2_n_1\,
      CO(1) => \timer_reg[20]_i_2_n_2\,
      CO(0) => \timer_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[20]\,
      DI(2) => \timer_reg_n_0_[19]\,
      DI(1) => \timer_reg_n_0_[18]\,
      DI(0) => \timer_reg_n_0_[17]\,
      O(3) => \timer_reg[20]_i_2_n_4\,
      O(2) => \timer_reg[20]_i_2_n_5\,
      O(1) => \timer_reg[20]_i_2_n_6\,
      O(0) => \timer_reg[20]_i_2_n_7\,
      S(3) => \timer[20]_i_3_n_0\,
      S(2) => \timer[20]_i_4_n_0\,
      S(1) => \timer[20]_i_5_n_0\,
      S(0) => \timer[20]_i_6_n_0\
    );
\timer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[21]_i_1_n_0\,
      Q => \timer_reg_n_0_[21]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[22]_i_1_n_0\,
      Q => \timer_reg_n_0_[22]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[23]_i_1_n_0\,
      Q => \timer_reg_n_0_[23]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[24]_i_1_n_0\,
      Q => \timer_reg_n_0_[24]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[20]_i_2_n_0\,
      CO(3) => \timer_reg[24]_i_2_n_0\,
      CO(2) => \timer_reg[24]_i_2_n_1\,
      CO(1) => \timer_reg[24]_i_2_n_2\,
      CO(0) => \timer_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[24]\,
      DI(2) => \timer_reg_n_0_[23]\,
      DI(1) => \timer_reg_n_0_[22]\,
      DI(0) => \timer_reg_n_0_[21]\,
      O(3) => \timer_reg[24]_i_2_n_4\,
      O(2) => \timer_reg[24]_i_2_n_5\,
      O(1) => \timer_reg[24]_i_2_n_6\,
      O(0) => \timer_reg[24]_i_2_n_7\,
      S(3) => \timer[24]_i_3_n_0\,
      S(2) => \timer[24]_i_4_n_0\,
      S(1) => \timer[24]_i_5_n_0\,
      S(0) => \timer[24]_i_6_n_0\
    );
\timer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[25]_i_1_n_0\,
      Q => \timer_reg_n_0_[25]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[26]_i_1_n_0\,
      Q => \timer_reg_n_0_[26]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[27]_i_1_n_0\,
      Q => \timer_reg_n_0_[27]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[28]_i_1_n_0\,
      Q => \timer_reg_n_0_[28]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[24]_i_2_n_0\,
      CO(3) => \timer_reg[28]_i_2_n_0\,
      CO(2) => \timer_reg[28]_i_2_n_1\,
      CO(1) => \timer_reg[28]_i_2_n_2\,
      CO(0) => \timer_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[28]\,
      DI(2) => \timer_reg_n_0_[27]\,
      DI(1) => \timer_reg_n_0_[26]\,
      DI(0) => \timer_reg_n_0_[25]\,
      O(3) => \timer_reg[28]_i_2_n_4\,
      O(2) => \timer_reg[28]_i_2_n_5\,
      O(1) => \timer_reg[28]_i_2_n_6\,
      O(0) => \timer_reg[28]_i_2_n_7\,
      S(3) => \timer[28]_i_3_n_0\,
      S(2) => \timer[28]_i_4_n_0\,
      S(1) => \timer[28]_i_5_n_0\,
      S(0) => \timer[28]_i_6_n_0\
    );
\timer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[29]_i_1_n_0\,
      Q => \timer_reg_n_0_[29]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[2]_i_1_n_0\,
      Q => \timer_reg_n_0_[2]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[30]_i_1_n_0\,
      Q => \timer_reg_n_0_[30]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[31]_i_2_n_0\,
      Q => \timer_reg_n_0_[31]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_timer_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \timer_reg[31]_i_7_n_2\,
      CO(0) => \timer_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \timer_reg_n_0_[30]\,
      DI(0) => \timer_reg_n_0_[29]\,
      O(3) => \NLW_timer_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2) => \timer_reg[31]_i_7_n_5\,
      O(1) => \timer_reg[31]_i_7_n_6\,
      O(0) => \timer_reg[31]_i_7_n_7\,
      S(3) => '0',
      S(2) => \timer[31]_i_13_n_0\,
      S(1) => \timer[31]_i_14_n_0\,
      S(0) => \timer[31]_i_15_n_0\
    );
\timer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[3]_i_1_n_0\,
      Q => \timer_reg_n_0_[3]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[4]_i_1_n_0\,
      Q => \timer_reg_n_0_[4]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \timer_reg[4]_i_2_n_0\,
      CO(2) => \timer_reg[4]_i_2_n_1\,
      CO(1) => \timer_reg[4]_i_2_n_2\,
      CO(0) => \timer_reg[4]_i_2_n_3\,
      CYINIT => \timer_reg_n_0_[0]\,
      DI(3) => \timer_reg_n_0_[4]\,
      DI(2) => \timer_reg_n_0_[3]\,
      DI(1) => \timer_reg_n_0_[2]\,
      DI(0) => \timer_reg_n_0_[1]\,
      O(3) => \timer_reg[4]_i_2_n_4\,
      O(2) => \timer_reg[4]_i_2_n_5\,
      O(1) => \timer_reg[4]_i_2_n_6\,
      O(0) => \timer_reg[4]_i_2_n_7\,
      S(3) => \timer[4]_i_3_n_0\,
      S(2) => \timer[4]_i_4_n_0\,
      S(1) => \timer[4]_i_5_n_0\,
      S(0) => \timer[4]_i_6_n_0\
    );
\timer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[5]_i_1_n_0\,
      Q => \timer_reg_n_0_[5]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[6]_i_1_n_0\,
      Q => \timer_reg_n_0_[6]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[7]_i_1_n_0\,
      Q => \timer_reg_n_0_[7]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[8]_i_1_n_0\,
      Q => \timer_reg_n_0_[8]\,
      R => clear_prefetched_high_word2
    );
\timer_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[4]_i_2_n_0\,
      CO(3) => \timer_reg[8]_i_2_n_0\,
      CO(2) => \timer_reg[8]_i_2_n_1\,
      CO(1) => \timer_reg[8]_i_2_n_2\,
      CO(0) => \timer_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[8]\,
      DI(2) => \timer_reg_n_0_[7]\,
      DI(1) => \timer_reg_n_0_[6]\,
      DI(0) => \timer_reg_n_0_[5]\,
      O(3) => \timer_reg[8]_i_2_n_4\,
      O(2) => \timer_reg[8]_i_2_n_5\,
      O(1) => \timer_reg[8]_i_2_n_6\,
      O(0) => \timer_reg[8]_i_2_n_7\,
      S(3) => \timer[8]_i_3_n_0\,
      S(2) => \timer[8]_i_4_n_0\,
      S(1) => \timer[8]_i_5_n_0\,
      S(0) => \timer[8]_i_6_n_0\
    );
\timer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[9]_i_1_n_0\,
      Q => \timer_reg_n_0_[9]\,
      R => clear_prefetched_high_word2
    );
trap_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => clear_prefetched_high_word2
    );
trap_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cpu_state_reg_n_0_[7]\,
      Q => \^trap\,
      R => clear_prefetched_high_word2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PicoRV32_BD_picorv32_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    trap : out STD_LOGIC;
    mem_valid : out STD_LOGIC;
    mem_instr : out STD_LOGIC;
    mem_ready : in STD_LOGIC;
    mem_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_la_read : out STD_LOGIC;
    mem_la_write : out STD_LOGIC;
    mem_la_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_la_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_la_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcpi_valid : out STD_LOGIC;
    pcpi_insn : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pcpi_rs1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pcpi_rs2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pcpi_wr : in STD_LOGIC;
    pcpi_rd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pcpi_wait : in STD_LOGIC;
    pcpi_ready : in STD_LOGIC;
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 );
    trace_valid : out STD_LOGIC;
    trace_data : out STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of PicoRV32_BD_picorv32_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of PicoRV32_BD_picorv32_0_0 : entity is "PicoRV32_BD_picorv32_0_0,picorv32,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of PicoRV32_BD_picorv32_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of PicoRV32_BD_picorv32_0_0 : entity is "picorv32,Vivado 2017.4";
end PicoRV32_BD_picorv32_0_0;

architecture STRUCTURE of PicoRV32_BD_picorv32_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^mem_addr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^mem_la_addr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^mem_la_wdata\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \^pcpi_rs2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN PicoRV32_BD_clk";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of irq : signal is "xilinx.com:signal:interrupt:1.0 irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER of irq : signal is "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
begin
  mem_addr(31 downto 2) <= \^mem_addr\(31 downto 2);
  mem_addr(1) <= \<const0>\;
  mem_addr(0) <= \<const0>\;
  mem_la_addr(31 downto 2) <= \^mem_la_addr\(31 downto 2);
  mem_la_addr(1) <= \<const0>\;
  mem_la_addr(0) <= \<const0>\;
  mem_la_wdata(31 downto 8) <= \^mem_la_wdata\(31 downto 8);
  mem_la_wdata(7 downto 0) <= \^pcpi_rs2\(7 downto 0);
  pcpi_rs2(31 downto 0) <= \^pcpi_rs2\(31 downto 0);
  pcpi_valid <= \<const0>\;
  trace_valid <= \<const0>\;
  pcpi_insn(0) <= 'Z';
  pcpi_insn(1) <= 'Z';
  pcpi_insn(2) <= 'Z';
  pcpi_insn(3) <= 'Z';
  pcpi_insn(4) <= 'Z';
  pcpi_insn(5) <= 'Z';
  pcpi_insn(6) <= 'Z';
  pcpi_insn(7) <= 'Z';
  pcpi_insn(8) <= 'Z';
  pcpi_insn(9) <= 'Z';
  pcpi_insn(10) <= 'Z';
  pcpi_insn(11) <= 'Z';
  pcpi_insn(12) <= 'Z';
  pcpi_insn(13) <= 'Z';
  pcpi_insn(14) <= 'Z';
  pcpi_insn(15) <= 'Z';
  pcpi_insn(16) <= 'Z';
  pcpi_insn(17) <= 'Z';
  pcpi_insn(18) <= 'Z';
  pcpi_insn(19) <= 'Z';
  pcpi_insn(20) <= 'Z';
  pcpi_insn(21) <= 'Z';
  pcpi_insn(22) <= 'Z';
  pcpi_insn(23) <= 'Z';
  pcpi_insn(24) <= 'Z';
  pcpi_insn(25) <= 'Z';
  pcpi_insn(26) <= 'Z';
  pcpi_insn(27) <= 'Z';
  pcpi_insn(28) <= 'Z';
  pcpi_insn(29) <= 'Z';
  pcpi_insn(30) <= 'Z';
  pcpi_insn(31) <= 'Z';
  trace_data(0) <= 'Z';
  trace_data(1) <= 'Z';
  trace_data(2) <= 'Z';
  trace_data(3) <= 'Z';
  trace_data(4) <= 'Z';
  trace_data(5) <= 'Z';
  trace_data(6) <= 'Z';
  trace_data(7) <= 'Z';
  trace_data(8) <= 'Z';
  trace_data(9) <= 'Z';
  trace_data(10) <= 'Z';
  trace_data(11) <= 'Z';
  trace_data(12) <= 'Z';
  trace_data(13) <= 'Z';
  trace_data(14) <= 'Z';
  trace_data(15) <= 'Z';
  trace_data(16) <= 'Z';
  trace_data(17) <= 'Z';
  trace_data(18) <= 'Z';
  trace_data(19) <= 'Z';
  trace_data(20) <= 'Z';
  trace_data(21) <= 'Z';
  trace_data(22) <= 'Z';
  trace_data(23) <= 'Z';
  trace_data(24) <= 'Z';
  trace_data(25) <= 'Z';
  trace_data(26) <= 'Z';
  trace_data(27) <= 'Z';
  trace_data(28) <= 'Z';
  trace_data(29) <= 'Z';
  trace_data(30) <= 'Z';
  trace_data(31) <= 'Z';
  trace_data(32) <= 'Z';
  trace_data(33) <= 'Z';
  trace_data(34) <= 'Z';
  trace_data(35) <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.PicoRV32_BD_picorv32_0_0_picorv32
     port map (
      clk => clk,
      eoi(31 downto 0) => eoi(31 downto 0),
      irq(31 downto 0) => irq(31 downto 0),
      mem_addr(29 downto 0) => \^mem_addr\(31 downto 2),
      mem_instr => mem_instr,
      mem_la_addr(29 downto 0) => \^mem_la_addr\(31 downto 2),
      mem_la_read => mem_la_read,
      mem_la_wdata(7 downto 0) => \^pcpi_rs2\(7 downto 0),
      \mem_la_wdata[31]\(23 downto 0) => \^mem_la_wdata\(31 downto 8),
      mem_la_write => mem_la_write,
      mem_la_wstrb(3 downto 0) => mem_la_wstrb(3 downto 0),
      mem_rdata(31 downto 0) => mem_rdata(31 downto 0),
      mem_ready => mem_ready,
      mem_valid => mem_valid,
      mem_wdata(31 downto 0) => mem_wdata(31 downto 0),
      mem_wstrb(3 downto 0) => mem_wstrb(3 downto 0),
      pcpi_rs1(31 downto 0) => pcpi_rs1(31 downto 0),
      pcpi_rs2(23 downto 0) => \^pcpi_rs2\(31 downto 8),
      resetn => resetn,
      trap => trap
    );
end STRUCTURE;
