// Seed: 2027989841
`timescale 1ps / 1ps `timescale 1 ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    input id_9,
    output id_10
);
  logic id_11 = 1'b0 - id_1[1];
  type_24(
      id_9[1'b0 : 1], id_10 - 1, id_8 - {1, ~id_2}
  );
  logic id_12;
  logic id_13;
  logic id_14;
  logic id_15;
  logic id_16;
  type_0 id_17 ();
  initial id_13 = 1;
endmodule
