--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/c/lcarter/6.111/6.111-finalproj/lcarter-derp3/lcarter-derp3.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf
/afs/athena.mit.edu/user/l/c/lcarter/6.111/6.111-finalproj/lcarter-derp3/source/labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_enter |    1.182(R)|    0.597(R)|clk               |   0.000|
ram0_data<0> |   -2.183(R)|    2.455(R)|clk               |   0.000|
ram0_data<1> |   -2.506(R)|    2.778(R)|clk               |   0.000|
ram0_data<2> |   -1.956(R)|    2.228(R)|clk               |   0.000|
ram0_data<3> |   -2.171(R)|    2.443(R)|clk               |   0.000|
ram0_data<4> |   -2.216(R)|    2.488(R)|clk               |   0.000|
ram0_data<5> |   -2.315(R)|    2.587(R)|clk               |   0.000|
ram0_data<6> |   -2.642(R)|    2.914(R)|clk               |   0.000|
ram0_data<7> |   -2.517(R)|    2.789(R)|clk               |   0.000|
ram0_data<8> |   -2.596(R)|    2.868(R)|clk               |   0.000|
ram0_data<9> |   -0.458(R)|    0.730(R)|clk               |   0.000|
ram0_data<10>|   -2.108(R)|    2.380(R)|clk               |   0.000|
ram0_data<11>|   -1.530(R)|    1.802(R)|clk               |   0.000|
ram0_data<12>|   -1.323(R)|    1.595(R)|clk               |   0.000|
ram0_data<13>|   -1.838(R)|    2.110(R)|clk               |   0.000|
ram0_data<14>|   -1.777(R)|    2.049(R)|clk               |   0.000|
ram0_data<15>|   -2.246(R)|    2.518(R)|clk               |   0.000|
ram0_data<16>|   -2.647(R)|    2.919(R)|clk               |   0.000|
ram0_data<17>|   -2.158(R)|    2.430(R)|clk               |   0.000|
ram0_data<18>|   -2.934(R)|    3.206(R)|clk               |   0.000|
ram0_data<19>|   -2.910(R)|    3.182(R)|clk               |   0.000|
ram0_data<20>|   -2.559(R)|    2.831(R)|clk               |   0.000|
ram0_data<21>|   -2.383(R)|    2.655(R)|clk               |   0.000|
ram0_data<22>|   -2.199(R)|    2.471(R)|clk               |   0.000|
ram0_data<23>|   -2.995(R)|    3.267(R)|clk               |   0.000|
ram0_data<24>|   -2.688(R)|    2.960(R)|clk               |   0.000|
ram0_data<25>|   -2.033(R)|    2.305(R)|clk               |   0.000|
ram0_data<26>|   -1.891(R)|    2.163(R)|clk               |   0.000|
ram0_data<27>|   -2.157(R)|    2.429(R)|clk               |   0.000|
ram0_data<28>|   -2.580(R)|    2.852(R)|clk               |   0.000|
ram0_data<29>|   -1.615(R)|    1.887(R)|clk               |   0.000|
ram0_data<30>|   -2.569(R)|    2.841(R)|clk               |   0.000|
ram0_data<31>|   -1.683(R)|    1.955(R)|clk               |   0.000|
ram0_data<32>|   -2.043(R)|    2.315(R)|clk               |   0.000|
ram0_data<33>|   -1.906(R)|    2.178(R)|clk               |   0.000|
ram0_data<34>|   -2.099(R)|    2.371(R)|clk               |   0.000|
ram0_data<35>|   -2.092(R)|    2.364(R)|clk               |   0.000|
switch<0>    |    0.846(R)|    1.712(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    6.758(R)|   -2.016(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    6.654(R)|   -2.267(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    7.328(R)|   -2.772(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    5.446(R)|   -1.485(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    6.831(R)|   -1.967(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    7.158(R)|   -1.167(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    6.975(R)|   -0.275(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    7.603(R)|   -0.532(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    6.788(R)|   -1.177(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    6.039(R)|   -1.281(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.244(R)|rc/ram_clock      |   0.000|
                  |   14.244(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.588(R)|rc/ram_clock      |   0.000|
                  |   12.588(F)|rc/ram_clock      |   0.000|
disp_ce_b         |   12.475(R)|clk               |   0.000|
disp_clock        |   14.132(R)|clk               |   0.000|
disp_data_out     |   13.278(R)|clk               |   0.000|
disp_reset_b      |   12.492(R)|clk               |   0.000|
disp_rs           |   12.702(R)|clk               |   0.000|
led<1>            |   19.493(R)|clk               |   0.000|
led<2>            |   20.046(R)|clk               |   0.000|
led<3>            |   19.455(R)|clk               |   0.000|
led<4>            |   20.530(R)|clk               |   0.000|
led<5>            |   21.757(R)|clk               |   0.000|
led<6>            |   22.791(R)|clk               |   0.000|
led<7>            |   22.053(R)|clk               |   0.000|
ram0_address<0>   |   18.050(R)|clk               |   0.000|
ram0_address<1>   |   18.383(R)|clk               |   0.000|
ram0_address<2>   |   18.243(R)|clk               |   0.000|
ram0_address<3>   |   18.119(R)|clk               |   0.000|
ram0_address<4>   |   18.380(R)|clk               |   0.000|
ram0_address<5>   |   17.563(R)|clk               |   0.000|
ram0_address<6>   |   18.619(R)|clk               |   0.000|
ram0_address<7>   |   18.024(R)|clk               |   0.000|
ram0_address<8>   |   19.635(R)|clk               |   0.000|
ram0_address<9>   |   17.781(R)|clk               |   0.000|
ram0_address<10>  |   16.610(R)|clk               |   0.000|
ram0_address<11>  |   15.602(R)|clk               |   0.000|
ram0_address<12>  |   17.994(R)|clk               |   0.000|
ram0_address<13>  |   18.142(R)|clk               |   0.000|
ram0_address<14>  |   17.938(R)|clk               |   0.000|
ram0_address<15>  |   17.999(R)|clk               |   0.000|
ram0_address<16>  |   19.128(R)|clk               |   0.000|
ram0_address<17>  |   20.525(R)|clk               |   0.000|
ram0_address<18>  |   21.716(R)|clk               |   0.000|
ram0_clk          |   12.485(R)|rc/ram_clock      |   0.000|
                  |   12.485(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.434(R)|clk               |   0.000|
ram0_data<1>      |   10.743(R)|clk               |   0.000|
ram0_data<2>      |   11.032(R)|clk               |   0.000|
ram0_data<3>      |   10.749(R)|clk               |   0.000|
ram0_data<4>      |   11.034(R)|clk               |   0.000|
ram0_data<5>      |   10.237(R)|clk               |   0.000|
ram0_data<6>      |   10.444(R)|clk               |   0.000|
ram0_data<7>      |   10.243(R)|clk               |   0.000|
ram0_data<8>      |   10.162(R)|clk               |   0.000|
ram0_data<9>      |   12.319(R)|clk               |   0.000|
ram0_data<10>     |   11.142(R)|clk               |   0.000|
ram0_data<11>     |   12.331(R)|clk               |   0.000|
ram0_data<12>     |   11.111(R)|clk               |   0.000|
ram0_data<13>     |   11.144(R)|clk               |   0.000|
ram0_data<14>     |   11.114(R)|clk               |   0.000|
ram0_data<15>     |   11.413(R)|clk               |   0.000|
ram0_data<16>     |   10.393(R)|clk               |   0.000|
ram0_data<17>     |   10.103(R)|clk               |   0.000|
ram0_data<18>     |   10.411(R)|clk               |   0.000|
ram0_data<19>     |    9.897(R)|clk               |   0.000|
ram0_data<20>     |   10.491(R)|clk               |   0.000|
ram0_data<21>     |   11.087(R)|clk               |   0.000|
ram0_data<22>     |   11.376(R)|clk               |   0.000|
ram0_data<23>     |   10.488(R)|clk               |   0.000|
ram0_data<24>     |   11.380(R)|clk               |   0.000|
ram0_data<25>     |   11.965(R)|clk               |   0.000|
ram0_data<26>     |   10.198(R)|clk               |   0.000|
ram0_data<27>     |   10.731(R)|clk               |   0.000|
ram0_data<28>     |   10.478(R)|clk               |   0.000|
ram0_data<29>     |   11.629(R)|clk               |   0.000|
ram0_data<30>     |   10.476(R)|clk               |   0.000|
ram0_data<31>     |   11.621(R)|clk               |   0.000|
ram0_data<32>     |   11.355(R)|clk               |   0.000|
ram0_data<33>     |   11.342(R)|clk               |   0.000|
ram0_data<34>     |   11.961(R)|clk               |   0.000|
ram0_data<35>     |   10.433(R)|clk               |   0.000|
ram0_we_b         |   12.943(R)|clk               |   0.000|
vga_out_blank_b   |   13.187(R)|clk               |   0.000|
vga_out_blue<2>   |   20.890(R)|clk               |   0.000|
vga_out_blue<3>   |   21.271(R)|clk               |   0.000|
vga_out_blue<4>   |   20.631(R)|clk               |   0.000|
vga_out_blue<5>   |   20.394(R)|clk               |   0.000|
vga_out_blue<6>   |   20.552(R)|clk               |   0.000|
vga_out_blue<7>   |   19.315(R)|clk               |   0.000|
vga_out_green<2>  |   20.105(R)|clk               |   0.000|
vga_out_green<3>  |   20.980(R)|clk               |   0.000|
vga_out_green<4>  |   22.331(R)|clk               |   0.000|
vga_out_green<5>  |   21.647(R)|clk               |   0.000|
vga_out_green<6>  |   22.916(R)|clk               |   0.000|
vga_out_green<7>  |   22.207(R)|clk               |   0.000|
vga_out_hsync     |   12.615(R)|clk               |   0.000|
vga_out_red<2>    |   21.639(R)|clk               |   0.000|
vga_out_red<3>    |   22.918(R)|clk               |   0.000|
vga_out_red<4>    |   23.326(R)|clk               |   0.000|
vga_out_red<5>    |   21.876(R)|clk               |   0.000|
vga_out_red<6>    |   23.785(R)|clk               |   0.000|
vga_out_red<7>    |   23.085(R)|clk               |   0.000|
vga_out_vsync     |   12.925(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    9.930|         |         |         |
tv_in_line_clock1|    3.297|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    9.649|         |         |         |
tv_in_line_clock1|    7.799|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   19.569|
clock_27mhz    |vga_out_pixel_clock|   11.511|
switch<0>      |led<0>             |    6.389|
---------------+-------------------+---------+


Analysis completed Tue Dec 13 04:28:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



