

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sun Dec 29 16:52:23 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 17 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 19 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln42_1_cast14 = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln42_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 21 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln51_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'zext' 'zext_ln51_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_57 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'trunc' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %empty_57 to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.49ns)   --->   "%mul_ln4 = mul i10 %zext_ln4, %zext_ln4_1" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln4, i4 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i14 [ 0, %0 ], [ %add_ln23, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln24_2, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_13, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %branch8 ]"   --->   Operation 35 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 36 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 40 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27, %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.74ns)   --->   "%mul_ln42 = mul i9 %zext_ln51_1, %zext_ln42" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 42 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 43 'zext' 'zext_ln42_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln42_2_cast, %mul_ln42" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %indvar_flatten48, %tmp_s" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 46 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 47 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 48 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 49 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %out_d to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %out_d to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27_1, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %shl_ln27_mid1 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i8 %zext_ln27_2, %zext_ln27_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %icmp_ln32, i8 %add_ln27_1, i8 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 55 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %select_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 58 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 59 [1/1] (3.74ns)   --->   "%mul_ln42_1 = mul i9 %zext_ln51_2, %zext_ln42" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 59 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_3 = select i1 %icmp_ln32, i9 %mul_ln42_1, i9 %mul_ln42" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 60 'select' 'select_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp12_0_0_mid2_v_v)   --->   "%select_ln24_5 = select i1 %icmp_ln32, i9 %mul_ln42_1, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'select' 'select_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln33_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 62 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln24_7 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'select' 'select_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 64 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_59 = or i1 %select_ln24_7, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'or' 'empty_59' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_59, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 66 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 67 'zext' 'zext_ln42_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln42_2_cast_mid, %select_ln24_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 68 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp12_0_0_mid2_v_v = select i1 %select_ln24_7, i9 %tmp_0_0_mid1, i9 %select_ln24_5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'select' 'tmp12_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 70 'add' 'add_ln32_1' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 1, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln24_1 = add i8 2, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i8 %add_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'kernel_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp12_0_0_mid2_v = zext i9 %tmp12_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'tmp12_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (4.35ns)   --->   "%tmp12_0_0_mid2 = mul i14 %zext_ln42_1_cast14, %tmp12_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 81 'mul' 'tmp12_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%tmp12_1_0_mid2_v_v = add i9 1, %tmp12_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'add' 'tmp12_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp12_1_0_mid2_v = zext i9 %tmp12_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 83 'zext' 'tmp12_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (4.35ns)   --->   "%tmp12_1_0_mid2 = mul i14 %zext_ln42_1_cast14, %tmp12_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 84 'mul' 'tmp12_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln24_2 = add i8 3, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'add' 'add_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i8 %add_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'getelementptr' 'kernel_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 91 [1/1] (1.91ns)   --->   "%add_ln24_3 = add i8 4, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i8 %add_ln24_3 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 92 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 93 'getelementptr' 'kernel_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp12_2_0_mid2_v_v = add i9 2, %tmp12_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 95 'add' 'tmp12_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp12_2_0_mid2_v = zext i9 %tmp12_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'zext' 'tmp12_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (4.35ns)   --->   "%tmp12_2_0_mid2 = mul i14 %zext_ln42_1_cast14, %tmp12_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 97 'mul' 'tmp12_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 98 'zext' 'zext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln42 = add i14 %zext_ln40, %tmp12_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 99 'add' 'add_ln42' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i14 %add_ln42 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 100 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_1" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 101 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 103 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 103 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 104 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln42_2 = add i14 %tmp12_0_0_mid2, %zext_ln42_2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 105 'add' 'add_ln42_2' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i14 %add_ln42_2 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 106 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_3" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 107 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 108 'load' 'input_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln24_4 = add i8 5, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 111 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i8 %add_ln24_4 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_5" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 113 'getelementptr' 'kernel_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln24_5 = add i8 6, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i8 %add_ln24_5 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 116 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'getelementptr' 'kernel_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 119 [1/1] (3.78ns)   --->   "%mul_ln51_1 = mul i9 %zext_ln51_2, %zext_ln51" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 119 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 120 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 121 'load' 'input_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln42_3 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 122 'add' 'add_ln42_3' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i5 %add_ln42_3 to i14" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 123 'zext' 'zext_ln42_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln42_4 = add i14 %tmp12_0_0_mid2, %zext_ln42_4" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 124 'add' 'add_ln42_4' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i14 %add_ln42_4 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 125 'zext' 'zext_ln42_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_5" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 126 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 127 'load' 'input_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln42_5 = add i14 %zext_ln40, %tmp12_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 128 'add' 'add_ln42_5' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i14 %add_ln42_5 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 129 'zext' 'zext_ln42_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_6" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 130 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 131 'load' 'input_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 132 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 132 'add' 'add_ln23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 135 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 135 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln24_6 = add i8 7, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i8 %add_ln24_6 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 138 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 139 'getelementptr' 'kernel_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 140 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln24_7 = add i8 8, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 141 'add' 'add_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i8 %add_ln24_7 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 142 'zext' 'zext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 143 'getelementptr' 'kernel_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 144 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 145 [1/1] (1.21ns)   --->   "%select_ln24_2 = select i1 %icmp_ln32, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 145 'select' 'select_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %select_ln24_7, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 146 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 147 'sext' 'sext_ln42' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_2 = mul i30 %sext_ln42, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 148 'mul' 'mul_ln42_2' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i16 %input_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 150 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_3 = mul i30 %sext_ln42_1, %sext_ln24_1" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 151 'mul' 'mul_ln42_3' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln51_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 152 'partselect' 'trunc_ln51_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 153 'load' 'input_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 154 'load' 'input_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln42_6 = add i14 %tmp12_1_0_mid2, %zext_ln42_2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 155 'add' 'add_ln42_6' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i14 %add_ln42_6 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 156 'zext' 'zext_ln42_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_7" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 157 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 158 'load' 'input_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 159 [1/1] (1.81ns)   --->   "%add_ln42_7 = add i14 %tmp12_1_0_mid2, %zext_ln42_4" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 159 'add' 'add_ln42_7' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i14 %add_ln42_7 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 160 'zext' 'zext_ln42_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_8" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 161 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 162 'load' 'input_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 163 [1/1] (0.68ns)   --->   "%select_ln32_13 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 163 'select' 'select_ln32_13' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %branch8" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'sext' 'sext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 166 'sext' 'sext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 168 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i5 %select_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 169 'zext' 'zext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln24_9" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 170 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 171 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i16 %input_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 172 'sext' 'sext_ln42_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_4 = mul i30 %sext_ln42_2, %sext_ln24_2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 173 'mul' 'mul_ln42_4' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 174 'partselect' 'trunc_ln51_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i16 %input_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 175 'sext' 'sext_ln42_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_5 = mul i30 %sext_ln42_3, %sext_ln24_3" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 176 'mul' 'mul_ln42_5' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 177 'partselect' 'trunc_ln51_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 178 'load' 'input_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 179 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 179 'load' 'input_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 180 [1/1] (1.81ns)   --->   "%add_ln42_8 = add i14 %zext_ln40, %tmp12_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 180 'add' 'add_ln42_8' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i14 %add_ln42_8 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 181 'zext' 'zext_ln42_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_9" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 182 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 183 'load' 'input_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 184 [1/1] (1.81ns)   --->   "%add_ln42_9 = add i14 %tmp12_2_0_mid2, %zext_ln42_2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 184 'add' 'add_ln42_9' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i14 %add_ln42_9 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 185 'zext' 'zext_ln42_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_10" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 186 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 187 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 187 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 188 [1/1] (1.81ns)   --->   "%add_ln42_10 = add i14 %tmp12_2_0_mid2, %zext_ln42_4" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 188 'add' 'add_ln42_10' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'sext' 'sext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i16 %input_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 192 'sext' 'sext_ln42_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_6 = mul i30 %sext_ln42_4, %sext_ln24_4" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 193 'mul' 'mul_ln42_6' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 194 'partselect' 'trunc_ln51_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i16 %input_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 195 'sext' 'sext_ln42_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_7 = mul i30 %sext_ln42_5, %sext_ln24_5" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 196 'mul' 'mul_ln42_7' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 197 'partselect' 'trunc_ln51_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 198 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 198 'load' 'input_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 199 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i14 %add_ln42_10 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 200 'zext' 'zext_ln42_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_11" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 201 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 202 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 203 [1/1] (2.07ns)   --->   "%add_ln51_1 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 203 'add' 'add_ln51_1' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (2.07ns)   --->   "%add_ln51_2 = add i16 %trunc_ln51_2, %trunc_ln51_1" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 204 'add' 'add_ln51_2' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_3 = add i16 %trunc_ln51_s, %add_ln51_2" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 205 'add' 'add_ln51_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln51_4 = add i16 %add_ln51_1, %add_ln51_3" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 206 'add' 'add_ln51_4' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.57>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (3.78ns)   --->   "%mul_ln51 = mul i9 %zext_ln51_1, %zext_ln51" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 208 'mul' 'mul_ln51' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.82ns)   --->   "%tmp13 = add i9 %zext_ln42_2_cast, %mul_ln51" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 209 'add' 'tmp13' <Predicate = (!icmp_ln32 & !select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 210 'sext' 'sext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 211 'sext' 'sext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp13_mid1)   --->   "%select_ln24_4 = select i1 %icmp_ln32, i9 %mul_ln51_1, i9 %mul_ln51" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 212 'select' 'select_ln24_4' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp14_mid2_v_v)   --->   "%select_ln24_6 = select i1 %icmp_ln32, i9 %mul_ln51_1, i9 %tmp13" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 213 'select' 'select_ln24_6' <Predicate = (!icmp_ln23 & !select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp13_mid1 = add i9 %zext_ln42_2_cast_mid, %select_ln24_4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 214 'add' 'tmp13_mid1' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp14_mid2_v_v = select i1 %select_ln24_7, i9 %tmp13_mid1, i9 %select_ln24_6" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 215 'select' 'tmp14_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i16 %input_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 216 'sext' 'sext_ln42_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_8 = mul i30 %sext_ln42_6, %sext_ln24_6" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 217 'mul' 'mul_ln42_8' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln51_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 218 'partselect' 'trunc_ln51_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 219 'sext' 'sext_ln42_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_9 = mul i30 %sext_ln42_7, %sext_ln24_7" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 220 'mul' 'mul_ln42_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln51_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 221 'partselect' 'trunc_ln51_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 222 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 223 [1/1] (2.07ns)   --->   "%add_ln51_5 = add i16 %trunc_ln51_4, %trunc_ln51_3" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 223 'add' 'add_ln51_5' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 224 'sext' 'sext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp14_mid2_v = zext i9 %tmp14_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 225 'zext' 'tmp14_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (3.36ns) (grouped into DSP with root node add_ln51)   --->   "%tmp14_mid2 = mul i14 %zext_ln51_1_cast, %tmp14_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 226 'mul' 'tmp14_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 227 'sext' 'sext_ln42_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_10 = mul i30 %sext_ln42_8, %sext_ln24_8" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 228 'mul' 'mul_ln42_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln51_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 229 'partselect' 'trunc_ln51_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln51 = add i14 %zext_ln40, %tmp14_mid2" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 230 'add' 'add_ln51' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.80>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_6 = add i16 %trunc_ln51_7, %trunc_ln51_6" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 231 'add' 'add_ln51_6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln51_7 = add i16 %trunc_ln51_5, %add_ln51_6" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 232 'add' 'add_ln51_7' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_8 = add i16 %add_ln51_5, %add_ln51_7" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 233 'add' 'add_ln51_8' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln51_9 = add i16 %add_ln51_4, %add_ln51_8" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 234 'add' 'add_ln51_9' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 235 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 236 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i14 %add_ln51 to i64" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 238 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln51_3" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 239 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (3.25ns)   --->   "store i16 %add_ln51_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 240 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 241 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 00000000000000]
output_height_read   (read             ) [ 00000000000000]
input_width_read     (read             ) [ 00000000000000]
input_height_read    (read             ) [ 00000000000000]
sext_ln4             (sext             ) [ 00000000000000]
zext_ln42            (zext             ) [ 00111111111110]
zext_ln42_1_cast14   (zext             ) [ 00111111111110]
zext_ln51            (zext             ) [ 00111111111110]
zext_ln51_1_cast     (zext             ) [ 00111111111110]
empty                (trunc            ) [ 00111111111110]
empty_57             (trunc            ) [ 00000000000000]
zext_ln4             (zext             ) [ 00000000000000]
zext_ln4_1           (zext             ) [ 00000000000000]
mul_ln4              (mul              ) [ 00111111111110]
tmp_s                (bitconcatenate   ) [ 00111111111110]
icmp_ln33            (icmp             ) [ 00111111111110]
br_ln23              (br               ) [ 01111111111110]
indvar_flatten48     (phi              ) [ 00111110000000]
out_d_0              (phi              ) [ 00111110000000]
indvar_flatten       (phi              ) [ 00100000000000]
out_h_0              (phi              ) [ 00100000000000]
out_w_0              (phi              ) [ 00100000000000]
zext_ln51_1          (zext             ) [ 00111111110000]
zext_ln27            (zext             ) [ 00000000000000]
trunc_ln27           (trunc            ) [ 00000000000000]
shl_ln               (bitconcatenate   ) [ 00000000000000]
zext_ln27_1          (zext             ) [ 00000000000000]
add_ln27             (add              ) [ 00000000000000]
mul_ln42             (mul              ) [ 00000000000000]
zext_ln42_2_cast     (zext             ) [ 00111111110000]
tmp_0_0              (add              ) [ 00000000000000]
icmp_ln23            (icmp             ) [ 00111111111110]
out_d                (add              ) [ 00011110000000]
icmp_ln32            (icmp             ) [ 00111111110000]
select_ln24          (select           ) [ 00011110000000]
zext_ln51_2          (zext             ) [ 00011100000000]
zext_ln27_2          (zext             ) [ 00000000000000]
trunc_ln27_1         (trunc            ) [ 00000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 00000000000000]
zext_ln27_3          (zext             ) [ 00000000000000]
add_ln27_1           (add              ) [ 00000000000000]
select_ln24_1        (select           ) [ 00011110000000]
zext_ln24            (zext             ) [ 00000000000000]
kernel_addr          (getelementptr    ) [ 00010000000000]
mul_ln42_1           (mul              ) [ 00000000000000]
select_ln24_3        (select           ) [ 00000000000000]
select_ln24_5        (select           ) [ 00000000000000]
icmp_ln33_1          (icmp             ) [ 00000000000000]
select_ln24_7        (select           ) [ 00111111110000]
out_h                (add              ) [ 00011110000000]
empty_59             (or               ) [ 00000000000000]
out_w_0_mid2         (select           ) [ 00011100000000]
zext_ln42_2_cast_mid (zext             ) [ 00111111110000]
tmp_0_0_mid1         (add              ) [ 00000000000000]
tmp12_0_0_mid2_v_v   (select           ) [ 00011000000000]
add_ln32_1           (add              ) [ 00011110000000]
kernel_load          (load             ) [ 00001110000000]
add_ln24             (add              ) [ 00000000000000]
zext_ln24_1          (zext             ) [ 00000000000000]
kernel_addr_1        (getelementptr    ) [ 00001000000000]
add_ln24_1           (add              ) [ 00000000000000]
zext_ln24_2          (zext             ) [ 00000000000000]
kernel_addr_2        (getelementptr    ) [ 00001000000000]
tmp12_0_0_mid2_v     (zext             ) [ 00000000000000]
tmp12_0_0_mid2       (mul              ) [ 00001100000000]
tmp12_1_0_mid2_v_v   (add              ) [ 00000000000000]
tmp12_1_0_mid2_v     (zext             ) [ 00000000000000]
tmp12_1_0_mid2       (mul              ) [ 00001110000000]
kernel_load_1        (load             ) [ 00000110000000]
kernel_load_2        (load             ) [ 00100111000000]
add_ln24_2           (add              ) [ 00000000000000]
zext_ln24_3          (zext             ) [ 00000000000000]
kernel_addr_3        (getelementptr    ) [ 00000100000000]
add_ln24_3           (add              ) [ 00000000000000]
zext_ln24_4          (zext             ) [ 00000000000000]
kernel_addr_4        (getelementptr    ) [ 00000100000000]
tmp12_2_0_mid2_v_v   (add              ) [ 00000000000000]
tmp12_2_0_mid2_v     (zext             ) [ 00000000000000]
tmp12_2_0_mid2       (mul              ) [ 00100111000000]
zext_ln40            (zext             ) [ 00111111111000]
add_ln42             (add              ) [ 00000000000000]
zext_ln42_1          (zext             ) [ 00000000000000]
input_addr           (getelementptr    ) [ 00000100000000]
out_w                (add              ) [ 01111111111110]
zext_ln42_2          (zext             ) [ 00100111000000]
add_ln42_2           (add              ) [ 00000000000000]
zext_ln42_3          (zext             ) [ 00000000000000]
input_addr_1         (getelementptr    ) [ 00000100000000]
kernel_load_3        (load             ) [ 00100011000000]
kernel_load_4        (load             ) [ 00110011100000]
add_ln24_4           (add              ) [ 00000000000000]
zext_ln24_5          (zext             ) [ 00000000000000]
kernel_addr_5        (getelementptr    ) [ 00000010000000]
add_ln24_5           (add              ) [ 00000000000000]
zext_ln24_6          (zext             ) [ 00000000000000]
kernel_addr_6        (getelementptr    ) [ 00000010000000]
mul_ln51_1           (mul              ) [ 00111011110000]
input_load           (load             ) [ 00000010000000]
input_load_1         (load             ) [ 00000010000000]
add_ln42_3           (add              ) [ 00000000000000]
zext_ln42_4          (zext             ) [ 00100011000000]
add_ln42_4           (add              ) [ 00000000000000]
zext_ln42_5          (zext             ) [ 00000000000000]
input_addr_2         (getelementptr    ) [ 00000010000000]
add_ln42_5           (add              ) [ 00000000000000]
zext_ln42_6          (zext             ) [ 00000000000000]
input_addr_3         (getelementptr    ) [ 00000010000000]
add_ln23             (add              ) [ 01111111111110]
sext_ln24            (sext             ) [ 00000000000000]
sext_ln24_1          (sext             ) [ 00000000000000]
kernel_load_5        (load             ) [ 00110001100000]
kernel_load_6        (load             ) [ 00111001110000]
add_ln24_6           (add              ) [ 00000000000000]
zext_ln24_7          (zext             ) [ 00000000000000]
kernel_addr_7        (getelementptr    ) [ 00100001000000]
add_ln24_7           (add              ) [ 00000000000000]
zext_ln24_8          (zext             ) [ 00000000000000]
kernel_addr_8        (getelementptr    ) [ 00100001000000]
select_ln24_2        (select           ) [ 01111111111110]
select_ln32          (select           ) [ 01111111111110]
sext_ln42            (sext             ) [ 00000000000000]
mul_ln42_2           (mul              ) [ 00000000000000]
trunc_ln             (partselect       ) [ 00110001100000]
sext_ln42_1          (sext             ) [ 00000000000000]
mul_ln42_3           (mul              ) [ 00000000000000]
trunc_ln51_s         (partselect       ) [ 00110001100000]
input_load_2         (load             ) [ 00100001000000]
input_load_3         (load             ) [ 00100001000000]
add_ln42_6           (add              ) [ 00000000000000]
zext_ln42_7          (zext             ) [ 00000000000000]
input_addr_4         (getelementptr    ) [ 00100001000000]
add_ln42_7           (add              ) [ 00000000000000]
zext_ln42_8          (zext             ) [ 00000000000000]
input_addr_5         (getelementptr    ) [ 00100001000000]
select_ln32_13       (select           ) [ 01111111111110]
br_ln23              (br               ) [ 00000000000000]
sext_ln24_2          (sext             ) [ 00000000000000]
sext_ln24_3          (sext             ) [ 00000000000000]
kernel_load_7        (load             ) [ 00011000110000]
kernel_load_8        (load             ) [ 00011100111000]
zext_ln24_9          (zext             ) [ 00000000000000]
bias_addr            (getelementptr    ) [ 00010000100000]
sext_ln42_2          (sext             ) [ 00000000000000]
mul_ln42_4           (mul              ) [ 00000000000000]
trunc_ln51_1         (partselect       ) [ 00010000100000]
sext_ln42_3          (sext             ) [ 00000000000000]
mul_ln42_5           (mul              ) [ 00000000000000]
trunc_ln51_2         (partselect       ) [ 00010000100000]
input_load_4         (load             ) [ 00010000100000]
input_load_5         (load             ) [ 00010000100000]
add_ln42_8           (add              ) [ 00000000000000]
zext_ln42_9          (zext             ) [ 00000000000000]
input_addr_6         (getelementptr    ) [ 00010000100000]
add_ln42_9           (add              ) [ 00000000000000]
zext_ln42_10         (zext             ) [ 00000000000000]
input_addr_7         (getelementptr    ) [ 00010000100000]
add_ln42_10          (add              ) [ 00010000100000]
sext_ln24_4          (sext             ) [ 00000000000000]
sext_ln24_5          (sext             ) [ 00000000000000]
bias_load            (load             ) [ 00000000000000]
sext_ln42_4          (sext             ) [ 00000000000000]
mul_ln42_6           (mul              ) [ 00000000000000]
trunc_ln51_3         (partselect       ) [ 00001000010000]
sext_ln42_5          (sext             ) [ 00000000000000]
mul_ln42_7           (mul              ) [ 00000000000000]
trunc_ln51_4         (partselect       ) [ 00001000010000]
input_load_6         (load             ) [ 00001000010000]
input_load_7         (load             ) [ 00001000010000]
zext_ln42_11         (zext             ) [ 00000000000000]
input_addr_8         (getelementptr    ) [ 00001000010000]
add_ln51_1           (add              ) [ 00000000000000]
add_ln51_2           (add              ) [ 00000000000000]
add_ln51_3           (add              ) [ 00000000000000]
add_ln51_4           (add              ) [ 00001110011100]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
mul_ln51             (mul              ) [ 00000000000000]
tmp13                (add              ) [ 00000000000000]
sext_ln24_6          (sext             ) [ 00000000000000]
sext_ln24_7          (sext             ) [ 00000000000000]
select_ln24_4        (select           ) [ 00000000000000]
select_ln24_6        (select           ) [ 00000000000000]
tmp13_mid1           (add              ) [ 00000000000000]
tmp14_mid2_v_v       (select           ) [ 00000100001000]
sext_ln42_6          (sext             ) [ 00000000000000]
mul_ln42_8           (mul              ) [ 00000000000000]
trunc_ln51_5         (partselect       ) [ 00000110001100]
sext_ln42_7          (sext             ) [ 00000000000000]
mul_ln42_9           (mul              ) [ 00000000000000]
trunc_ln51_6         (partselect       ) [ 00000110001100]
input_load_8         (load             ) [ 00000100001000]
add_ln51_5           (add              ) [ 00000110001100]
sext_ln24_8          (sext             ) [ 00000000000000]
tmp14_mid2_v         (zext             ) [ 00000000000000]
tmp14_mid2           (mul              ) [ 00000000000000]
sext_ln42_8          (sext             ) [ 00000000000000]
mul_ln42_10          (mul              ) [ 00000000000000]
trunc_ln51_7         (partselect       ) [ 00000010000100]
add_ln51             (add              ) [ 00100010000110]
add_ln51_6           (add              ) [ 00000000000000]
add_ln51_7           (add              ) [ 00000000000000]
add_ln51_8           (add              ) [ 00000000000000]
add_ln51_9           (add              ) [ 00100000000010]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
empty_58             (speclooptripcount) [ 00000000000000]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
zext_ln51_3          (zext             ) [ 00000000000000]
output_addr          (getelementptr    ) [ 00000000000000]
store_ln51           (store            ) [ 00000000000000]
br_ln33              (br               ) [ 01111111111110]
ret_ln0              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="output_width_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_height_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_width_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_height_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="2"/>
<pin id="141" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/3 kernel_load_2/3 kernel_load_3/4 kernel_load_4/4 kernel_load_5/5 kernel_load_6/5 kernel_load_7/6 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="kernel_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="kernel_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="kernel_addr_3_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="kernel_addr_4_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="input_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="1"/>
<pin id="174" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_1/4 input_load_2/5 input_load_3/5 input_load_4/6 input_load_5/6 input_load_6/7 input_load_7/7 input_load_8/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="kernel_addr_5_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="kernel_addr_6_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="input_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="14" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_addr_3_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="14" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernel_addr_7_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_addr_8_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_addr_4_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="input_addr_5_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="14" slack="0"/>
<pin id="244" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bias_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="input_addr_6_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="14" slack="0"/>
<pin id="265" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="input_addr_7_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="14" slack="0"/>
<pin id="273" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="input_addr_8_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="14" slack="0"/>
<pin id="281" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="output_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="14" slack="0"/>
<pin id="289" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln51_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/12 "/>
</bind>
</comp>

<comp id="298" class="1005" name="indvar_flatten48_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="1"/>
<pin id="300" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="indvar_flatten48_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="14" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="out_d_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="out_d_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="5" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="indvar_flatten_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="10" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="out_h_0_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="out_h_0_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="5" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="out_w_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="out_w_0_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="5" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="2"/>
<pin id="357" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="2"/>
<pin id="362" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_6 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2"/>
<pin id="366" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_2 kernel_load_7 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="2"/>
<pin id="370" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_3 kernel_load_8 "/>
</bind>
</comp>

<comp id="373" class="1005" name="reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 input_load_4 input_load_6 input_load_8 "/>
</bind>
</comp>

<comp id="378" class="1005" name="reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_3 input_load_5 input_load_7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln42_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln42_1_cast14_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1_cast14/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln51_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln51_1_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1_cast/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="empty_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_57_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln4_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="mul_ln4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="0" index="1" bw="10" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln33_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln51_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln27_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln27_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln27_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln27_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="7" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mul_ln42_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="1"/>
<pin id="472" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln42_2_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2_cast/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_0_0_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln23_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="out_d_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln32_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="1"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln24_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln51_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln27_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln27_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="shl_ln27_mid1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln27_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln27_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln24_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln24_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="mul_ln42_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="7" slack="1"/>
<pin id="554" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln24_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="9" slack="0"/>
<pin id="559" dir="0" index="2" bw="9" slack="0"/>
<pin id="560" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln24_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="9" slack="0"/>
<pin id="567" dir="0" index="2" bw="9" slack="0"/>
<pin id="568" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_5/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln33_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="1"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln24_7_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="1"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="out_h_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="empty_59_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_59/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="out_w_0_mid2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln42_2_cast_mid_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2_cast_mid/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_0_0_mid1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="9" slack="0"/>
<pin id="611" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp12_0_0_mid2_v_v_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="9" slack="0"/>
<pin id="617" dir="0" index="2" bw="9" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_0_0_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln32_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln24_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="1"/>
<pin id="631" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln24_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln24_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="1"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln24_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp12_0_0_mid2_v_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="1"/>
<pin id="650" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp12_0_0_mid2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="2"/>
<pin id="653" dir="0" index="1" bw="9" slack="0"/>
<pin id="654" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp12_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp12_1_0_mid2_v_v_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="1"/>
<pin id="659" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp12_1_0_mid2_v_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp12_1_0_mid2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="2"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp12_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln24_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="2"/>
<pin id="673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln24_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln24_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="2"/>
<pin id="683" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln24_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp12_2_0_mid2_v_v_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="0"/>
<pin id="692" dir="0" index="1" bw="9" slack="2"/>
<pin id="693" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp12_2_0_mid2_v_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="9" slack="0"/>
<pin id="697" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp12_2_0_mid2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="3"/>
<pin id="701" dir="0" index="1" bw="9" slack="0"/>
<pin id="702" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp12_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln40_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="2"/>
<pin id="706" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln42_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="0" index="1" bw="14" slack="1"/>
<pin id="710" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln42_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="14" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="out_w_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="5" slack="2"/>
<pin id="720" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln42_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln42_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="14" slack="1"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln42_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln24_4_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="3"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln24_5_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln24_5_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="3"/>
<pin id="749" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln24_6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="mul_ln51_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="3"/>
<pin id="758" dir="0" index="1" bw="6" slack="4"/>
<pin id="759" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51_1/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln42_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="0" index="1" bw="5" slack="3"/>
<pin id="763" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln42_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln42_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="2"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln42_5_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="14" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_5/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln42_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="1"/>
<pin id="781" dir="0" index="1" bw="14" slack="2"/>
<pin id="782" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln42_6_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_6/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln23_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="14" slack="4"/>
<pin id="791" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln24_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="3"/>
<pin id="796" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln24_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="2"/>
<pin id="800" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln24_6_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="4"/>
<pin id="805" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln24_7_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln24_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="4"/>
<pin id="815" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_7/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln24_8_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_8/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln24_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="4"/>
<pin id="824" dir="0" index="1" bw="5" slack="4"/>
<pin id="825" dir="0" index="2" bw="5" slack="4"/>
<pin id="826" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln32_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="4"/>
<pin id="830" dir="0" index="1" bw="5" slack="4"/>
<pin id="831" dir="0" index="2" bw="5" slack="4"/>
<pin id="832" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln42_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="1"/>
<pin id="835" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="0" index="1" bw="30" slack="0"/>
<pin id="840" dir="0" index="2" bw="5" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sext_ln42_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln51_s_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="0" index="1" bw="30" slack="0"/>
<pin id="853" dir="0" index="2" bw="5" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_s/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln42_6_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="14" slack="3"/>
<pin id="861" dir="0" index="1" bw="5" slack="2"/>
<pin id="862" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln42_7_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_7/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln42_7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="3"/>
<pin id="870" dir="0" index="1" bw="5" slack="1"/>
<pin id="871" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_7/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln42_8_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="14" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_8/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln32_13_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="4"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="0" index="2" bw="10" slack="4"/>
<pin id="881" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_13/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sext_ln24_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="3"/>
<pin id="885" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/7 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln24_3_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="2"/>
<pin id="889" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln24_9_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_9/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln42_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_2/7 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln51_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="0"/>
<pin id="901" dir="0" index="1" bw="30" slack="0"/>
<pin id="902" dir="0" index="2" bw="5" slack="0"/>
<pin id="903" dir="0" index="3" bw="6" slack="0"/>
<pin id="904" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln42_3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="1"/>
<pin id="910" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_3/7 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln51_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="0"/>
<pin id="914" dir="0" index="1" bw="30" slack="0"/>
<pin id="915" dir="0" index="2" bw="5" slack="0"/>
<pin id="916" dir="0" index="3" bw="6" slack="0"/>
<pin id="917" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_2/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln42_8_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="3"/>
<pin id="923" dir="0" index="1" bw="14" slack="3"/>
<pin id="924" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_8/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln42_9_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="0"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_9/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln42_9_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="3"/>
<pin id="932" dir="0" index="1" bw="5" slack="3"/>
<pin id="933" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_9/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln42_10_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="14" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_10/7 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln42_10_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="14" slack="3"/>
<pin id="941" dir="0" index="1" bw="5" slack="2"/>
<pin id="942" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_10/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln24_4_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="3"/>
<pin id="945" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/8 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sext_ln24_5_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="2"/>
<pin id="948" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/8 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sext_ln42_4_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="1"/>
<pin id="952" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_4/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="trunc_ln51_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="30" slack="0"/>
<pin id="957" dir="0" index="2" bw="5" slack="0"/>
<pin id="958" dir="0" index="3" bw="6" slack="0"/>
<pin id="959" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_3/8 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln42_5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_5/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="trunc_ln51_4_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="0"/>
<pin id="969" dir="0" index="1" bw="30" slack="0"/>
<pin id="970" dir="0" index="2" bw="5" slack="0"/>
<pin id="971" dir="0" index="3" bw="6" slack="0"/>
<pin id="972" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_4/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln42_11_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="14" slack="1"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_11/8 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln51_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="2"/>
<pin id="982" dir="0" index="1" bw="16" slack="0"/>
<pin id="983" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/8 "/>
</bind>
</comp>

<comp id="985" class="1004" name="add_ln51_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="1"/>
<pin id="987" dir="0" index="1" bw="16" slack="1"/>
<pin id="988" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln51_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="2"/>
<pin id="991" dir="0" index="1" bw="16" slack="0"/>
<pin id="992" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_3/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln51_4_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="0" index="1" bw="16" slack="0"/>
<pin id="997" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_4/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="mul_ln51_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="7"/>
<pin id="1002" dir="0" index="1" bw="6" slack="8"/>
<pin id="1003" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/9 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp13_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="7"/>
<pin id="1006" dir="0" index="1" bw="9" slack="0"/>
<pin id="1007" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/9 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln24_6_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="3"/>
<pin id="1011" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/9 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln24_7_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="2"/>
<pin id="1015" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="select_ln24_4_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="7"/>
<pin id="1019" dir="0" index="1" bw="9" slack="4"/>
<pin id="1020" dir="0" index="2" bw="9" slack="0"/>
<pin id="1021" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_4/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln24_6_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="7"/>
<pin id="1025" dir="0" index="1" bw="9" slack="4"/>
<pin id="1026" dir="0" index="2" bw="9" slack="0"/>
<pin id="1027" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp13_mid1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="7"/>
<pin id="1031" dir="0" index="1" bw="9" slack="0"/>
<pin id="1032" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13_mid1/9 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp14_mid2_v_v_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="7"/>
<pin id="1036" dir="0" index="1" bw="9" slack="0"/>
<pin id="1037" dir="0" index="2" bw="9" slack="0"/>
<pin id="1038" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp14_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sext_ln42_6_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="1"/>
<pin id="1043" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_6/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="trunc_ln51_5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="0" index="1" bw="30" slack="0"/>
<pin id="1048" dir="0" index="2" bw="5" slack="0"/>
<pin id="1049" dir="0" index="3" bw="6" slack="0"/>
<pin id="1050" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_5/9 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sext_ln42_7_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_7/9 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="trunc_ln51_6_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="0"/>
<pin id="1060" dir="0" index="1" bw="30" slack="0"/>
<pin id="1061" dir="0" index="2" bw="5" slack="0"/>
<pin id="1062" dir="0" index="3" bw="6" slack="0"/>
<pin id="1063" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_6/9 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="add_ln51_5_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="0" index="1" bw="16" slack="1"/>
<pin id="1070" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_5/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln24_8_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="3"/>
<pin id="1073" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp14_mid2_v_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="1"/>
<pin id="1077" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp14_mid2_v/10 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln42_8_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_8/10 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="trunc_ln51_7_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="0"/>
<pin id="1084" dir="0" index="1" bw="30" slack="0"/>
<pin id="1085" dir="0" index="2" bw="5" slack="0"/>
<pin id="1086" dir="0" index="3" bw="6" slack="0"/>
<pin id="1087" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_7/10 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln51_6_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="1"/>
<pin id="1093" dir="0" index="1" bw="16" slack="2"/>
<pin id="1094" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_6/11 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="add_ln51_7_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="2"/>
<pin id="1097" dir="0" index="1" bw="16" slack="0"/>
<pin id="1098" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_7/11 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="add_ln51_8_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="2"/>
<pin id="1102" dir="0" index="1" bw="16" slack="0"/>
<pin id="1103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_8/11 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="add_ln51_9_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="3"/>
<pin id="1107" dir="0" index="1" bw="16" slack="0"/>
<pin id="1108" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_9/11 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln51_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="14" slack="2"/>
<pin id="1112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/12 "/>
</bind>
</comp>

<comp id="1114" class="1007" name="mul_ln42_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="0" index="1" bw="16" slack="0"/>
<pin id="1117" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_2/6 "/>
</bind>
</comp>

<comp id="1121" class="1007" name="mul_ln42_3_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="0"/>
<pin id="1123" dir="0" index="1" bw="16" slack="0"/>
<pin id="1124" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_3/6 "/>
</bind>
</comp>

<comp id="1128" class="1007" name="mul_ln42_4_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="0"/>
<pin id="1130" dir="0" index="1" bw="16" slack="0"/>
<pin id="1131" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_4/7 "/>
</bind>
</comp>

<comp id="1135" class="1007" name="mul_ln42_5_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="0"/>
<pin id="1137" dir="0" index="1" bw="16" slack="0"/>
<pin id="1138" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_5/7 "/>
</bind>
</comp>

<comp id="1142" class="1007" name="mul_ln42_6_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="0"/>
<pin id="1144" dir="0" index="1" bw="16" slack="0"/>
<pin id="1145" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_6/8 "/>
</bind>
</comp>

<comp id="1149" class="1007" name="mul_ln42_7_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="16" slack="0"/>
<pin id="1152" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_7/8 "/>
</bind>
</comp>

<comp id="1156" class="1007" name="mul_ln42_8_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="0"/>
<pin id="1158" dir="0" index="1" bw="16" slack="0"/>
<pin id="1159" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_8/9 "/>
</bind>
</comp>

<comp id="1163" class="1007" name="mul_ln42_9_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_9/9 "/>
</bind>
</comp>

<comp id="1170" class="1007" name="grp_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="6" slack="6"/>
<pin id="1172" dir="0" index="1" bw="9" slack="0"/>
<pin id="1173" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="1174" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp14_mid2/10 add_ln51/10 "/>
</bind>
</comp>

<comp id="1176" class="1007" name="mul_ln42_10_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="0"/>
<pin id="1178" dir="0" index="1" bw="16" slack="0"/>
<pin id="1179" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_10/10 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="zext_ln42_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="9" slack="1"/>
<pin id="1185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="zext_ln42_1_cast14_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="14" slack="2"/>
<pin id="1191" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_1_cast14 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="zext_ln51_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="9" slack="4"/>
<pin id="1198" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="zext_ln51_1_cast_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="14" slack="9"/>
<pin id="1204" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln51_1_cast "/>
</bind>
</comp>

<comp id="1207" class="1005" name="empty_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="5" slack="1"/>
<pin id="1209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1212" class="1005" name="mul_ln4_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="1"/>
<pin id="1214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp_s_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="14" slack="1"/>
<pin id="1219" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1222" class="1005" name="icmp_ln33_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="zext_ln51_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="9" slack="7"/>
<pin id="1229" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln51_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="zext_ln42_2_cast_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="9" slack="7"/>
<pin id="1234" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln42_2_cast "/>
</bind>
</comp>

<comp id="1237" class="1005" name="icmp_ln23_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="out_d_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="5" slack="4"/>
<pin id="1243" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1246" class="1005" name="icmp_ln32_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="4"/>
<pin id="1248" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="select_ln24_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="4"/>
<pin id="1256" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="zext_ln51_2_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="9" slack="3"/>
<pin id="1261" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln51_2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="select_ln24_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="1"/>
<pin id="1266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="kernel_addr_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="1"/>
<pin id="1278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1281" class="1005" name="select_ln24_7_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="4"/>
<pin id="1283" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24_7 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="out_h_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="5" slack="4"/>
<pin id="1289" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1292" class="1005" name="out_w_0_mid2_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="5" slack="2"/>
<pin id="1294" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="zext_ln42_2_cast_mid_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="9" slack="7"/>
<pin id="1301" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln42_2_cast_mid "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp12_0_0_mid2_v_v_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1311" class="1005" name="add_ln32_1_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="10" slack="4"/>
<pin id="1313" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="kernel_addr_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="1"/>
<pin id="1318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="kernel_addr_2_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="1"/>
<pin id="1323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp12_0_0_mid2_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="14" slack="1"/>
<pin id="1328" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_0_0_mid2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp12_1_0_mid2_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="14" slack="2"/>
<pin id="1335" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp12_1_0_mid2 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="kernel_addr_3_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="1"/>
<pin id="1342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="kernel_addr_4_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp12_2_0_mid2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="14" slack="3"/>
<pin id="1352" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp12_2_0_mid2 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="zext_ln40_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="14" slack="1"/>
<pin id="1359" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="input_addr_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="14" slack="1"/>
<pin id="1366" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1369" class="1005" name="out_w_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="5" slack="1"/>
<pin id="1371" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1374" class="1005" name="zext_ln42_2_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="14" slack="2"/>
<pin id="1376" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_2 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="input_addr_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="14" slack="1"/>
<pin id="1382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="kernel_load_4_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="16" slack="3"/>
<pin id="1387" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_4 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="kernel_addr_5_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="8" slack="1"/>
<pin id="1392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="kernel_addr_6_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="1"/>
<pin id="1397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="mul_ln51_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="9" slack="4"/>
<pin id="1402" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln51_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="zext_ln42_4_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="14" slack="1"/>
<pin id="1408" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_4 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="input_addr_2_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="14" slack="1"/>
<pin id="1414" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="input_addr_3_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="14" slack="1"/>
<pin id="1419" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="add_ln23_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="14" slack="1"/>
<pin id="1424" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="kernel_addr_7_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="8" slack="1"/>
<pin id="1429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="kernel_addr_8_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="1"/>
<pin id="1434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="select_ln24_2_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="5" slack="1"/>
<pin id="1439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="select_ln32_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="5" slack="1"/>
<pin id="1445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="trunc_ln_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="16" slack="2"/>
<pin id="1450" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1453" class="1005" name="trunc_ln51_s_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="16" slack="2"/>
<pin id="1455" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51_s "/>
</bind>
</comp>

<comp id="1458" class="1005" name="input_addr_4_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="14" slack="1"/>
<pin id="1460" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="input_addr_5_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="14" slack="1"/>
<pin id="1465" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="select_ln32_13_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="10" slack="1"/>
<pin id="1470" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_13 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="bias_addr_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="4" slack="1"/>
<pin id="1475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="trunc_ln51_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="16" slack="1"/>
<pin id="1480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="trunc_ln51_2_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="16" slack="1"/>
<pin id="1485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="input_addr_6_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="14" slack="1"/>
<pin id="1490" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="input_addr_7_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="14" slack="1"/>
<pin id="1495" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="add_ln42_10_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="14" slack="1"/>
<pin id="1500" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_10 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="trunc_ln51_3_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="16" slack="1"/>
<pin id="1505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_3 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="trunc_ln51_4_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="16" slack="1"/>
<pin id="1510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_4 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="input_addr_8_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="14" slack="1"/>
<pin id="1515" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="add_ln51_4_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="16" slack="3"/>
<pin id="1520" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln51_4 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp14_mid2_v_v_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="9" slack="1"/>
<pin id="1525" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp14_mid2_v_v "/>
</bind>
</comp>

<comp id="1528" class="1005" name="trunc_ln51_5_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="16" slack="2"/>
<pin id="1530" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51_5 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="trunc_ln51_6_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="16" slack="2"/>
<pin id="1535" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51_6 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="add_ln51_5_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="16" slack="2"/>
<pin id="1540" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln51_5 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="trunc_ln51_7_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="1"/>
<pin id="1545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_7 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="add_ln51_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="14" slack="2"/>
<pin id="1550" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="add_ln51_9_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="16" slack="1"/>
<pin id="1555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="159" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="117" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="117" pin="7"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="117" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="117" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="117" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="117" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="166" pin="7"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="166" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="166" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="166" pin="7"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="98" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="104" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="383" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="92" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="86" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="86" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="92" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="403" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="411" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="403" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="314" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="314" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="314" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="443" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="439" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="337" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="302" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="314" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="326" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="24" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="337" pin="4"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="489" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="489" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="489" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="32" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="512" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="495" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="463" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="555"><net_src comp="508" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="495" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="469" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="495" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="551" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="478" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="348" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="495" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="34" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="500" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="577" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="495" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="24" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="348" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="584" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="556" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="577" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="608" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="564" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="38" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="326" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="40" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="642"><net_src comp="42" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="44" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="46" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="684"><net_src comp="48" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="694"><net_src comp="50" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="721"><net_src comp="34" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="740"><net_src comp="52" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="750"><net_src comp="54" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="764"><net_src comp="56" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="786"><net_src comp="779" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="792"><net_src comp="58" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="298" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="355" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="360" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="60" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="816"><net_src comp="62" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="827"><net_src comp="310" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="836"><net_src comp="373" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="64" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="66" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="845"><net_src comp="68" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="849"><net_src comp="378" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="856"><net_src comp="64" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="66" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="68" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="866"><net_src comp="859" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="875"><net_src comp="868" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="882"><net_src comp="38" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="364" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="368" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="891" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="898"><net_src comp="373" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="905"><net_src comp="64" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="66" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="68" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="911"><net_src comp="378" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="918"><net_src comp="64" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="66" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="920"><net_src comp="68" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="928"><net_src comp="921" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="937"><net_src comp="930" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="949"><net_src comp="355" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="373" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="960"><net_src comp="64" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="66" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="962"><net_src comp="68" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="966"><net_src comp="378" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="973"><net_src comp="64" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="66" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="975"><net_src comp="68" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="979"><net_src comp="976" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="984"><net_src comp="255" pin="3"/><net_sink comp="980" pin=1"/></net>

<net id="993"><net_src comp="985" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="980" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="989" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1008"><net_src comp="1000" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1012"><net_src comp="360" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="364" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="1000" pin="2"/><net_sink comp="1017" pin=2"/></net>

<net id="1028"><net_src comp="1004" pin="2"/><net_sink comp="1023" pin=2"/></net>

<net id="1033"><net_src comp="1017" pin="3"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1040"><net_src comp="1023" pin="3"/><net_sink comp="1034" pin=2"/></net>

<net id="1044"><net_src comp="373" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1051"><net_src comp="64" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="66" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1053"><net_src comp="68" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1057"><net_src comp="378" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="64" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="66" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1066"><net_src comp="68" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1074"><net_src comp="368" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1081"><net_src comp="373" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1088"><net_src comp="64" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="66" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1090"><net_src comp="68" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1099"><net_src comp="1091" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="1095" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="1110" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1118"><net_src comp="833" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="794" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1120"><net_src comp="1114" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="1125"><net_src comp="846" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="798" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="1132"><net_src comp="895" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="883" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1134"><net_src comp="1128" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="1139"><net_src comp="908" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="887" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1141"><net_src comp="1135" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="1146"><net_src comp="950" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="943" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="1142" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="1153"><net_src comp="963" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="946" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1155"><net_src comp="1149" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="1160"><net_src comp="1041" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1009" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1162"><net_src comp="1156" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1167"><net_src comp="1054" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1013" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1169"><net_src comp="1163" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1175"><net_src comp="1075" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1078" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1071" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1182"><net_src comp="1176" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1186"><net_src comp="387" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1192"><net_src comp="391" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1195"><net_src comp="1189" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1199"><net_src comp="395" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1205"><net_src comp="399" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1210"><net_src comp="403" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1215"><net_src comp="419" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1220"><net_src comp="425" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1225"><net_src comp="433" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1230"><net_src comp="439" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1235"><net_src comp="474" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1240"><net_src comp="484" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="489" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1249"><net_src comp="495" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1253"><net_src comp="1246" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1257"><net_src comp="500" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="1262"><net_src comp="508" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1267"><net_src comp="538" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1270"><net_src comp="1264" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1271"><net_src comp="1264" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1272"><net_src comp="1264" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1273"><net_src comp="1264" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1274"><net_src comp="1264" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1275"><net_src comp="1264" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1279"><net_src comp="110" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1284"><net_src comp="577" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1290"><net_src comp="584" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1295"><net_src comp="596" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1302"><net_src comp="604" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1307"><net_src comp="614" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1314"><net_src comp="622" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="1319"><net_src comp="123" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1324"><net_src comp="131" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1329"><net_src comp="651" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1336"><net_src comp="665" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1343"><net_src comp="143" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1348"><net_src comp="151" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1353"><net_src comp="699" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1356"><net_src comp="1350" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1360"><net_src comp="704" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1367"><net_src comp="159" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1372"><net_src comp="717" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1377"><net_src comp="722" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1383"><net_src comp="176" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1388"><net_src comp="117" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1393"><net_src comp="184" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1398"><net_src comp="192" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1403"><net_src comp="756" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1409"><net_src comp="765" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1415"><net_src comp="200" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1420"><net_src comp="208" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1425"><net_src comp="788" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1430"><net_src comp="216" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1435"><net_src comp="224" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1440"><net_src comp="822" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1446"><net_src comp="828" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1451"><net_src comp="837" pin="4"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1456"><net_src comp="850" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1461"><net_src comp="232" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1466"><net_src comp="240" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1471"><net_src comp="877" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1476"><net_src comp="248" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1481"><net_src comp="899" pin="4"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1486"><net_src comp="912" pin="4"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1491"><net_src comp="261" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1496"><net_src comp="269" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1501"><net_src comp="939" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1506"><net_src comp="954" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1511"><net_src comp="967" pin="4"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1516"><net_src comp="277" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1521"><net_src comp="994" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1526"><net_src comp="1034" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1531"><net_src comp="1045" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1536"><net_src comp="1058" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1541"><net_src comp="1067" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1546"><net_src comp="1082" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1551"><net_src comp="1170" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1556"><net_src comp="1105" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="292" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {4 5 6 7 8 9 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {7 8 }
	Port: depthwise_conv2d_fix.2 : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		zext_ln42_1_cast14 : 1
		zext_ln4 : 1
		zext_ln4_1 : 1
		mul_ln4 : 2
		tmp_s : 3
		icmp_ln33 : 1
	State 2
		zext_ln51_1 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		zext_ln27_1 : 3
		add_ln27 : 4
		mul_ln42 : 2
		zext_ln42_2_cast : 1
		tmp_0_0 : 3
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		select_ln24 : 2
		zext_ln51_2 : 2
		zext_ln27_2 : 2
		trunc_ln27_1 : 2
		shl_ln27_mid1 : 3
		zext_ln27_3 : 4
		add_ln27_1 : 5
		select_ln24_1 : 6
		zext_ln24 : 7
		kernel_addr : 8
		kernel_load : 9
		mul_ln42_1 : 3
		select_ln24_3 : 4
		select_ln24_5 : 4
		icmp_ln33_1 : 1
		select_ln24_7 : 2
		out_h : 3
		empty_59 : 3
		out_w_0_mid2 : 3
		zext_ln42_2_cast_mid : 4
		tmp_0_0_mid1 : 5
		tmp12_0_0_mid2_v_v : 6
		add_ln32_1 : 1
	State 3
		zext_ln24_1 : 1
		kernel_addr_1 : 2
		kernel_load_1 : 3
		zext_ln24_2 : 1
		kernel_addr_2 : 2
		kernel_load_2 : 3
		tmp12_0_0_mid2 : 1
		tmp12_1_0_mid2_v : 1
		tmp12_1_0_mid2 : 2
	State 4
		zext_ln24_3 : 1
		kernel_addr_3 : 2
		kernel_load_3 : 3
		zext_ln24_4 : 1
		kernel_addr_4 : 2
		kernel_load_4 : 3
		tmp12_2_0_mid2_v : 1
		tmp12_2_0_mid2 : 2
		add_ln42 : 1
		zext_ln42_1 : 2
		input_addr : 3
		input_load : 4
		zext_ln42_2 : 1
		add_ln42_2 : 2
		zext_ln42_3 : 3
		input_addr_1 : 4
		input_load_1 : 5
	State 5
		zext_ln24_5 : 1
		kernel_addr_5 : 2
		kernel_load_5 : 3
		zext_ln24_6 : 1
		kernel_addr_6 : 2
		kernel_load_6 : 3
		zext_ln42_4 : 1
		add_ln42_4 : 2
		zext_ln42_5 : 3
		input_addr_2 : 4
		input_load_2 : 5
		zext_ln42_6 : 1
		input_addr_3 : 2
		input_load_3 : 3
	State 6
		zext_ln24_7 : 1
		kernel_addr_7 : 2
		kernel_load_7 : 3
		zext_ln24_8 : 1
		kernel_addr_8 : 2
		kernel_load_8 : 3
		mul_ln42_2 : 1
		trunc_ln : 2
		mul_ln42_3 : 1
		trunc_ln51_s : 2
		zext_ln42_7 : 1
		input_addr_4 : 2
		input_load_4 : 3
		zext_ln42_8 : 1
		input_addr_5 : 2
		input_load_5 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln42_4 : 1
		trunc_ln51_1 : 2
		mul_ln42_5 : 1
		trunc_ln51_2 : 2
		zext_ln42_9 : 1
		input_addr_6 : 2
		input_load_6 : 3
		zext_ln42_10 : 1
		input_addr_7 : 2
		input_load_7 : 3
	State 8
		mul_ln42_6 : 1
		trunc_ln51_3 : 2
		mul_ln42_7 : 1
		trunc_ln51_4 : 2
		input_addr_8 : 1
		input_load_8 : 2
		add_ln51_1 : 1
		add_ln51_3 : 1
		add_ln51_4 : 2
	State 9
		tmp13 : 1
		select_ln24_4 : 1
		select_ln24_6 : 2
		tmp13_mid1 : 2
		tmp14_mid2_v_v : 3
		mul_ln42_8 : 1
		trunc_ln51_5 : 2
		mul_ln42_9 : 1
		trunc_ln51_6 : 2
	State 10
		tmp14_mid2 : 1
		mul_ln42_10 : 1
		trunc_ln51_7 : 2
		add_ln51 : 2
	State 11
		add_ln51_7 : 1
		add_ln51_8 : 2
		add_ln51_9 : 3
	State 12
		output_addr : 1
		store_ln51 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_463        |    0    |    0    |    15   |
|          |         tmp_0_0_fu_478        |    0    |    0    |    15   |
|          |          out_d_fu_489         |    0    |    0    |    15   |
|          |       add_ln27_1_fu_532       |    0    |    0    |    15   |
|          |          out_h_fu_584         |    0    |    0    |    15   |
|          |      tmp_0_0_mid1_fu_608      |    0    |    0    |    15   |
|          |       add_ln32_1_fu_622       |    0    |    0    |    14   |
|          |        add_ln24_fu_628        |    0    |    0    |    15   |
|          |       add_ln24_1_fu_638       |    0    |    0    |    15   |
|          |   tmp12_1_0_mid2_v_v_fu_656   |    0    |    0    |    15   |
|          |       add_ln24_2_fu_670       |    0    |    0    |    15   |
|          |       add_ln24_3_fu_680       |    0    |    0    |    15   |
|          |   tmp12_2_0_mid2_v_v_fu_690   |    0    |    0    |    15   |
|          |        add_ln42_fu_707        |    0    |    0    |    19   |
|          |          out_w_fu_717         |    0    |    0    |    15   |
|          |       add_ln42_2_fu_726       |    0    |    0    |    19   |
|          |       add_ln24_4_fu_736       |    0    |    0    |    15   |
|          |       add_ln24_5_fu_746       |    0    |    0    |    15   |
|          |       add_ln42_3_fu_760       |    0    |    0    |    15   |
|    add   |       add_ln42_4_fu_769       |    0    |    0    |    19   |
|          |       add_ln42_5_fu_779       |    0    |    0    |    19   |
|          |        add_ln23_fu_788        |    0    |    0    |    19   |
|          |       add_ln24_6_fu_802       |    0    |    0    |    15   |
|          |       add_ln24_7_fu_812       |    0    |    0    |    15   |
|          |       add_ln42_6_fu_859       |    0    |    0    |    19   |
|          |       add_ln42_7_fu_868       |    0    |    0    |    19   |
|          |       add_ln42_8_fu_921       |    0    |    0    |    19   |
|          |       add_ln42_9_fu_930       |    0    |    0    |    19   |
|          |       add_ln42_10_fu_939      |    0    |    0    |    19   |
|          |       add_ln51_1_fu_980       |    0    |    0    |    23   |
|          |       add_ln51_2_fu_985       |    0    |    0    |    23   |
|          |       add_ln51_3_fu_989       |    0    |    0    |    16   |
|          |       add_ln51_4_fu_994       |    0    |    0    |    16   |
|          |         tmp13_fu_1004         |    0    |    0    |    15   |
|          |       tmp13_mid1_fu_1029      |    0    |    0    |    15   |
|          |       add_ln51_5_fu_1067      |    0    |    0    |    23   |
|          |       add_ln51_6_fu_1091      |    0    |    0    |    16   |
|          |       add_ln51_7_fu_1095      |    0    |    0    |    16   |
|          |       add_ln51_8_fu_1100      |    0    |    0    |    16   |
|          |       add_ln51_9_fu_1105      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_419        |    0    |    0    |    17   |
|          |        mul_ln42_fu_469        |    0    |    0    |    33   |
|          |       mul_ln42_1_fu_551       |    0    |    0    |    33   |
|          |     tmp12_0_0_mid2_fu_651     |    0    |    0    |    51   |
|          |     tmp12_1_0_mid2_fu_665     |    0    |    0    |    51   |
|          |     tmp12_2_0_mid2_fu_699     |    0    |    0    |    51   |
|          |       mul_ln51_1_fu_756       |    0    |    0    |    26   |
|          |        mul_ln51_fu_1000       |    0    |    0    |    26   |
|    mul   |       mul_ln42_2_fu_1114      |    1    |    0    |    0    |
|          |       mul_ln42_3_fu_1121      |    1    |    0    |    0    |
|          |       mul_ln42_4_fu_1128      |    1    |    0    |    0    |
|          |       mul_ln42_5_fu_1135      |    1    |    0    |    0    |
|          |       mul_ln42_6_fu_1142      |    1    |    0    |    0    |
|          |       mul_ln42_7_fu_1149      |    1    |    0    |    0    |
|          |       mul_ln42_8_fu_1156      |    1    |    0    |    0    |
|          |       mul_ln42_9_fu_1163      |    1    |    0    |    0    |
|          |      mul_ln42_10_fu_1176      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln24_fu_500      |    0    |    0    |    5    |
|          |      select_ln24_1_fu_538     |    0    |    0    |    8    |
|          |      select_ln24_3_fu_556     |    0    |    0    |    9    |
|          |      select_ln24_5_fu_564     |    0    |    0    |    9    |
|          |      select_ln24_7_fu_577     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_596      |    0    |    0    |    5    |
|  select  |   tmp12_0_0_mid2_v_v_fu_614   |    0    |    0    |    9    |
|          |      select_ln24_2_fu_822     |    0    |    0    |    5    |
|          |       select_ln32_fu_828      |    0    |    0    |    5    |
|          |     select_ln32_13_fu_877     |    0    |    0    |    10   |
|          |     select_ln24_4_fu_1017     |    0    |    0    |    9    |
|          |     select_ln24_6_fu_1023     |    0    |    0    |    9    |
|          |     tmp14_mid2_v_v_fu_1034    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_433       |    0    |    0    |    11   |
|   icmp   |        icmp_ln23_fu_484       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_495       |    0    |    0    |    13   |
|          |       icmp_ln33_1_fu_572      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_59_fu_590        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1170          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_86 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_92 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_98  |    0    |    0    |    0    |
|          | input_height_read_read_fu_104 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln4_fu_383        |    0    |    0    |    0    |
|          |        sext_ln24_fu_794       |    0    |    0    |    0    |
|          |       sext_ln24_1_fu_798      |    0    |    0    |    0    |
|          |        sext_ln42_fu_833       |    0    |    0    |    0    |
|          |       sext_ln42_1_fu_846      |    0    |    0    |    0    |
|          |       sext_ln24_2_fu_883      |    0    |    0    |    0    |
|          |       sext_ln24_3_fu_887      |    0    |    0    |    0    |
|          |       sext_ln42_2_fu_895      |    0    |    0    |    0    |
|          |       sext_ln42_3_fu_908      |    0    |    0    |    0    |
|   sext   |       sext_ln24_4_fu_943      |    0    |    0    |    0    |
|          |       sext_ln24_5_fu_946      |    0    |    0    |    0    |
|          |       sext_ln42_4_fu_950      |    0    |    0    |    0    |
|          |       sext_ln42_5_fu_963      |    0    |    0    |    0    |
|          |      sext_ln24_6_fu_1009      |    0    |    0    |    0    |
|          |      sext_ln24_7_fu_1013      |    0    |    0    |    0    |
|          |      sext_ln42_6_fu_1041      |    0    |    0    |    0    |
|          |      sext_ln42_7_fu_1054      |    0    |    0    |    0    |
|          |      sext_ln24_8_fu_1071      |    0    |    0    |    0    |
|          |      sext_ln42_8_fu_1078      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln42_fu_387       |    0    |    0    |    0    |
|          |   zext_ln42_1_cast14_fu_391   |    0    |    0    |    0    |
|          |        zext_ln51_fu_395       |    0    |    0    |    0    |
|          |    zext_ln51_1_cast_fu_399    |    0    |    0    |    0    |
|          |        zext_ln4_fu_411        |    0    |    0    |    0    |
|          |       zext_ln4_1_fu_415       |    0    |    0    |    0    |
|          |       zext_ln51_1_fu_439      |    0    |    0    |    0    |
|          |        zext_ln27_fu_443       |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_459      |    0    |    0    |    0    |
|          |    zext_ln42_2_cast_fu_474    |    0    |    0    |    0    |
|          |       zext_ln51_2_fu_508      |    0    |    0    |    0    |
|          |       zext_ln27_2_fu_512      |    0    |    0    |    0    |
|          |       zext_ln27_3_fu_528      |    0    |    0    |    0    |
|          |        zext_ln24_fu_546       |    0    |    0    |    0    |
|          |  zext_ln42_2_cast_mid_fu_604  |    0    |    0    |    0    |
|          |       zext_ln24_1_fu_633      |    0    |    0    |    0    |
|          |       zext_ln24_2_fu_643      |    0    |    0    |    0    |
|          |    tmp12_0_0_mid2_v_fu_648    |    0    |    0    |    0    |
|          |    tmp12_1_0_mid2_v_fu_661    |    0    |    0    |    0    |
|          |       zext_ln24_3_fu_675      |    0    |    0    |    0    |
|   zext   |       zext_ln24_4_fu_685      |    0    |    0    |    0    |
|          |    tmp12_2_0_mid2_v_fu_695    |    0    |    0    |    0    |
|          |        zext_ln40_fu_704       |    0    |    0    |    0    |
|          |       zext_ln42_1_fu_712      |    0    |    0    |    0    |
|          |       zext_ln42_2_fu_722      |    0    |    0    |    0    |
|          |       zext_ln42_3_fu_731      |    0    |    0    |    0    |
|          |       zext_ln24_5_fu_741      |    0    |    0    |    0    |
|          |       zext_ln24_6_fu_751      |    0    |    0    |    0    |
|          |       zext_ln42_4_fu_765      |    0    |    0    |    0    |
|          |       zext_ln42_5_fu_774      |    0    |    0    |    0    |
|          |       zext_ln42_6_fu_783      |    0    |    0    |    0    |
|          |       zext_ln24_7_fu_807      |    0    |    0    |    0    |
|          |       zext_ln24_8_fu_817      |    0    |    0    |    0    |
|          |       zext_ln42_7_fu_863      |    0    |    0    |    0    |
|          |       zext_ln42_8_fu_872      |    0    |    0    |    0    |
|          |       zext_ln24_9_fu_891      |    0    |    0    |    0    |
|          |       zext_ln42_9_fu_925      |    0    |    0    |    0    |
|          |      zext_ln42_10_fu_934      |    0    |    0    |    0    |
|          |      zext_ln42_11_fu_976      |    0    |    0    |    0    |
|          |      tmp14_mid2_v_fu_1075     |    0    |    0    |    0    |
|          |      zext_ln51_3_fu_1110      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_403         |    0    |    0    |    0    |
|   trunc  |        empty_57_fu_407        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_447       |    0    |    0    |    0    |
|          |      trunc_ln27_1_fu_516      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_425         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_451         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_520     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_837        |    0    |    0    |    0    |
|          |      trunc_ln51_s_fu_850      |    0    |    0    |    0    |
|          |      trunc_ln51_1_fu_899      |    0    |    0    |    0    |
|          |      trunc_ln51_2_fu_912      |    0    |    0    |    0    |
|partselect|      trunc_ln51_3_fu_954      |    0    |    0    |    0    |
|          |      trunc_ln51_4_fu_967      |    0    |    0    |    0    |
|          |      trunc_ln51_5_fu_1045     |    0    |    0    |    0    |
|          |      trunc_ln51_6_fu_1058     |    0    |    0    |    0    |
|          |      trunc_ln51_7_fu_1082     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   1101  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln23_reg_1422      |   14   |
|     add_ln32_1_reg_1311     |   10   |
|     add_ln42_10_reg_1498    |   14   |
|     add_ln51_4_reg_1518     |   16   |
|     add_ln51_5_reg_1538     |   16   |
|     add_ln51_9_reg_1553     |   16   |
|      add_ln51_reg_1548      |   14   |
|      bias_addr_reg_1473     |    4   |
|        empty_reg_1207       |    5   |
|      icmp_ln23_reg_1237     |    1   |
|      icmp_ln32_reg_1246     |    1   |
|      icmp_ln33_reg_1222     |    1   |
|   indvar_flatten48_reg_298  |   14   |
|    indvar_flatten_reg_322   |   10   |
|    input_addr_1_reg_1380    |   14   |
|    input_addr_2_reg_1412    |   14   |
|    input_addr_3_reg_1417    |   14   |
|    input_addr_4_reg_1458    |   14   |
|    input_addr_5_reg_1463    |   14   |
|    input_addr_6_reg_1488    |   14   |
|    input_addr_7_reg_1493    |   14   |
|    input_addr_8_reg_1513    |   14   |
|     input_addr_reg_1364     |   14   |
|    kernel_addr_1_reg_1316   |    8   |
|    kernel_addr_2_reg_1321   |    8   |
|    kernel_addr_3_reg_1340   |    8   |
|    kernel_addr_4_reg_1345   |    8   |
|    kernel_addr_5_reg_1390   |    8   |
|    kernel_addr_6_reg_1395   |    8   |
|    kernel_addr_7_reg_1427   |    8   |
|    kernel_addr_8_reg_1432   |    8   |
|     kernel_addr_reg_1276    |    8   |
|    kernel_load_4_reg_1385   |   16   |
|       mul_ln4_reg_1212      |   10   |
|     mul_ln51_1_reg_1400     |    9   |
|       out_d_0_reg_310       |    5   |
|        out_d_reg_1241       |    5   |
|       out_h_0_reg_333       |    5   |
|        out_h_reg_1287       |    5   |
|    out_w_0_mid2_reg_1292    |    5   |
|       out_w_0_reg_344       |    5   |
|        out_w_reg_1369       |    5   |
|           reg_355           |   16   |
|           reg_360           |   16   |
|           reg_364           |   16   |
|           reg_368           |   16   |
|           reg_373           |   16   |
|           reg_378           |   16   |
|    select_ln24_1_reg_1264   |    8   |
|    select_ln24_2_reg_1437   |    5   |
|    select_ln24_7_reg_1281   |    1   |
|     select_ln24_reg_1254    |    5   |
|   select_ln32_13_reg_1468   |   10   |
|     select_ln32_reg_1443    |    5   |
|   tmp12_0_0_mid2_reg_1326   |   14   |
| tmp12_0_0_mid2_v_v_reg_1304 |    9   |
|   tmp12_1_0_mid2_reg_1333   |   14   |
|   tmp12_2_0_mid2_reg_1350   |   14   |
|   tmp14_mid2_v_v_reg_1523   |    9   |
|        tmp_s_reg_1217       |   14   |
|    trunc_ln51_1_reg_1478    |   16   |
|    trunc_ln51_2_reg_1483    |   16   |
|    trunc_ln51_3_reg_1503    |   16   |
|    trunc_ln51_4_reg_1508    |   16   |
|    trunc_ln51_5_reg_1528    |   16   |
|    trunc_ln51_6_reg_1533    |   16   |
|    trunc_ln51_7_reg_1543    |   16   |
|    trunc_ln51_s_reg_1453    |   16   |
|      trunc_ln_reg_1448      |   16   |
|      zext_ln40_reg_1357     |   14   |
| zext_ln42_1_cast14_reg_1189 |   14   |
|zext_ln42_2_cast_mid_reg_1299|    9   |
|  zext_ln42_2_cast_reg_1232  |    9   |
|     zext_ln42_2_reg_1374    |   14   |
|     zext_ln42_4_reg_1406    |   14   |
|      zext_ln42_reg_1183     |    9   |
|  zext_ln51_1_cast_reg_1202  |   14   |
|     zext_ln51_1_reg_1227    |    9   |
|     zext_ln51_2_reg_1259    |    9   |
|      zext_ln51_reg_1196     |    9   |
+-----------------------------+--------+
|            Total            |   876  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_117    |  p0  |  10  |   8  |   80   ||    47   |
|     grp_access_fu_117    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_166    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_166    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_255    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten48_reg_298 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_310     |  p0  |   2  |   5  |   10   ||    9    |
|          reg_355         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_368         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_373         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_378         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1170       |  p0  |   2  |   6  |   12   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   406  || 22.2564 ||   248   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |  1101  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   248  |
|  Register |    -   |    -   |   876  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   22   |   876  |  1349  |
+-----------+--------+--------+--------+--------+
