Classic Timing Analyzer report for test2
Mon Dec 23 23:48:22 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.727 ns                         ; trig~reg0 ; trig      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 259.94 MHz ( period = 3.847 ns ) ; count[7]  ; trig~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 259.94 MHz ( period = 3.847 ns )               ; count[7]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.553 ns                ;
; N/A   ; 263.09 MHz ( period = 3.801 ns )               ; count[16] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.540 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; count[4]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; count[6]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.416 ns                ;
; N/A   ; 272.11 MHz ( period = 3.675 ns )               ; count[0]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.381 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[14] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.334 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.284 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.284 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[15] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.027 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[12] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[3]  ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[4]  ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[5]  ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[14] ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[13] ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[15] ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[16] ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[12] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[3]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[4]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[5]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[2]  ; clk        ; clk      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[12] ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[14] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; count[14] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; count[13] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; count[15] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[3]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[4]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[5]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[12] ; count[14] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[12] ; count[13] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[12] ; count[15] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[12] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[5]  ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[11] ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[13] ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[15] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[13] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[1]  ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[14] ; count[15] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[11] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[5]  ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[13] ; count[15] ; clk        ; clk      ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[10] ; clk        ; clk      ; None                        ; None                      ; 1.814 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[2]  ; clk        ; clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; count[12] ; clk        ; clk      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[4]  ; clk        ; clk      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[13] ; count[14] ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[4]  ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[9]  ; count[9]  ; clk        ; clk      ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[10] ; count[10] ; clk        ; clk      ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[7]  ; count[7]  ; clk        ; clk      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[15] ; count[15] ; clk        ; clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[5]  ; count[5]  ; clk        ; clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[0]  ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[14] ; count[14] ; clk        ; clk      ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[1]  ; clk        ; clk      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[2]  ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[11] ; count[11] ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[3]  ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[12] ; count[12] ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[6]  ; count[6]  ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[13] ; count[13] ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[8]  ; count[8]  ; clk        ; clk      ; None                        ; None                      ; 1.122 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[16] ; count[16] ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; trig~reg0 ; trig~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.114 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.727 ns   ; trig~reg0 ; trig ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 23 23:48:22 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test2 -c test2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 259.94 MHz between source register "count[7]" and destination register "trig~reg0" (period= 3.847 ns)
    Info: + Longest register to register delay is 3.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y10_N9; Fanout = 4; REG Node = 'count[7]'
        Info: 2: + IC(1.295 ns) + CELL(0.590 ns) = 1.885 ns; Loc. = LC_X25_Y9_N4; Fanout = 1; COMB Node = 'Equal1~2'
        Info: 3: + IC(0.453 ns) + CELL(0.292 ns) = 2.630 ns; Loc. = LC_X25_Y9_N7; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 4: + IC(0.445 ns) + CELL(0.478 ns) = 3.553 ns; Loc. = LC_X25_Y9_N3; Fanout = 2; REG Node = 'trig~reg0'
        Info: Total cell delay = 1.360 ns ( 38.28 % )
        Info: Total interconnect delay = 2.193 ns ( 61.72 % )
    Info: - Smallest clock skew is -0.033 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.909 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X25_Y9_N3; Fanout = 2; REG Node = 'trig~reg0'
            Info: Total cell delay = 2.180 ns ( 74.94 % )
            Info: Total interconnect delay = 0.729 ns ( 25.06 % )
        Info: - Longest clock path from clock "clk" to source register is 2.942 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X26_Y10_N9; Fanout = 4; REG Node = 'count[7]'
            Info: Total cell delay = 2.180 ns ( 74.10 % )
            Info: Total interconnect delay = 0.762 ns ( 25.90 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "clk" to destination pin "trig" through register "trig~reg0" is 7.727 ns
    Info: + Longest clock path from clock "clk" to source register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X25_Y9_N3; Fanout = 2; REG Node = 'trig~reg0'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y9_N3; Fanout = 2; REG Node = 'trig~reg0'
        Info: 2: + IC(2.470 ns) + CELL(2.124 ns) = 4.594 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'trig'
        Info: Total cell delay = 2.124 ns ( 46.23 % )
        Info: Total interconnect delay = 2.470 ns ( 53.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon Dec 23 23:48:22 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


