@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|User-specified initial value defined for instance fsm_state[2:0] is being ignored due to limitations in architecture. 
@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 61 sequential elements including vga_inst.row[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Found inferred clock top|CAMERA_PCLOCK which controls 21 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
