# <div align="center"> Lab 5 - Full Adder </div>
## Objective
  Using Electric VLSI, design the schematic and layout for a full-adder
## Logic Gate Schematic and Layout Development
Drafting the Schematics, layouts, and symbols for 2-input NAND and XOR logic gates, using 6u/2u MOSFETS to be used when designing the Full Adder
