INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Ins_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX_5b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Single_Cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/tb_Single_Cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Single_Cycle_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
