#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 12:12:35 2018
# Process ID: 8404
# Current directory: /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1
# Command line: vivado -log circuit.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source circuit.tcl -notrace
# Log file: /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit.vdi
# Journal file: /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source circuit.tcl -notrace
Command: link_design -top circuit -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Files/Basys3_Master.xdc]
Finished Parsing XDC File [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Files/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1461.707 ; gain = 301.801 ; free physical = 2777 ; free virtual = 8514
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1549.738 ; gain = 88.031 ; free physical = 2770 ; free virtual = 8507

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1118bbbe3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1922.238 ; gain = 372.500 ; free physical = 2364 ; free virtual = 8140

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a79fa03c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8141
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a79fa03c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8141
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10c83ecde

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8141
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10c83ecde

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8141
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c9969ab7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8140
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c9969ab7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8140
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8140
Ending Logic Optimization Task | Checksum: 1c9969ab7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8140

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c9969ab7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c9969ab7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.238 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8141
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1922.238 ; gain = 460.531 ; free physical = 2364 ; free virtual = 8141
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_drc_opted.rpt -pb circuit_drc_opted.pb -rpx circuit_drc_opted.rpx
Command: report_drc -file circuit_drc_opted.rpt -pb circuit_drc_opted.pb -rpx circuit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/josecoelho/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.270 ; gain = 0.000 ; free physical = 2333 ; free virtual = 8090
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f913c506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2027.270 ; gain = 0.000 ; free physical = 2333 ; free virtual = 8090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.270 ; gain = 0.000 ; free physical = 2333 ; free virtual = 8090

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c00db5b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2027.270 ; gain = 0.000 ; free physical = 2322 ; free virtual = 8083

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a60ee6d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2043.930 ; gain = 16.660 ; free physical = 2320 ; free virtual = 8081

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a60ee6d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2043.930 ; gain = 16.660 ; free physical = 2320 ; free virtual = 8081
Phase 1 Placer Initialization | Checksum: 1a60ee6d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2043.930 ; gain = 16.660 ; free physical = 2320 ; free virtual = 8081

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 120b1c400

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2318 ; free virtual = 8079

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.973 ; gain = 0.000 ; free physical = 2278 ; free virtual = 8051

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1abde6eff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2285 ; free virtual = 8051
Phase 2 Global Placement | Checksum: 138433ae7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2285 ; free virtual = 8052

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138433ae7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2285 ; free virtual = 8052

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26e793e3a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2282 ; free virtual = 8052

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28d5c9559

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2282 ; free virtual = 8052

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28d5c9559

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2282 ; free virtual = 8052

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13234bfd7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2281 ; free virtual = 8051

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a0bf994b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2281 ; free virtual = 8051

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a0bf994b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2282 ; free virtual = 8051
Phase 3 Detail Placement | Checksum: 1a0bf994b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2282 ; free virtual = 8051

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: db3e70b9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: db3e70b9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8050
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.269. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16181da87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8050
Phase 4.1 Post Commit Optimization | Checksum: 16181da87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8050

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16181da87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8049

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16181da87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8049

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20d3bb451

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8049
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d3bb451

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2280 ; free virtual = 8049
Ending Placer Task | Checksum: 126443dfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.973 ; gain = 104.703 ; free physical = 2287 ; free virtual = 8057
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2131.973 ; gain = 0.000 ; free physical = 2287 ; free virtual = 8058
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file circuit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2131.973 ; gain = 0.000 ; free physical = 2270 ; free virtual = 8044
INFO: [runtcl-4] Executing : report_utilization -file circuit_utilization_placed.rpt -pb circuit_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2131.973 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8039
INFO: [runtcl-4] Executing : report_control_sets -verbose -file circuit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2131.973 ; gain = 0.000 ; free physical = 2263 ; free virtual = 8038
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72356941 ConstDB: 0 ShapeSum: b40ed4bd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13ad31374

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.523 ; gain = 14.551 ; free physical = 2135 ; free virtual = 7921
Post Restoration Checksum: NetGraph: e64afbff NumContArr: 54881775 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13ad31374

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.523 ; gain = 14.551 ; free physical = 2135 ; free virtual = 7922

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13ad31374

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2154.512 ; gain = 22.539 ; free physical = 2104 ; free virtual = 7891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13ad31374

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2154.512 ; gain = 22.539 ; free physical = 2104 ; free virtual = 7891
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19fa3b2cb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2096 ; free virtual = 7883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.299  | TNS=0.000  | WHS=-0.029 | THS=-0.158 |

Phase 2 Router Initialization | Checksum: 16bc88590

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2096 ; free virtual = 7883

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19b9ea709

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2096 ; free virtual = 7883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 240cd81aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2105 ; free virtual = 7871
Phase 4 Rip-up And Reroute | Checksum: 240cd81aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2103 ; free virtual = 7872

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 240cd81aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2097 ; free virtual = 7871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 240cd81aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2097 ; free virtual = 7871
Phase 5 Delay and Skew Optimization | Checksum: 240cd81aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2097 ; free virtual = 7871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20c988e1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2094 ; free virtual = 7871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.256  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20c988e1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2094 ; free virtual = 7871
Phase 6 Post Hold Fix | Checksum: 20c988e1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2094 ; free virtual = 7871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.273858 %
  Global Horizontal Routing Utilization  = 0.232561 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f91362e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2092 ; free virtual = 7871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f91362e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2090 ; free virtual = 7869

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17906bff2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2090 ; free virtual = 7869

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.256  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17906bff2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2091 ; free virtual = 7870
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2122 ; free virtual = 7901

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2163.512 ; gain = 31.539 ; free physical = 2122 ; free virtual = 7901
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2163.512 ; gain = 0.000 ; free physical = 2122 ; free virtual = 7902
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_drc_routed.rpt -pb circuit_drc_routed.pb -rpx circuit_drc_routed.rpx
Command: report_drc -file circuit_drc_routed.rpt -pb circuit_drc_routed.pb -rpx circuit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file circuit_methodology_drc_routed.rpt -pb circuit_methodology_drc_routed.pb -rpx circuit_methodology_drc_routed.rpx
Command: report_methodology -file circuit_methodology_drc_routed.rpt -pb circuit_methodology_drc_routed.pb -rpx circuit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file circuit_power_routed.rpt -pb circuit_power_summary_routed.pb -rpx circuit_power_routed.rpx
Command: report_power -file circuit_power_routed.rpt -pb circuit_power_summary_routed.pb -rpx circuit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file circuit_route_status.rpt -pb circuit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file circuit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file circuit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file circuit_bus_skew_routed.rpt -pb circuit_bus_skew_routed.pb -rpx circuit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 12:13:41 2018...
